<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SMT_Oven: Project_Headers/MK22D5.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SMT_Oven
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_m_k22_d5_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">MK22D5.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_m_k22_d5_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************************/</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifndef MCU_MK22D5</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define MCU_MK22D5</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* -------------------------  Interrupt Number Definition  ------------------------ */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   30</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* ------------------------  Processor Exceptions Numbers  ------------------------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">   32</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a>                    = -15,   </div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   33</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>           = -14,   </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   34</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>                = -13,   </div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   35</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>         = -12,   </div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   36</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                 = -11,   </div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   37</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>               = -10,   </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   38</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                   =  -5,   </div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   39</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>             =  -4,   </div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   40</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                   =  -2,   </div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   41</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                  =  -1,   </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* ----------------------   MK22D5 VectorTable                       ---------------------- */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">   43</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                     =   0,   </div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">   44</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                     =   1,   </div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">   45</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                     =   2,   </div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">   46</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                     =   3,   </div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">   47</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a>                     =   4,   </div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">   48</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a>                     =   5,   </div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">   49</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a>                     =   6,   </div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">   50</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a>                     =   7,   </div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">   51</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a>                     =   8,   </div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">   52</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a>                     =   9,   </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">   53</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a>                    =  10,   </div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">   54</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a>                    =  11,   </div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">   55</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a>                    =  12,   </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">   56</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a>                    =  13,   </div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">   57</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a>                    =  14,   </div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">   58</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a>                    =  15,   </div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">   59</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a>                =  16,   </div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b">   60</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a>                      =  17,   </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a89fb5e4c0d45dd5173b543535f057070">   61</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a89fb5e4c0d45dd5173b543535f057070">FTF_Command_IRQn</a>              =  18,   </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae55deccaad496c16381a65a79c27a0c1">   62</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae55deccaad496c16381a65a79c27a0c1">FTF_ReadCollision_IRQn</a>        =  19,   </div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a713239de483bf25c3b2134414be9faa0">   63</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a713239de483bf25c3b2134414be9faa0">PMC_IRQn</a>                      =  20,   </div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8b7bac6898a42e6dadf89d7c8b07baaa">   64</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a>                     =  21,   </div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a05dbe5a58fdd0aed9449eb30811dc1a7">   65</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a05dbe5a58fdd0aed9449eb30811dc1a7">WDOG_IRQn</a>                     =  22,   </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f1945c7372a6de732306ea3801c8e2a">   66</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                     =  24,   </div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">   67</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                     =  25,   </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454">   68</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                     =  26,   </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">   69</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                     =  27,   </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4448f20d9ed3dc1f3a578593a63875ae">   70</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a>                  =  28,   </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4acd0a9915530c775f9da7a330800942">   71</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a>                  =  29,   </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e59f8cf4e4dda4524d19e2b68cd507d">   72</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>              =  31,   </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a729bb4f0f96b0982e5170578453d54df">   73</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a>                =  32,   </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad82dcce81be3206a867229441d0cee6c">   74</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>              =  33,   </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91d077221d6b9f73176e96eeb9377f33">   75</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a>                =  34,   </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8af92e91f40f1ef9414e3eee7e2b460f">   76</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>              =  35,   </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaabbd86272ab26d87d346e39c4b2387b">   77</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a>                =  36,   </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab63f5f7123d93a354da1eb7c796aa864">   78</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a>              =  37,   </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1d0270f0c91c1114b84175fbffe931c">   79</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a>                =  38,   </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">   80</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                     =  39,   </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">   81</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                     =  40,   </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8abaff5e6d9673daa434f70c41f4c94e0a">   82</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a>                     =  41,   </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0854482d173dd9e02c5243c7174889fe">   83</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a>                     =  42,   </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a42c604a129920d567f55ca72ea546624">   84</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a>                     =  43,   </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a66b9fc24d16b6b398b195f0bf0d9e072">   85</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a>                     =  44,   </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6850b1b7108ace2b7369a0f07a31db57">   86</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a>                      =  45,   </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">   87</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>                =  46,   </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">   88</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>              =  47,   </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab3bc681f165a0965ac922a33bcc466c3">   89</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a>                     =  48,   </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aebde56c1a0c87a74c43fc8b35309d429">   90</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a>                     =  49,   </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdef24d623050c63c2c35eb54dd35caf">   91</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a>                     =  50,   </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6195cc174d28b297fe7652bf1663311">   92</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a>                     =  51,   </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">   93</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a>                     =  52,   </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad85ea858fda8e15398b5aa74c019cb7a">   94</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a>                     =  53,   </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a92a4fa8925ba3e31f873313f577f18a7">   95</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a>                   =  54,   </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6029e7bffa10f584e060a5448a456927">   96</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a>                     =  56,   </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a13cd3ae44eb3c9ea266a5ea80113618d">   97</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a>                      =  57,   </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">   98</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a>                   =  58,   </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">   99</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                    =  59,   </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">  100</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>                    =  60,   </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">  101</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>                    =  61,   </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">  102</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>                    =  62,   </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">  103</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a>                    =  63,   </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">  104</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a>                      =  64,   </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;} <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; <span class="comment">/* End group Interrupt_vector_numbers_GROUP </span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* -------------------------  Exception Handlers  ------------------------ */</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga6ad7a5e3ee69cb6db6a6b9111ba898bc">NMI_Handler</a>(<span class="keywordtype">void</span>);                 </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga2bffc10d5bd4106753b7c30e86903bea">HardFault_Handler</a>(<span class="keywordtype">void</span>);           </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga3150f74512510287a942624aa9b44cc5">MemManage_Handler</a>(<span class="keywordtype">void</span>);           </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga850cefb17a977292ae5eb4cafa9976c3">BusFault_Handler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga1d98923de2ed6b7309b66f9ba2971647">UsageFault_Handler</a>(<span class="keywordtype">void</span>);          </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga3e5ddb3df0d62f2dc357e64a3f04a6ce">SVC_Handler</a>(<span class="keywordtype">void</span>);                 </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gadbdfb05858cc36fc520974df37ec3cb0">DebugMon_Handler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga6303e1f258cbdc1f970ce579cc015623">PendSV_Handler</a>(<span class="keywordtype">void</span>);              </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gab5e09814056d617c521549e542639b7e">SysTick_Handler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gad3a352fcb073b37fdb01dbdb529de71a">DMA0_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga8069bd395b8fbb62765d0642cb308807">DMA1_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga27dcf32d3e675f9f4a8ce89831a726ff">DMA2_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga4d4f900dce6d11b99b834842979a2748">DMA3_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga06343a98880f627a89df5df1b31c5668">DMA4_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga3c28275a520e6079bddf9a53b1cd4a5b">DMA5_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga485e133ae28dd0bbe3b19126fe4976b7">DMA6_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga2c1c8485ad31a96212045d72a8538b2f">DMA7_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga5a4f76a7b9fbbc0d3831709a441f660a">DMA8_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gae01b5e6cd6255ca229fb6647ee40cfbc">DMA9_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gae65708cc32d24c3709a5311804ac1c7c">DMA10_IRQHandler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gad9b385a421a5dbd0327ea1e3767b6833">DMA11_IRQHandler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gabbb33970d584131fc9b3df2b6f32e8a4">DMA12_IRQHandler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga09e403ffb4e2664d10026bcba344b51f">DMA13_IRQHandler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gac5bb57c8db42ed87460a179fc2908fc9">DMA14_IRQHandler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga4673e8508afe378cd157385d3456ab4d">DMA15_IRQHandler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga61703b70458b98d8da7499a66ecb5caf">DMA_Error_IRQHandler</a>(<span class="keywordtype">void</span>);        </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga52f24828519611a53a132f691e5a7c90">MCM_IRQHandler</a>(<span class="keywordtype">void</span>);              </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga3b0cda0ad21adf911405ac6348f0cd86">FTF_Command_IRQHandler</a>(<span class="keywordtype">void</span>);      </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gad7ce1d463395fb3963fccdd40b9c6e4e">FTF_ReadCollision_IRQHandler</a>(<span class="keywordtype">void</span>);   </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga2209e71861dcd32e3af93511cce688b2">PMC_IRQHandler</a>(<span class="keywordtype">void</span>);              </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga64f708e881a8afcfdf871aa33b1f0af5">LLWU_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga34f93cedc7186cc0f72abd12dfa697a0">WDOG_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga8e817e99d2a59e5f48e4ff0c79e7eef5">I2C0_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gac45e5675f6f4e6e1dee2273baf245219">I2C1_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga47e5c0c756d2cbe7bc497bfc82905521">SPI0_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga9bbd8c17ce4f49adcca47d11f482aab6">SPI1_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gaec6f7192459ac5fdd7bd925b1094dd93">I2S0_Tx_IRQHandler</a>(<span class="keywordtype">void</span>);          </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga7b41e7f9ad73d79da169067adba82e09">I2S0_Rx_IRQHandler</a>(<span class="keywordtype">void</span>);          </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga151c1c26b7205e791b5fd338f86b77f3">UART0_RX_TX_IRQHandler</a>(<span class="keywordtype">void</span>);      </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gac8ba3c29e77d54b76ad0cbd5184c10a2">UART0_ERR_IRQHandler</a>(<span class="keywordtype">void</span>);        </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga5c4dc4ab0b81ada0dc68726d0b24c910">UART1_RX_TX_IRQHandler</a>(<span class="keywordtype">void</span>);      </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga642235cec20f72da4e888bb0df7e97e9">UART1_ERR_IRQHandler</a>(<span class="keywordtype">void</span>);        </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gaab4a82c353781aced5e4a6dd7c67bc85">UART2_RX_TX_IRQHandler</a>(<span class="keywordtype">void</span>);      </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gae87c74e247050d9577456786a51e9c6f">UART2_ERR_IRQHandler</a>(<span class="keywordtype">void</span>);        </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga84469332157ccb92bb7a5ae071216b9f">UART3_RX_TX_IRQHandler</a>(<span class="keywordtype">void</span>);      </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga8ee1adda3a06d3f5b2a5294f10d41417">UART3_ERR_IRQHandler</a>(<span class="keywordtype">void</span>);        </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga3611206d185a38b740457a748712c457">ADC0_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga0f92873e5d7054dd3499c3a8811a65e5">CMP0_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga3812b0e37a90b9ae6fe99f8461292588">CMP1_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga413b257915ccf92e44262ba9a7a86b75">FTM0_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga888cd99bf386ddc106c0fb5d19955f0b">FTM1_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gaa5e6fd030a47521334eece5a0d04a234">FTM2_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gae44c4eb8fe99341c0141fd726b68eaa7">CMT_IRQHandler</a>(<span class="keywordtype">void</span>);              </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga4da4fb52ec579671d337938e78f9a207">RTC_Alarm_IRQHandler</a>(<span class="keywordtype">void</span>);        </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga05f92d67e351e8ac72ebafc8e5737494">RTC_Seconds_IRQHandler</a>(<span class="keywordtype">void</span>);      </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga5dfd4bc4a7e7b9e424b84ee0f5a3cd8a">PIT0_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga1931820047be5ff16999a3adf57ec6c5">PIT1_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gaabec6b614d8bcbece5209f939f228342">PIT2_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gaf8f4f7b8a220662724aac507fa87caf3">PIT3_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga84e9e8552e53cb7e6ba12bc0b4926ec4">PDB0_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gabc5de4ad49b6c8340493e94e0d1f0d69">USB0_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga90bd36824cf9dbff842244559e1d0493">USBDCD_IRQHandler</a>(<span class="keywordtype">void</span>);           </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga28152888205e94cb859cdd5914762dfc">DAC0_IRQHandler</a>(<span class="keywordtype">void</span>);             </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga00a01f0e15146b63a8705fc972fd5a47">MCG_IRQHandler</a>(<span class="keywordtype">void</span>);              </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gae0c183b567ef830cf7a1e2a5d7c11868">LPTMR0_IRQHandler</a>(<span class="keywordtype">void</span>);           </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gae01b365de69142666b470757d24fae84">PORTA_IRQHandler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gaa7da56b6dd5e3750bfdd10c687d5bb39">PORTB_IRQHandler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga2a7f89fa7db08f2a1df1f1b80111ee6a">PORTC_IRQHandler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gac6747d58848bd5d7da6b36528aac2fd5">PORTD_IRQHandler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga6719fe903cc8daaf4364237a80d9ef67">PORTE_IRQHandler</a>(<span class="keywordtype">void</span>);            </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga0e490272eb01494029a0b9c581e59521">SWI_IRQHandler</a>(<span class="keywordtype">void</span>);               <span class="comment">/* End group Interrupt_handler_prototypes_GROUP </span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/* ================      Processor and Core Peripheral Section     ================ */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration___g_r_o_u_p.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">  200</a></span>&#160;<span class="preprocessor">#define __CM4_REV                 0x0100     </span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration___g_r_o_u_p.html#ga4127d1b31aaf336fab3d7329d117f448">  201</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             0          </span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration___g_r_o_u_p.html#gae3fe3587d5100c787e02102ce3944460">  202</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4          </span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration___g_r_o_u_p.html#gab58771b4ec03f9bdddc84770f7c95c68">  203</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0          </span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration___g_r_o_u_p.html#gac1ba8a48ca926bddc88be9bfd7d42641">  204</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT             0          </span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration___g_r_o_u_p.html#gaddbae1a1b57539f398eb5546a17de8f6">  205</a></span>&#160;<span class="preprocessor">#define __VTOR_PRESENT            1           </span><span class="comment">/* End group Cortex_Core_Configuration_GROUP </span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm4_8h.html">core_cm4.h</a>&quot;</span>           <span class="comment">/* Processor and core peripherals     */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system_8h.html">system.h</a>&quot;</span>             <span class="comment">/* Device specific configuration file */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#ifndef __IO</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define __IO volatile </span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#ifndef __I</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define __I volatile const</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#ifndef __O</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define __O volatile</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* ================       Device Specific Peripheral Section       ================ */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/* -------------------  Start of section using anonymous unions  ------------------ */</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#if defined(__CC_ARM)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">  #pragma push</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#elif defined(__ICCARM__)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#elif defined(__TMS470__)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* anonymous unions are enabled by default */</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#elif defined(__TASKING__)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">  #pragma warning 586</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">  #warning Not supported compiler type</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* ================           ADC0 (file:ADC0_DIFF_A)              ================ */</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html">  270</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       ADC0 Structure                                               */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a2d8e01822be6de68dbf4718196f1d83d">  271</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  SC1[2];                       </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">  272</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">CFG1</a>;                         </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">  273</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">CFG2</a>;                         </div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a790459a24adcd854e7d01d2ff34b57f9">  274</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  R[2];                         </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ac8a4d66d82362aab14f46b3a2947a7b7">  275</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#ac8a4d66d82362aab14f46b3a2947a7b7">CV1</a>;                          </div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aca49bcd5d7bc64184e106decf4e7f750">  276</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#aca49bcd5d7bc64184e106decf4e7f750">CV2</a>;                          </div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">  277</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">SC2</a>;                          </div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">  278</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">SC3</a>;                          </div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">  279</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">OFS</a>;                          </div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a3c2b3bd7317c8347410247700bff991f">  280</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a3c2b3bd7317c8347410247700bff991f">PG</a>;                           </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a2487601e623b6a7c31149b068d9aefca">  281</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a2487601e623b6a7c31149b068d9aefca">MG</a>;                           </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#af713fff7638ff0895a2f3096c292380b">  282</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#af713fff7638ff0895a2f3096c292380b">CLPD</a>;                         </div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">  283</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">CLPS</a>;                         </div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">  284</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">CLP4</a>;                         </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">  285</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">CLP3</a>;                         </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">  286</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">CLP2</a>;                         </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">  287</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">CLP1</a>;                         </div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">  288</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">CLP0</a>;                         </div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a8bccb4688a5f93e0bc28fb2104286f0f">  289</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_a_d_c___type.html#a8bccb4688a5f93e0bc28fb2104286f0f">RESERVED0</a>;                   </div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7354e8844f8eabbe072fd015e5f321a6">  290</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a7354e8844f8eabbe072fd015e5f321a6">CLMD</a>;                         </div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aaf8e34a694e7cefc2f3f750ec6947658">  291</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#aaf8e34a694e7cefc2f3f750ec6947658">CLMS</a>;                         </div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ae5a5b0377261f6593f1ad3f51a4681ad">  292</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#ae5a5b0377261f6593f1ad3f51a4681ad">CLM4</a>;                         </div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a8c1d865925f38226c6c93f502abfc32d">  293</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a8c1d865925f38226c6c93f502abfc32d">CLM3</a>;                         </div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a2c52931453e9fab0bd1fa24a5e771a8c">  294</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a2c52931453e9fab0bd1fa24a5e771a8c">CLM2</a>;                         </div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">  295</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">CLM1</a>;                         </div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a8700ba0357efc8ee2066ff4906a196b2">  296</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_a_d_c___type.html#a8700ba0357efc8ee2066ff4906a196b2">CLM0</a>;                         </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;} <a class="code" href="struct_a_d_c___type.html">ADC_Type</a>;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; <span class="comment">/* End group ADC_structs_GROUP </span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* -----------     &#39;ADC0&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* ------- SC1 Bit Fields                           ------ */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga7450ced3c2b2df20023c2152f1470640">  313</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        (0x1FUL &lt;&lt; ADC_SC1_ADCH_SHIFT)                      </span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gab2ba46d5132224f2920c1881e2c1b6fe">  314</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gab2ec3f01d5b560d3f839439b038f3981">  315</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK) </span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gadc514fb491cf08eb3fb0f27298388645">  316</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        (0x01UL &lt;&lt; ADC_SC1_DIFF_SHIFT)                      </span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga1385c936a9440856068dcb917ed9c658">  317</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga565092499830413abb547372e66efab1">  318</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_DIFF_SHIFT))&amp;ADC_SC1_DIFF_MASK) </span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaa698d898e077003de10a42184de8f124">  319</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        (0x01UL &lt;&lt; ADC_SC1_AIEN_SHIFT)                      </span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaf2cde8fb207dd348e6313d6d0a5b3761">  320</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga63500f6af77c0494e67395a35716285b">  321</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_AIEN_SHIFT))&amp;ADC_SC1_AIEN_MASK) </span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga698a3a178a5b412febc8c0cc849e8896">  322</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        (0x01UL &lt;&lt; ADC_SC1_COCO_SHIFT)                      </span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gad708b138ec734a371a20a990f0c9a27f">  323</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga9393e3e7b4f420e8871e93d81302ddef">  324</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_COCO_SHIFT))&amp;ADC_SC1_COCO_MASK) </span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CFG1 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga849c3ef9995df85776d7d739475cfdd0">  326</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     (0x03UL &lt;&lt; ADC_CFG1_ADICLK_SHIFT)                   </span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga889634c9b4122a2d39f3a986688a1662">  327</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga1f7b28bec60a20af8775724a4b33a6e6">  328</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK) </span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gad484c90743265c228af52bf695aaec83">  329</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       (0x03UL &lt;&lt; ADC_CFG1_MODE_SHIFT)                     </span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga0dc0ce86ab632e5fa2344da9f8617f64">  330</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gabdbbdc3e2263f1d453aac3fef184d997">  331</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK) </span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga3f96490246c5bef5f9ccede781423b22">  332</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     (0x01UL &lt;&lt; ADC_CFG1_ADLSMP_SHIFT)                   </span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gab2cd2b0ee8a3e6c0e3710e5477ba4f25">  333</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4                                                   </span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga83a0b2b8e5d22c85bc752995eadc23c8">  334</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADLSMP_SHIFT))&amp;ADC_CFG1_ADLSMP_MASK) </span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaffbe8246d864b7889a3ce04b94e6d948">  335</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       (0x03UL &lt;&lt; ADC_CFG1_ADIV_SHIFT)                     </span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gacbe42773bc1f15c2870c2422c89bfe67">  336</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5                                                   </span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga7407a87e3d32012930901336c97b7694">  337</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK) </span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga308bdf4f339315924bd36b1f2aa3d254">  338</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      (0x01UL &lt;&lt; ADC_CFG1_ADLPC_SHIFT)                    </span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga15e7cf514347ab7f32e2104b1776704e">  339</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7                                                   </span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga614be72cb30e582c26d0b006b1aa9480">  340</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADLPC_SHIFT))&amp;ADC_CFG1_ADLPC_MASK) </span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CFG2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga99f0b4983922eca1e6ed86d053fe41db">  342</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     (0x03UL &lt;&lt; ADC_CFG2_ADLSTS_SHIFT)                   </span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga8d39dceb9fa2550294f0623cc1fbc3f3">  343</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gae23653c06f0dfe00b27a15ef15138c8e">  344</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK) </span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga73cb928c5cacb18e02a3f0d67dcf1e6f">  345</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      (0x01UL &lt;&lt; ADC_CFG2_ADHSC_SHIFT)                    </span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga447389268d77124eb2012fd98bfe07ce">  346</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2                                                   </span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga450ab5053af7a32f369bc1436b35d7f5">  347</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADHSC_SHIFT))&amp;ADC_CFG2_ADHSC_MASK) </span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga1158034a83b78e238c3f8ca481ab9b27">  348</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    (0x01UL &lt;&lt; ADC_CFG2_ADACKEN_SHIFT)                  </span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gad009e6fe93b9f44fb0f79cd479d8bb1a">  349</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga50dca8b1fee08be88a54965c18aa3f34">  350</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADACKEN_SHIFT))&amp;ADC_CFG2_ADACKEN_MASK) </span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga5c50199c9b27cb92554a647909c6338a">  351</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     (0x01UL &lt;&lt; ADC_CFG2_MUXSEL_SHIFT)                   </span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga3d74b5bda99558af8b4f0e986ef7ea9b">  352</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4                                                   </span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga6aeafd3ea1d2b27884cf4d6b15818398">  353</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_MUXSEL_SHIFT))&amp;ADC_CFG2_MUXSEL_MASK) </span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- R Bit Fields                             ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga7dadc81f58826b303fb83918820cd177">  355</a></span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             (0xFFFFUL &lt;&lt; ADC_R_D_SHIFT)                         </span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga8e2365e522772584a5ee2dd6a8b0987a">  356</a></span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0                                                   </span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga170d774b5b873c5b8355cd8a57810f32">  357</a></span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK) </span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CV Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga06e38e8b489f1d1f8e47621b830e93a3">  359</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV_MASK                           (0xFFFFUL &lt;&lt; ADC_CV_CV_SHIFT)                       </span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga6d8235945d9a0cade86ecb5a467c2887">  360</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV_SHIFT                          0                                                   </span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaee4194403b3ea63ae345f0647cbd7d46">  361</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV_CV_SHIFT))&amp;ADC_CV_CV_MASK) </span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SC2 Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaa821d1e2e4575c757e9446da61b2230a">  363</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      (0x03UL &lt;&lt; ADC_SC2_REFSEL_SHIFT)                    </span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaab9b293eb54de2d9d246766002e44556">  364</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gacac3b41d5c2bb74a8c614f200f0c0a36">  365</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK) </span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga50fc5fed4844c3ceb8da9b595029da11">  366</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       (0x01UL &lt;&lt; ADC_SC2_DMAEN_SHIFT)                     </span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga5554f538c0c6d7b3e2dfa502fdfed488">  367</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga8917f7dbaa5ca1d78f2fddb82a9e004d">  368</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_DMAEN_SHIFT))&amp;ADC_SC2_DMAEN_MASK) </span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga25f7f0c6a6513cbfbd4684513b373f9c">  369</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       (0x01UL &lt;&lt; ADC_SC2_ACREN_SHIFT)                     </span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga34954b7e5cb86e290b281e2f97b63187">  370</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3                                                   </span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gad7fb3f932510bfc9289e81b533ab0e3c">  371</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACREN_SHIFT))&amp;ADC_SC2_ACREN_MASK) </span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaf61a6fdf74bec8c24415e590dc98b572">  372</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       (0x01UL &lt;&lt; ADC_SC2_ACFGT_SHIFT)                     </span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaa27da559ff9959f248db75fbb95dae6b">  373</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga9c0a129086504b0b4a517d9ac2c48690">  374</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFGT_SHIFT))&amp;ADC_SC2_ACFGT_MASK) </span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gace8c45960f30bb960fd14d268b7eafde">  375</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        (0x01UL &lt;&lt; ADC_SC2_ACFE_SHIFT)                      </span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga195dec335492d561b06a4cc443bae019">  376</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaa7694354f2e8d79359a86e4facdc1996">  377</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFE_SHIFT))&amp;ADC_SC2_ACFE_MASK) </span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga25669c020c8970b55cd619752bdc84d2">  378</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       (0x01UL &lt;&lt; ADC_SC2_ADTRG_SHIFT)                     </span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaaf095f7499b92bc748f7fa7c0aaa8bc1">  379</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaf29a088073467afcfa39e0265ffd3a6a">  380</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADTRG_SHIFT))&amp;ADC_SC2_ADTRG_MASK) </span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gad053a37ef205c8611605d1dc4e89bf8d">  381</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       (0x01UL &lt;&lt; ADC_SC2_ADACT_SHIFT)                     </span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga0e05ad49280a025a87a91279caaf7403">  382</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga9e4b9ffe90e9fcdd17e39d5a9c076959">  383</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADACT_SHIFT))&amp;ADC_SC2_ADACT_MASK) </span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SC3 Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga677b69b096f22ecc80fff1a789d3c48d">  385</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        (0x03UL &lt;&lt; ADC_SC3_AVGS_SHIFT)                      </span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gad00e65ae5553df8fbeef6430a61d2f74">  386</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gac693b130e0a9400fe61d0a23f5d59780">  387</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK) </span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gafcb3a8cfe1a126545673ddcf733b74da">  388</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        (0x01UL &lt;&lt; ADC_SC3_AVGE_SHIFT)                      </span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga56d9621785ea853cf450f1b06d15e1d5">  389</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga85f16b549c4fb29fb7e24ab525fdca12">  390</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGE_SHIFT))&amp;ADC_SC3_AVGE_MASK) </span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga9054cd805b818a928ca4309c717466db">  391</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        (0x01UL &lt;&lt; ADC_SC3_ADCO_SHIFT)                      </span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga8e5f5e3a1378880d2a03d1662f39c308">  392</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaa0533bb7840bfc57b7f764013808b74d">  393</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_ADCO_SHIFT))&amp;ADC_SC3_ADCO_MASK) </span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga3a706436447b6113727826e303c3fbe6">  394</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        (0x01UL &lt;&lt; ADC_SC3_CALF_SHIFT)                      </span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga9fd60a35fc4c15b563078ecbd3eaa449">  395</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga671f5531ad1accd17cbea2f319523a2d">  396</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_CALF_SHIFT))&amp;ADC_SC3_CALF_MASK) </span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga0ec589c9101684eeac4af85452ed3673">  397</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         (0x01UL &lt;&lt; ADC_SC3_CAL_SHIFT)                       </span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga808101f85e6ceff194c212faacf4bd9d">  398</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7                                                   </span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga1bfd643a932720e0eba32688dca9c795">  399</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_CAL_SHIFT))&amp;ADC_SC3_CAL_MASK) </span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- OFS Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga1532ae43eb63d6c071f531cca89fdb68">  401</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         (0xFFFFUL &lt;&lt; ADC_OFS_OFS_SHIFT)                     </span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga86de5d25a5433db6e96700e2d000ad07">  402</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gad48888faa6b880f4011253b53413f37b">  403</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK) </span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PG Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga0619279d8dcf43af1fda9f27090ae51b">  405</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           (0xFFFFUL &lt;&lt; ADC_PG_PG_SHIFT)                       </span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga014623fb35c473d12ff7fc64c3e8cfe3">  406</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          0                                                   </span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga4b6bf1c895aa431e08bed733de13e71e">  407</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK) </span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MG Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga9f415258af1bad0159dd605efccd043b">  409</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           (0xFFFFUL &lt;&lt; ADC_MG_MG_SHIFT)                       </span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga4b2717da089f0de5bd41ef91001b7cfe">  410</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          0                                                   </span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaca09277ff124324eca091b84eb116176">  411</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_MG_MG_SHIFT))&amp;ADC_MG_MG_MASK) </span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLPD Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaae8d6090ede9d73497ae3e0b4fa2c6cd">  413</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       (0x3FUL &lt;&lt; ADC_CLPD_CLPD_SHIFT)                     </span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga14a354b0de262fc93f30472e99bbe9bc">  414</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gad24bf778e8245118707b43a195a7ddf3">  415</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK) </span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLPS Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaccedf61066feb0b1c6d6bd7794d2a79c">  417</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       (0x3FUL &lt;&lt; ADC_CLPS_CLPS_SHIFT)                     </span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga94f5e6c337622e8c4b8d03201e1c2d11">  418</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga7b8e212b6c7c8504784c5af551e2b6bd">  419</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK) </span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLP4 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga877d163ca4067627ebb29125d75eb757">  421</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       (0x3FFUL &lt;&lt; ADC_CLP4_CLP4_SHIFT)                    </span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaee16600c1dd7fefead073d24320818a4">  422</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gac1366655a895ce73fc06cd74002258a5">  423</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK) </span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLP3 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaeae73e0daf3e9a9174024850a719768d">  425</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       (0x1FFUL &lt;&lt; ADC_CLP3_CLP3_SHIFT)                    </span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga9eef257b72d4181481aa5e3bf0a85732">  426</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga3f0884b7fa6046cdcb1cce1eb2511baf">  427</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK) </span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLP2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga2d10a369ac0c13f4ee3535e9f45a5d17">  429</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       (0xFFUL &lt;&lt; ADC_CLP2_CLP2_SHIFT)                     </span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga071963a7a6ff4f1b72c79c66aee09043">  430</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga9b88c4499b2da56a5919cb15dcdc5dab">  431</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK) </span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLP1 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga597fddbb6d859ea54a49dd4a1eea72fb">  433</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       (0x7FUL &lt;&lt; ADC_CLP1_CLP1_SHIFT)                     </span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gab34e145666bb569d17f381665d6f5156">  434</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">  435</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK) </span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLP0 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga7a8099e7e4fcb450308767ab0df8e458">  437</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       (0x3FUL &lt;&lt; ADC_CLP0_CLP0_SHIFT)                     </span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gad3035c445e10948c653ac0a028008109">  438</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga8ec1b8f6f0baa869f77385865e51a20d">  439</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK) </span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLMD Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga45c4117ad9fba213c3d338cf6280cb75">  441</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       (0x3FUL &lt;&lt; ADC_CLMD_CLMD_SHIFT)                     </span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga872bf108b50c6dd439ddc1294f104fe5">  442</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga8066beb7ed493b4d9964fffd3cdefd7a">  443</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMD_CLMD_SHIFT))&amp;ADC_CLMD_CLMD_MASK) </span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLMS Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga108adc09b24001dddfd498e14213fea6">  445</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       (0x3FUL &lt;&lt; ADC_CLMS_CLMS_SHIFT)                     </span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gabe0e92adb89c86d0523958a947288808">  446</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga83a90dcd2d54b25cc64ad18d6b9d4f07">  447</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMS_CLMS_SHIFT))&amp;ADC_CLMS_CLMS_MASK) </span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLM4 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga9f8f5b63268c5b87f04ee884579a385b">  449</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       (0x3FFUL &lt;&lt; ADC_CLM4_CLM4_SHIFT)                    </span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gafa9121fc54ce9386fdc4c1d05f45d0de">  450</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gad44edd7b22b26259838f02e5348e2449">  451</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM4_CLM4_SHIFT))&amp;ADC_CLM4_CLM4_MASK) </span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLM3 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga546b5a27d980deed324add231c050a6f">  453</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       (0x1FFUL &lt;&lt; ADC_CLM3_CLM3_SHIFT)                    </span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga9bdd0a97bea9576ea5c9eccd54c08940">  454</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaccf9cd66317e1c61f7daacabd0d95904">  455</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM3_CLM3_SHIFT))&amp;ADC_CLM3_CLM3_MASK) </span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLM2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga815d6f1bf2d38384c8fd0dd4f07f7a08">  457</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       (0xFFUL &lt;&lt; ADC_CLM2_CLM2_SHIFT)                     </span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga945ed262c088eecda09d679df33ab193">  458</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga2366c7a7142228c95c81d4d11c90b2b1">  459</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM2_CLM2_SHIFT))&amp;ADC_CLM2_CLM2_MASK) </span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLM1 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaf576a4eb27b1478ea37a1b35bf6b869f">  461</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       (0x7FUL &lt;&lt; ADC_CLM1_CLM1_SHIFT)                     </span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gae83765be6a54aab249c89a0f47afb023">  462</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gac77d03fd2d07583049ec6496092b3a40">  463</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM1_CLM1_SHIFT))&amp;ADC_CLM1_CLM1_MASK) </span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLM0 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga2f9f36fb3b4eceab2198582865dc5b14">  465</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       (0x3FUL &lt;&lt; ADC_CLM0_CLM0_SHIFT)                     </span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaf5a5fd710a47f83c5ee3fd083f430a66">  466</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga388deb317a8fa21fa77fc0d5df262966">  467</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM0_CLM0_SHIFT))&amp;ADC_CLM0_CLM0_MASK)  </span><span class="comment">/* End group ADC_Register_Masks_GROUP </span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* ADC0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral__access__layer___g_r_o_u_p.html#ga38e87e087aa7a033552dbe06978f4dc2">  473</a></span>&#160;<span class="preprocessor">#define ADC0_BasePtr                   0x4003B000UL </span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral__access__layer___g_r_o_u_p.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  474</a></span>&#160;<span class="preprocessor">#define ADC0                           ((ADC_Type *) ADC0_BasePtr) </span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral__access__layer___g_r_o_u_p.html#ga6cec2f227a3a37a9fccaa830740f1f5e">  475</a></span>&#160;<span class="preprocessor">#define ADC0_BASE_PTR                  (ADC0) </span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group ADC_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/* ================           CMP0 (file:CMP0_PSTM7)               ================ */</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html">  497</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       CMP0 Structure                                               */</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#ad84d485b61d0a301e766a2b58e0c2b39">  498</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_p___type.html#ad84d485b61d0a301e766a2b58e0c2b39">CR0</a>;                          </div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a47763017202bec732ed0b9fe089f0820">  499</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_p___type.html#a47763017202bec732ed0b9fe089f0820">CR1</a>;                          </div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a47d6d877c8d3ddc7febc7314cf1a0376">  500</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_p___type.html#a47d6d877c8d3ddc7febc7314cf1a0376">FPR</a>;                          </div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a5ba1232e4d84912b6f6110d2b3194cb8">  501</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_p___type.html#a5ba1232e4d84912b6f6110d2b3194cb8">SCR</a>;                          </div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a13eed556a0b4ba771dbe4cf5ff71d156">  502</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_p___type.html#a13eed556a0b4ba771dbe4cf5ff71d156">DACCR</a>;                        </div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">  503</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_p___type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">MUXCR</a>;                        </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;} <a class="code" href="struct_c_m_p___type.html">CMP_Type</a>;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160; <span class="comment">/* End group CMP_structs_GROUP </span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">/* -----------     &#39;CMP0&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/* ------- CR0 Bit Fields                           ------ */</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga9a81a95d8ceda15abb107f3c961e2f03">  520</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     (0x03UL &lt;&lt; CMP_CR0_HYSTCTR_SHIFT)                   </span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga12a965eae39b79d9e6066de9af418df3">  521</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga78eaf28aa2956818501310daaeffca74">  522</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK) </span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gab1e98c122818fe880217f72fab932ac2">  523</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  (0x07UL &lt;&lt; CMP_CR0_FILTER_CNT_SHIFT)                </span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga07a4d57ab7d44b55b3d73f612aa7dd98">  524</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga1f6d81f303672acd661263de6da7ea13">  525</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK) </span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CR1 Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga2492ad39a9661a1217cc26f20bd31ef2">  527</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          (0x01UL &lt;&lt; CMP_CR1_EN_SHIFT)                        </span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gacaacf0894bdf41eb49de1ae81075fa2b">  528</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0                                                   </span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga1f0fd12e9a61eced3f9d44e58269539e">  529</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_EN_SHIFT))&amp;CMP_CR1_EN_MASK) </span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gaaad42787753465406dd5006f228049dd">  530</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         (0x01UL &lt;&lt; CMP_CR1_OPE_SHIFT)                       </span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga5c273c5f23e09e69a9589a285cbe2c24">  531</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1                                                   </span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gac2c253d65771b16bf9124105672e5fbd">  532</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_OPE_SHIFT))&amp;CMP_CR1_OPE_MASK) </span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gaf8b38740c4bddec386b2b7d674f5f0fc">  533</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         (0x01UL &lt;&lt; CMP_CR1_COS_SHIFT)                       </span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gaaf826df5b4ff2069e2cb112f03c7b782">  534</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2                                                   </span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga7b21f24c4a39952ce03371054c09fd6e">  535</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_COS_SHIFT))&amp;CMP_CR1_COS_MASK) </span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga562c151a4679c2b50e20d6418dcc7d99">  536</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         (0x01UL &lt;&lt; CMP_CR1_INV_SHIFT)                       </span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gae8bcf6f11eb6afb3967dc6e318b0c41f">  537</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3                                                   </span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga773bf2a2c66a8a3658045c17a09c6b25">  538</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_INV_SHIFT))&amp;CMP_CR1_INV_MASK) </span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga09a2757123048a40e1694dd9454982ee">  539</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       (0x01UL &lt;&lt; CMP_CR1_PMODE_SHIFT)                     </span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga35cfe45cce5ed6925e522e3c4527054a">  540</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gab32908b6aa407efc6cf10f244832a078">  541</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_PMODE_SHIFT))&amp;CMP_CR1_PMODE_MASK) </span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga70bc3069a7e105b59d01d83b4d1714b1">  542</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          (0x01UL &lt;&lt; CMP_CR1_WE_SHIFT)                        </span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga386bf7ca4f7eb8faa4ba8346620667f2">  543</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6                                                   </span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga2e5439a86a5b43d4216a4dbd4fa5536a">  544</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_WE_SHIFT))&amp;CMP_CR1_WE_MASK) </span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga899d139651dd67746e73452ff19e892b">  545</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          (0x01UL &lt;&lt; CMP_CR1_SE_SHIFT)                        </span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga57cd3f81d8844d4e0509f342ae5170bb">  546</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7                                                   </span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gab96d1c95a5c8ef96cf9369822ac387f6">  547</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_SE_SHIFT))&amp;CMP_CR1_SE_MASK) </span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FPR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gaf8ca758656c156ecadfbb6f9e57a3eef">  549</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    (0xFFUL &lt;&lt; CMP_FPR_FILT_PER_SHIFT)                  </span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gaa563be7a82c0c1e3802e7ac7c920bf3a">  550</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga006ee9cac0b4b9daa94e3b1d6a440627">  551</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK) </span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SCR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga024aec72a28ecdc04a1441cd7a3af23a">  553</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        (0x01UL &lt;&lt; CMP_SCR_COUT_SHIFT)                      </span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gaa508076192a6b9aed5c4d46282c64394">  554</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gaff457b5ca15d0bc33dad1e49ac9793cf">  555</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_COUT_SHIFT))&amp;CMP_SCR_COUT_MASK) </span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gaab44e3da0576b12dd809881323944a1c">  556</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         (0x01UL &lt;&lt; CMP_SCR_CFF_SHIFT)                       </span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga076d455f0d5bdad02282cbcce6e04c01">  557</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1                                                   </span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga3cf21e20fb83bffcac05736f6f7c797d">  558</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_CFF_SHIFT))&amp;CMP_SCR_CFF_MASK) </span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga876bfa2799338c6b10b152940d25c4a7">  559</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         (0x01UL &lt;&lt; CMP_SCR_CFR_SHIFT)                       </span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga78595d16db987c96e73ce96fc5436f6b">  560</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2                                                   </span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gae9adf37fae856f25e1caf7b4a48a7912">  561</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_CFR_SHIFT))&amp;CMP_SCR_CFR_MASK) </span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gab36859944bb484db243358bb9a1a9692">  562</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         (0x01UL &lt;&lt; CMP_SCR_IEF_SHIFT)                       </span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gaa9d242eac081d0d572e120ea3afa0e6f">  563</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3                                                   </span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga4cedf2626e72a16419c72b4bc802063e">  564</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_IEF_SHIFT))&amp;CMP_SCR_IEF_MASK) </span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga2fbc99fb91c41e37b82ecabda7a9f0c7">  565</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         (0x01UL &lt;&lt; CMP_SCR_IER_SHIFT)                       </span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga24fc92779af70d4d7fc87102c53b86ca">  566</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4                                                   </span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga663074e77d49fc2f2a715957bbcb76c1">  567</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_IER_SHIFT))&amp;CMP_SCR_IER_MASK) </span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga217e649d3512ff1bba2c22885d768148">  568</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       (0x01UL &lt;&lt; CMP_SCR_DMAEN_SHIFT)                     </span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gafafda406631ad26c72187f4df02df484">  569</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga37fb4febf635332c87cd88361b4f8875">  570</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_DMAEN_SHIFT))&amp;CMP_SCR_DMAEN_MASK) </span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DACCR Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gaf785bdf33cec5e0e8d03022bd7d92022">  572</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     (0x3FUL &lt;&lt; CMP_DACCR_VOSEL_SHIFT)                   </span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga329adee42ffc5125d3a6a85c6b990311">  573</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gaac950bb0c2d158445dd28d3493708637">  574</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK) </span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gac9eceaf5b3e478eb1a332681c8bcf160">  575</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     (0x01UL &lt;&lt; CMP_DACCR_VRSEL_SHIFT)                   </span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gab9f804a9c4ecafbaaa82f2fc0ec69083">  576</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6                                                   </span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga27c3cbdda69ab132f0a4ac2408221e37">  577</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VRSEL_SHIFT))&amp;CMP_DACCR_VRSEL_MASK) </span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gacfd8aec2de81865d8f5fc0f06d17ba08">  578</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     (0x01UL &lt;&lt; CMP_DACCR_DACEN_SHIFT)                   </span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga85aa1686a0d5a7de2375bfab7167bb93">  579</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga4d4b6f6bdeaeed839b8f565113dd2717">  580</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_DACEN_SHIFT))&amp;CMP_DACCR_DACEN_MASK) </span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MUXCR Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga6ff83366097d3be5ae93234b68684cf5">  582</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      (0x07UL &lt;&lt; CMP_MUXCR_MSEL_SHIFT)                    </span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gad74d8206afe9b7ad009b0a7ac2bbf1cf">  583</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga31028e9db6d77502d4561380ce1b12fe">  584</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK) </span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gaba9739da107b2a2b908af338d14df160">  585</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      (0x07UL &lt;&lt; CMP_MUXCR_PSEL_SHIFT)                    </span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gab686629f56ced4b88c699f0f610dece5">  586</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3                                                   </span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga23ea598b890c708e1748b52475f92f50">  587</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK) </span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga5636686e652e5c89b119ff1954c0e98a">  588</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      (0x01UL &lt;&lt; CMP_MUXCR_PSTM_SHIFT)                    </span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#gafd77773e4a14b8f22b0b00c52a180d0c">  589</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     7                                                   </span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga062f6f254d40b3086bef0c64058f3db4">  590</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSTM_SHIFT))&amp;CMP_MUXCR_PSTM_MASK)  </span><span class="comment">/* End group CMP_Register_Masks_GROUP </span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/* CMP0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html#gaa1e88c9f1157091d8f535408ac934037">  596</a></span>&#160;<span class="preprocessor">#define CMP0_BasePtr                   0x40073000UL </span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html#ga2cf98276319113bb5d9ece4d7d7ed09d">  597</a></span>&#160;<span class="preprocessor">#define CMP0                           ((CMP_Type *) CMP0_BasePtr) </span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html#ga5a7a6b1d0743a05435ba5cb2dc2b3431">  598</a></span>&#160;<span class="preprocessor">#define CMP0_BASE_PTR                  (CMP0) </span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group CMP_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">/* ================           CMP1 (derived from CMP0)             ================ */</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/* CMP1 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html#ga80e4346fc6339df0b0d1ae2aec0b74cc">  617</a></span>&#160;<span class="preprocessor">#define CMP1_BasePtr                   0x40073008UL </span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html#ga4feda05828d32e7b657d871ccf105538">  618</a></span>&#160;<span class="preprocessor">#define CMP1                           ((CMP_Type *) CMP1_BasePtr) </span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html#ga91e89d9d49a3f251dcd9026ad403a3e8">  619</a></span>&#160;<span class="preprocessor">#define CMP1_BASE_PTR                  (CMP1) </span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group CMP_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">/* ================           CMT (file:CMT_0)                     ================ */</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html">  641</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       CMT Structure                                                */</span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html#ad524e322f0e41a4ffa7c5fb78f097599">  642</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_t___type.html#ad524e322f0e41a4ffa7c5fb78f097599">CGH1</a>;                         </div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html#abeb8346ceedb3fb02c02cb4c43a0c31d">  643</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_t___type.html#abeb8346ceedb3fb02c02cb4c43a0c31d">CGL1</a>;                         </div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html#aa231bd31f31832203a910c65148d6939">  644</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_t___type.html#aa231bd31f31832203a910c65148d6939">CGH2</a>;                         </div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html#ad5ddf20a0c59f22da1def98165827ae6">  645</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_t___type.html#ad5ddf20a0c59f22da1def98165827ae6">CGL2</a>;                         </div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html#a6cde86fd27edc5afb37125c287441749">  646</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_t___type.html#a6cde86fd27edc5afb37125c287441749">OC</a>;                           </div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html#ad5c3e74ab287959da1599060c679921d">  647</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_t___type.html#ad5c3e74ab287959da1599060c679921d">MSC</a>;                          </div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html#aba5e9b2b5339e8d9a41aaedd54fbd21b">  648</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_t___type.html#aba5e9b2b5339e8d9a41aaedd54fbd21b">CMD1</a>;                         </div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html#aabbd5d0c8076482098448e7edbde4cf3">  649</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_t___type.html#aabbd5d0c8076482098448e7edbde4cf3">CMD2</a>;                         </div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html#a1baaa54d95afb3bf83179634f691a3f0">  650</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_t___type.html#a1baaa54d95afb3bf83179634f691a3f0">CMD3</a>;                         </div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html#a66c3bacb73c9dd2584e77ba8414deb4a">  651</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_t___type.html#a66c3bacb73c9dd2584e77ba8414deb4a">CMD4</a>;                         </div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html#a1be46f15eb27794c060113a409fce3ac">  652</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_t___type.html#a1be46f15eb27794c060113a409fce3ac">PPS</a>;                          </div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html#a691ca71ac3ecfde5c5f2c9ed46f96338">  653</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_m_t___type.html#a691ca71ac3ecfde5c5f2c9ed46f96338">DMA</a>;                          </div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;} <a class="code" href="struct_c_m_t___type.html">CMT_Type</a>;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160; <span class="comment">/* End group CMT_structs_GROUP </span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/* -----------     &#39;CMT&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/* ------- CGH1 Bit Fields                          ------ */</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga4ca405c6721e302fabcb4ddcc7773f1a">  670</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_MASK                         (0xFFUL &lt;&lt; CMT_CGH1_PH_SHIFT)                       </span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga6021b3f0f356c06b50371a28bf83f27e">  671</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gaab6db22ced1eff50005d7df4d1d6dc0f">  672</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH1_PH_SHIFT))&amp;CMT_CGH1_PH_MASK) </span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CGL1 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gab1d6a610e9cc0a024160f157f48a851f">  674</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_MASK                         (0xFFUL &lt;&lt; CMT_CGL1_PL_SHIFT)                       </span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gaa7bf093c1ef1bfd7e40a2740eafb093d">  675</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga2d042e508373d5fceb72b794eca5e7d1">  676</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL1_PL_SHIFT))&amp;CMT_CGL1_PL_MASK) </span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CGH2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga8637e794f015ee608b47a547e35a72ea">  678</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_MASK                         (0xFFUL &lt;&lt; CMT_CGH2_SH_SHIFT)                       </span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gafcef3256a8434ecb052c1e6fa0226459">  679</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga95219b8b12ea826848dec3d3287a1b7b">  680</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH2_SH_SHIFT))&amp;CMT_CGH2_SH_MASK) </span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CGL2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gafd7f251bad02bcf7549874db413adcf9">  682</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_MASK                         (0xFFUL &lt;&lt; CMT_CGL2_SL_SHIFT)                       </span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga5a5d53932d1fcce0a0f2e9fc29400df8">  683</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga78f805fee13018151bbb94de65001f7e">  684</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL2_SL_SHIFT))&amp;CMT_CGL2_SL_MASK) </span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- OC Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga7f61dcc57756388d9e913eb3653c2e58">  686</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_MASK                       (0x01UL &lt;&lt; CMT_OC_IROPEN_SHIFT)                     </span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga0d1d56279862ab5f549e82bd9c25b0f2">  687</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_SHIFT                      5                                                   </span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gae2cbc01ba2aa26105f173ebfa58e199b">  688</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_OC_IROPEN_SHIFT))&amp;CMT_OC_IROPEN_MASK) </span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga8096ee7b689f4a27e80c6d13f4097587">  689</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_MASK                       (0x01UL &lt;&lt; CMT_OC_CMTPOL_SHIFT)                     </span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gaa20b0e3e0a6bc7db56b8c87f1fa24fb8">  690</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gab100cae72fb9a9bc371593f115b4fd7e">  691</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_OC_CMTPOL_SHIFT))&amp;CMT_OC_CMTPOL_MASK) </span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gadb4b1905fcea060fccf7c4486db6908f">  692</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL_MASK                         (0x01UL &lt;&lt; CMT_OC_IROL_SHIFT)                       </span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gae67f5985213b34945cc357cfde809125">  693</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL_SHIFT                        7                                                   </span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga8a25012faeb43e492cb6677292111d9e">  694</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_OC_IROL_SHIFT))&amp;CMT_OC_IROL_MASK) </span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MSC Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga009968608dc16f63225cbfa192f0e159">  696</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_MASK                       (0x01UL &lt;&lt; CMT_MSC_MCGEN_SHIFT)                     </span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga1245001d81145a1cede60ee0d98b9522">  697</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga8d4953240cb948382a8e53e369c84d4f">  698</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_MCGEN_SHIFT))&amp;CMT_MSC_MCGEN_MASK) </span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gab7f246dc8aa0260f2696a23de0482cef">  699</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_MASK                       (0x01UL &lt;&lt; CMT_MSC_EOCIE_SHIFT)                     </span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gaa7fa1a5e01690a63a09459cca5b763d0">  700</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga35f1149c8a910b7c02e4429e37fff009">  701</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_EOCIE_SHIFT))&amp;CMT_MSC_EOCIE_MASK) </span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gae434ad9168835c6d9e4d941a90a568cb">  702</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_MASK                         (0x01UL &lt;&lt; CMT_MSC_FSK_SHIFT)                       </span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga73422722bbae07a50d0b2b473f5f9417">  703</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_SHIFT                        2                                                   </span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gadc9ea322b17d9bf5916499ea6e210eae">  704</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_FSK_SHIFT))&amp;CMT_MSC_FSK_MASK) </span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gac099af54e9456cad9c3343184d3e041a">  705</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_MASK                        (0x01UL &lt;&lt; CMT_MSC_BASE_SHIFT)                      </span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga3ddb10ae744a6e2149a0d0185a796571">  706</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gacec32d932436280ba984ee706b1459d7">  707</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_BASE_SHIFT))&amp;CMT_MSC_BASE_MASK) </span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gafeb71169b6c47237583101487f6412e1">  708</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_MASK                       (0x01UL &lt;&lt; CMT_MSC_EXSPC_SHIFT)                     </span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga7a71704451408ca7e8c8802fa72d4e4d">  709</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga26a2204d2f6ef672902baa2d571f7e89">  710</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_EXSPC_SHIFT))&amp;CMT_MSC_EXSPC_MASK) </span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gab663f14909462192c6e432c7bd0e56bf">  711</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_MASK                      (0x03UL &lt;&lt; CMT_MSC_CMTDIV_SHIFT)                    </span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gad2d262cf3ba8ccd189bd321219579c52">  712</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_SHIFT                     5                                                   </span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga4fb2c3b2ee10cfe9b48db2aa9e08551a">  713</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_CMTDIV_SHIFT))&amp;CMT_MSC_CMTDIV_MASK) </span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga1aec1fa9b79d496b3f5f32fab07495a3">  714</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_MASK                        (0x01UL &lt;&lt; CMT_MSC_EOCF_SHIFT)                      </span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gab505074d349c8d2c800e554a0893f312">  715</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gac05e9d2b91eee3b339a2733825fae231">  716</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_EOCF_SHIFT))&amp;CMT_MSC_EOCF_MASK) </span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CMD1 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gae4b77d2880f04b69d33cacfe3978042a">  718</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_MASK                         (0xFFUL &lt;&lt; CMT_CMD1_MB_SHIFT)                       </span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga8bbdd2644bc864f959170f9260981476">  719</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gae3e2ac370668a3642cce5a73276c84c8">  720</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD1_MB_SHIFT))&amp;CMT_CMD1_MB_MASK) </span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CMD2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gac9616164033684cd0d73e63eb6381441">  722</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_MASK                         (0xFFUL &lt;&lt; CMT_CMD2_MB_SHIFT)                       </span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gaeff28d00f2825fc455b2f37c218ce24f">  723</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga87471234abbe07360747af94e8ac2bf0">  724</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD2_MB_SHIFT))&amp;CMT_CMD2_MB_MASK) </span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CMD3 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga0ee814da2957c935fad8b236d52b22f5">  726</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_MASK                         (0xFFUL &lt;&lt; CMT_CMD3_SB_SHIFT)                       </span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga87210814a860e3ea66f06747156fbd9a">  727</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga431d80d598dabe4e65e1afb9eb9db574">  728</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD3_SB_SHIFT))&amp;CMT_CMD3_SB_MASK) </span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CMD4 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga634397e39fb458afba9c0cfefdfc36d8">  730</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_MASK                         (0xFFUL &lt;&lt; CMT_CMD4_SB_SHIFT)                       </span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gac4d14f573bc993ac68f7cc9242fbe888">  731</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gab29afd8c13712224b175b9ea866463ba">  732</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD4_SB_SHIFT))&amp;CMT_CMD4_SB_MASK) </span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PPS Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga52042920cc25a46d0e050801a105a629">  734</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_MASK                      (0x0FUL &lt;&lt; CMT_PPS_PPSDIV_SHIFT)                    </span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gaaafd6c1e8178ed7cd283f3ffcfaed535">  735</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga47d0c8720fa9b402dbacf8e53eec5134">  736</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_PPS_PPSDIV_SHIFT))&amp;CMT_PPS_PPSDIV_MASK) </span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DMA Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#ga65c04dcbc5d319c8f0532568570e555a">  738</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_MASK                         (0x01UL &lt;&lt; CMT_DMA_DMA_SHIFT)                       </span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gaf60148184935a9ae825cecc482734b31">  739</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks___g_r_o_u_p.html#gae6e1b455275221bab4a30aa507d1054a">  740</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_DMA_DMA_SHIFT))&amp;CMT_DMA_DMA_MASK)  </span><span class="comment">/* End group CMT_Register_Masks_GROUP </span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/* CMT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral__access__layer___g_r_o_u_p.html#gad668d4cd050268ebb3c0cd625441a641">  746</a></span>&#160;<span class="preprocessor">#define CMT_BasePtr                    0x40062000UL </span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral__access__layer___g_r_o_u_p.html#ga20a0cd761e563c3a1a75267b661ac5b8">  747</a></span>&#160;<span class="preprocessor">#define CMT                            ((CMT_Type *) CMT_BasePtr) </span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral__access__layer___g_r_o_u_p.html#gae361f199741d5276c4618edb9ee289b7">  748</a></span>&#160;<span class="preprocessor">#define CMT_BASE_PTR                   (CMT) </span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group CMT_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">/* ================           CRC (file:CRC_0x40032000)            ================ */</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html">  770</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       CRC Structure                                                */</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;   <span class="keyword">union </span>{                                      </div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ae74aeba94a23ca958cb17eadf485849a">  772</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_c_r_c___type.html#ae74aeba94a23ca958cb17eadf485849a">CRC</a>;                       </div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;      <span class="keyword">struct </span>{                                  </div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;         <span class="keyword">union </span>{                                </div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ac9ff26915b933d9834f34bf9c519871e">  775</a></span>&#160;            <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_c_r_c___type.html#ac9ff26915b933d9834f34bf9c519871e">CRCL</a>;                </div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;            <span class="keyword">struct </span>{                            </div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ae310669221588412c4b772c53b99f1c3">  777</a></span>&#160;               <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_r_c___type.html#ae310669221588412c4b772c53b99f1c3">CRCLL</a>;            </div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a0b4f30dfd045fc5dbd02ad05b07abc6d">  778</a></span>&#160;               <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_r_c___type.html#a0b4f30dfd045fc5dbd02ad05b07abc6d">CRCLU</a>;            </div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;            };</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;         };</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;         <span class="keyword">union </span>{                                </div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ab2c447a8d062a0b25125ac7b5e5eaddf">  782</a></span>&#160;            <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_c_r_c___type.html#ab2c447a8d062a0b25125ac7b5e5eaddf">CRCH</a>;                </div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;            <span class="keyword">struct </span>{                            </div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a3870be1dee70e8ea10a8cb880485cbb4">  784</a></span>&#160;               <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_r_c___type.html#a3870be1dee70e8ea10a8cb880485cbb4">CRCHL</a>;            </div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a94927c0aab175e9f9461a15d2cd1fa65">  785</a></span>&#160;               <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_r_c___type.html#a94927c0aab175e9f9461a15d2cd1fa65">CRCHU</a>;            </div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;            };</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;         };</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      };</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;   };</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;   <span class="keyword">union </span>{                                      </div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ab020842ee7d3106b47d3d9ca434ea824">  791</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_c_r_c___type.html#ab020842ee7d3106b47d3d9ca434ea824">GPOLY</a>;                     </div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;      <span class="keyword">struct </span>{                                  </div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;         <span class="keyword">union </span>{                                </div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#aae78053e4972b46bf73418b5ddf528c6">  794</a></span>&#160;            <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_c_r_c___type.html#aae78053e4972b46bf73418b5ddf528c6">GPOLYL</a>;              </div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;            <span class="keyword">struct </span>{                            </div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a562fe07580c6a518f75310b77a7a707a">  796</a></span>&#160;               <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_r_c___type.html#a562fe07580c6a518f75310b77a7a707a">GPOLYLL</a>;          </div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ab6dcfd8d1a96cd746edfccf4b609bfc2">  797</a></span>&#160;               <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_r_c___type.html#ab6dcfd8d1a96cd746edfccf4b609bfc2">GPOLYLU</a>;          </div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;            };</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;         };</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;         <span class="keyword">union </span>{                                </div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a19ca0a95160df83c2ce3909cf98907f7">  801</a></span>&#160;            <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_c_r_c___type.html#a19ca0a95160df83c2ce3909cf98907f7">GPOLYH</a>;              </div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;            <span class="keyword">struct </span>{                            </div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a867562348da603502f06b4afe663b1d8">  803</a></span>&#160;               <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_r_c___type.html#a867562348da603502f06b4afe663b1d8">GPOLYHL</a>;          </div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ad586e99f91c56b8b7ff3c66cdd49532e">  804</a></span>&#160;               <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_r_c___type.html#ad586e99f91c56b8b7ff3c66cdd49532e">GPOLYHU</a>;          </div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;            };</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;         };</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      };</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;   };</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;   <span class="keyword">union </span>{                                      </div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a147efe24d7fb3a460223461ecfedc883">  810</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_c_r_c___type.html#a147efe24d7fb3a460223461ecfedc883">CTRL</a>;                      </div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      <span class="keyword">struct </span>{                                  </div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#acbc6ecb1c60d380f74395880ce8d2fe6">  812</a></span>&#160;         <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED0[3];          </div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a50453164cb07ea98463dff9a9ee93a94">  813</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_c_r_c___type.html#a50453164cb07ea98463dff9a9ee93a94">CTRLHU</a>;                 </div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      };</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;   };</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;} <a class="code" href="struct_c_r_c___type.html">CRC_Type</a>;</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160; <span class="comment">/* End group CRC_structs_GROUP </span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">/* -----------     &#39;CRC&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">/* ------- CRC Bit Fields                           ------ */</span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga4ed4d658d7b0998f99f2e7a67781b741">  832</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LL_MASK                          (0xFFUL &lt;&lt; CRC_CRC_LL_SHIFT)                        </span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga33b62a4af618b4dced75e79b9e764609">  833</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LL_SHIFT                         0                                                   </span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga1fe0dfdf8bb2406cd32593e268b8ac54">  834</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_LL_SHIFT))&amp;CRC_CRC_LL_MASK) </span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gafd70dfedcb7a56d90936b633f6b72c8b">  835</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LU_MASK                          (0xFFUL &lt;&lt; CRC_CRC_LU_SHIFT)                        </span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gaf49b0d3034c80d25be6484b90f06d5a8">  836</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LU_SHIFT                         8                                                   </span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga81b1ca19107aefad7f5d82127e25ac8b">  837</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LU(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_LU_SHIFT))&amp;CRC_CRC_LU_MASK) </span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga3bda7420d175ce8cfc9acf5726265dad">  838</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HL_MASK                          (0xFFUL &lt;&lt; CRC_CRC_HL_SHIFT)                        </span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga48dd9ee135e23cc28dfb3574ec525161">  839</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HL_SHIFT                         16                                                  </span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga98edd4b30b23b11729facb79867b0a18">  840</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_HL_SHIFT))&amp;CRC_CRC_HL_MASK) </span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gadebf00a86844fdfa04e5d0294b63ac2d">  841</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HU_MASK                          (0xFFUL &lt;&lt; CRC_CRC_HU_SHIFT)                        </span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga5d9a6f28d57145c1b989afb94ceace63">  842</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HU_SHIFT                         24                                                  </span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga07c24f4a27ced55d0ad1173ff95b8b4a">  843</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HU(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_HU_SHIFT))&amp;CRC_CRC_HU_MASK) </span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CRCL Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga41565ef941db78c9470646b7246e78a1">  845</a></span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL_MASK                       (0xFFFFUL &lt;&lt; CRC_CRCL_CRCL_SHIFT)                   </span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga0b4ef9a44a372a3fc83d3a414a4a976b">  846</a></span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga9347909dcf2d34c405b7097c88422b59">  847</a></span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_CRCL_CRCL_SHIFT))&amp;CRC_CRCL_CRCL_MASK) </span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CRCLL Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga18c915c75953ef8fc41ed89062d62d64">  849</a></span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL_MASK                     (0xFFUL &lt;&lt; CRC_CRCLL_CRCLL_SHIFT)                   </span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga06b93610ab126fe3ae564a62eed6413c">  850</a></span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gac5f7b029f29cb80c80c196544fa8c14b">  851</a></span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCLL_CRCLL_SHIFT))&amp;CRC_CRCLL_CRCLL_MASK) </span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CRCLU Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga22c6c03d914f327f64b73db15a230e0e">  853</a></span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU_MASK                     (0xFFUL &lt;&lt; CRC_CRCLU_CRCLU_SHIFT)                   </span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga2104183fd4edfba092c04579a6a3bfa7">  854</a></span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga3c1f288b96ab475d67935198c5902185">  855</a></span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCLU_CRCLU_SHIFT))&amp;CRC_CRCLU_CRCLU_MASK) </span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CRCH Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga0d262484bee068f2b06d17d24447bec7">  857</a></span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH_MASK                       (0xFFFFUL &lt;&lt; CRC_CRCH_CRCH_SHIFT)                   </span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga622add8b361a806791891fb0dd4c397e">  858</a></span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga9c29887c7523241ca8dfefa149732be2">  859</a></span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_CRCH_CRCH_SHIFT))&amp;CRC_CRCH_CRCH_MASK) </span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CRCHL Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga069f960b90fdbfcfdd0296206592c1b0">  861</a></span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL_MASK                     (0xFFUL &lt;&lt; CRC_CRCHL_CRCHL_SHIFT)                   </span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga0acc1b8a3ef9b7c723d2323af4c20ca4">  862</a></span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga94e76cc419f7f7aae64e812457b6bb34">  863</a></span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCHL_CRCHL_SHIFT))&amp;CRC_CRCHL_CRCHL_MASK) </span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CRCHU Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga60c0e02d3f331ed438bce87051649186">  865</a></span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU_MASK                     (0xFFUL &lt;&lt; CRC_CRCHU_CRCHU_SHIFT)                   </span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga90800aefc9bc2279fa16af913bbbc634">  866</a></span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga36902b1a8223f0d335b9b5d327f53031">  867</a></span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCHU_CRCHU_SHIFT))&amp;CRC_CRCHU_CRCHU_MASK) </span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- GPOLY Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga861d4f6f458051a63a7b01e6e5d8794b">  869</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       (0xFFFFUL &lt;&lt; CRC_GPOLY_LOW_SHIFT)                   </span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga3830f95399bd5190027aaf00f307d10b">  870</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga66c5ae199c9bb4ee3951fea40d201c27">  871</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_LOW_SHIFT))&amp;CRC_GPOLY_LOW_MASK) </span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga96c07e55f3d3c43d7b3e7637bc854ed6">  872</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      (0xFFFFUL &lt;&lt; CRC_GPOLY_HIGH_SHIFT)                  </span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga991debc471e54dcf5297d6a42c5778e6">  873</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     16                                                  </span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga7e1477223f91dd35945f2f5895a346c5">  874</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_HIGH_SHIFT))&amp;CRC_GPOLY_HIGH_MASK) </span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- GPOLYL Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga7512a0f84b048e7a54207f9a7e619494">  876</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_MASK                   (0xFFFFUL &lt;&lt; CRC_GPOLYL_GPOLYL_SHIFT)               </span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gaf4e5ed1d1478c1a6c8c5681e2b1d24aa">  877</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga5eb41c10ffbf64defaef2101a9036e32">  878</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYL_GPOLYL_SHIFT))&amp;CRC_GPOLYL_GPOLYL_MASK) </span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- GPOLYLL Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga659c987f1e9d74e32d16e4b69bd763ee">  880</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_MASK                 (0xFFUL &lt;&lt; CRC_GPOLYLL_GPOLYLL_SHIFT)               </span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga1a323693acd9a37bb90abdc7f16ebbd8">  881</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_SHIFT                0                                                   </span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gafd454535299300522b0dfe8b5c46b4c4">  882</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLL_GPOLYLL_SHIFT))&amp;CRC_GPOLYLL_GPOLYLL_MASK) </span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- GPOLYLU Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gaf2e9b900f7d964512e1541299729abb9">  884</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_MASK                 (0xFFUL &lt;&lt; CRC_GPOLYLU_GPOLYLU_SHIFT)               </span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga4d6303422fb112dfad558ee2f84aa92c">  885</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_SHIFT                0                                                   </span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga0e683f5350c138559c8f6c72771610f9">  886</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLU_GPOLYLU_SHIFT))&amp;CRC_GPOLYLU_GPOLYLU_MASK) </span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- GPOLYH Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga15ab1d296a857eebfbb3e5894ddd9302">  888</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_MASK                   (0xFFFFUL &lt;&lt; CRC_GPOLYH_GPOLYH_SHIFT)               </span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga62fa126178d7137b39b75ad2d63edae9">  889</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gaf8f26eea960e536b264b1a5b1d494b07">  890</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYH_GPOLYH_SHIFT))&amp;CRC_GPOLYH_GPOLYH_MASK) </span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- GPOLYHL Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga92b941ef781b6023d61bc2af7f0b1818">  892</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_MASK                 (0xFFUL &lt;&lt; CRC_GPOLYHL_GPOLYHL_SHIFT)               </span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gaffbf0c35e87ea7a9650c9a049a08560c">  893</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_SHIFT                0                                                   </span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga2620d4495edbf2e97ad905e12bf3e0a5">  894</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHL_GPOLYHL_SHIFT))&amp;CRC_GPOLYHL_GPOLYHL_MASK) </span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- GPOLYHU Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gac0f3f7a896e1ef279b948d778274cf04">  896</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_MASK                 (0xFFUL &lt;&lt; CRC_GPOLYHU_GPOLYHU_SHIFT)               </span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga448d4b6c4e930f1c84294da6607faac4">  897</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_SHIFT                0                                                   </span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga3a5bf9b2f9fae47e0e669010c130ade2">  898</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHU_GPOLYHU_SHIFT))&amp;CRC_GPOLYHU_GPOLYHU_MASK) </span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CTRL Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gad441a2b8f6300b71038d47cc3c8c0fcc">  900</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       (0x01UL &lt;&lt; CRC_CTRL_TCRC_SHIFT)                     </span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga7c3cc17a7bc8f6c0621f3ce91e7b2b3e">  901</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      24                                                  </span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gadc93d490efb1ad730e851e6c37c6eb2a">  902</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TCRC_SHIFT))&amp;CRC_CTRL_TCRC_MASK) </span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gaf3955c626d1b33289184fdc8a8a09147">  903</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_MASK                        (0x01UL &lt;&lt; CRC_CTRL_WAS_SHIFT)                      </span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gaf0d0849f057da668b51b759b7a2ba70f">  904</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       25                                                  </span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga76fe9bbf17366306d191baea060ee291">  905</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_WAS_SHIFT))&amp;CRC_CTRL_WAS_MASK) </span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga7c59a3459d15bbbf8ae8bbcc208a1b31">  906</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       (0x01UL &lt;&lt; CRC_CTRL_FXOR_SHIFT)                     </span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga99bb491c03e22125b5053167bf361218">  907</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      26                                                  </span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga1c2f29124fc102fe38410389a7225e64">  908</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_FXOR_SHIFT))&amp;CRC_CTRL_FXOR_MASK) </span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga1af35cbb29862b18aee64fd4f32bca07">  909</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       (0x03UL &lt;&lt; CRC_CTRL_TOTR_SHIFT)                     </span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gab309d177a917d972212c78481cf25d4d">  910</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      28                                                  </span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gad671df568418549570b651209067dcc3">  911</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOTR_SHIFT))&amp;CRC_CTRL_TOTR_MASK) </span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga66da08ca8e22cd72c74e4b3cf53df7dd">  912</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_MASK                        (0x03UL &lt;&lt; CRC_CTRL_TOT_SHIFT)                      </span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gaad1005ea5864ca6795a27b3f7db38ea6">  913</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       30                                                  </span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gae8b301db96fe11408f82b997c5452bf7">  914</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOT_SHIFT))&amp;CRC_CTRL_TOT_MASK) </span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CTRLHU Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga1d62eb284fb7d178fddaf03e10dcd19c">  916</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_MASK                     (0x01UL &lt;&lt; CRC_CTRLHU_TCRC_SHIFT)                   </span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga9299763dd32745d443ab84a9911ad775">  917</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga7314f5041b73274c25b67aad48bf09f7">  918</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TCRC_SHIFT))&amp;CRC_CTRLHU_TCRC_MASK) </span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga9c716f81782ec7e214f823ef98fa8eb3">  919</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_MASK                      (0x01UL &lt;&lt; CRC_CTRLHU_WAS_SHIFT)                    </span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gacd050b23263379193cf9cde3e1567ab1">  920</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_SHIFT                     1                                                   </span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga6cc58f8e359667e00d61196933cf7f02">  921</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_WAS_SHIFT))&amp;CRC_CTRLHU_WAS_MASK) </span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga0a552f60712b28cd96e939d4324157df">  922</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_MASK                     (0x01UL &lt;&lt; CRC_CTRLHU_FXOR_SHIFT)                   </span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga505ca51d1aad1610b44bad4580f2637f">  923</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_SHIFT                    2                                                   </span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga807b19953a7dae113ae149901d5bc58d">  924</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_FXOR_SHIFT))&amp;CRC_CTRLHU_FXOR_MASK) </span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga0418249380c6e69fc9a949f8da4e60f1">  925</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_MASK                     (0x03UL &lt;&lt; CRC_CTRLHU_TOTR_SHIFT)                   </span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga991fefda83335d188d0cc82f1e64f43e">  926</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_SHIFT                    4                                                   </span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga93d5a2251369091d34c8cca12d716c2b">  927</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOTR_SHIFT))&amp;CRC_CTRLHU_TOTR_MASK) </span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#gac2999b1c162cd0860f76f002ead704ad">  928</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_MASK                      (0x03UL &lt;&lt; CRC_CTRLHU_TOT_SHIFT)                    </span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga079a05fc69d357e3fadfb07de8abbeee">  929</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_SHIFT                     6                                                   </span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks___g_r_o_u_p.html#ga190812e0be1bc09b3f29bf3c139140ad">  930</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOT_SHIFT))&amp;CRC_CTRLHU_TOT_MASK)  </span><span class="comment">/* End group CRC_Register_Masks_GROUP </span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">/* CRC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral__access__layer___g_r_o_u_p.html#gad36805b75d7a5c4af671692bb0efc415">  936</a></span>&#160;<span class="preprocessor">#define CRC_BasePtr                    0x40032000UL </span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral__access__layer___g_r_o_u_p.html#ga4381bb54c2dbc34500521165aa7b89b1">  937</a></span>&#160;<span class="preprocessor">#define CRC                            ((CRC_Type *) CRC_BasePtr) </span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral__access__layer___g_r_o_u_p.html#ga139bd4056b9e3c7987d28b6e955b662d">  938</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTR                   (CRC) </span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group CRC_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/* ================           DAC0 (file:DAC0_16CH_FIFO16)         ================ */</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html">  960</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       DAC0 Structure                                               */</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;   <span class="keyword">union </span>{                                      </div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;      <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#a0f61f3cd5d904066d9050e97aab24734">  963</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_a_c___type.html#a0f61f3cd5d904066d9050e97aab24734">DATL</a>;                   </div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#ad8322a8c7a81901521c43219cb6fbca6">  964</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_a_c___type.html#ad8322a8c7a81901521c43219cb6fbca6">DATH</a>;                   </div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;      } DAT[16];                                </div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#aca7ad8bef9d12b9eefc356e2d55ee75f">  966</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  DATA[16];                  </div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;   };</div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#acee3e246d2964c0a7165755319ad8d72">  968</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_a_c___type.html#acee3e246d2964c0a7165755319ad8d72">SR</a>;                           </div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#a49f8406d0fa0efc705eb2c0c43ecf30c">  969</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_a_c___type.html#a49f8406d0fa0efc705eb2c0c43ecf30c">C0</a>;                           </div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#afb00f6857479eca5081afacc76b9b621">  970</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_a_c___type.html#afb00f6857479eca5081afacc76b9b621">C1</a>;                           </div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#a4128157a759ed11a7ac5b3daf56cd7d2">  971</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_a_c___type.html#a4128157a759ed11a7ac5b3daf56cd7d2">C2</a>;                           </div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;} <a class="code" href="struct_d_a_c___type.html">DAC_Type</a>;</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160; <span class="comment">/* End group DAC_structs_GROUP </span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">/* -----------     &#39;DAC0&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">/* ------- DATL Bit Fields                          ------ */</span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga1874318b69ed4b2d190e887ed43e39bf">  988</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA_MASK                       (0xFFUL &lt;&lt; DAC_DATL_DATA_SHIFT)                     </span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga3c93e96482e5e842d2232a78bcdefa17">  989</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga91f9916ffd10a07823488442d78b51bc">  990</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA_SHIFT))&amp;DAC_DATL_DATA_MASK) </span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DATH Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga2d3ae44d77c6c039e134b60f5d0b8c70">  992</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA_MASK                       (0x0FUL &lt;&lt; DAC_DATH_DATA_SHIFT)                     </span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga108839fa938503d4fe96793470af0565">  993</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gade146a6428e1f7d95e4e379ba60ee7fc">  994</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA_SHIFT))&amp;DAC_DATH_DATA_MASK) </span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DATA Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga77afeaa0805f413d744040a691be38ef">  996</a></span>&#160;<span class="preprocessor">#define DAC_DATA_DATA_MASK                       (0xFFFUL &lt;&lt; DAC_DATA_DATA_SHIFT)                    </span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga82531ed5fa3bf687b348c36667721032">  997</a></span>&#160;<span class="preprocessor">#define DAC_DATA_DATA_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gae322f4f95adb408ebb86cf3eb3cc7d4f">  998</a></span>&#160;<span class="preprocessor">#define DAC_DATA_DATA(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DAC_DATA_DATA_SHIFT))&amp;DAC_DATA_DATA_MASK) </span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SR Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga5af56fd75a9c5b74fe07c8f303d452aa"> 1000</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    (0x01UL &lt;&lt; DAC_SR_DACBFRPBF_SHIFT)                  </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga5581f254327f3d4e57b161b5c771fb1c"> 1001</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga58daf0fee335108d3e29833050e418d8"> 1002</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_SR_DACBFRPBF_SHIFT))&amp;DAC_SR_DACBFRPBF_MASK) </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga662e824677c1a7a94ddd36e90f3d37d5"> 1003</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    (0x01UL &lt;&lt; DAC_SR_DACBFRPTF_SHIFT)                  </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gad1df4286616f5369388e865f5f821ae9"> 1004</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1                                                   </span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga9677e128f12db2c318c7eb821f5af0b1"> 1005</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_SR_DACBFRPTF_SHIFT))&amp;DAC_SR_DACBFRPTF_MASK) </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga612ec408d340d5011ff4326eda077ae3"> 1006</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_MASK                     (0x01UL &lt;&lt; DAC_SR_DACBFWMF_SHIFT)                   </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga01791b2f636fa97d33fa49d410ca8b44"> 1007</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_SHIFT                    2                                                   </span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gab8d73c39fdf9b352de329c5fba7c9c77"> 1008</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_SR_DACBFWMF_SHIFT))&amp;DAC_SR_DACBFWMF_MASK) </span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C0 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gadc37ad99d42f4b9d0e26ce03f2ac79ad"> 1010</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     (0x01UL &lt;&lt; DAC_C0_DACBBIEN_SHIFT)                   </span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga956aa991114a1bb71a891e66d7092d1e"> 1011</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga897a82572de7b549bb53f9544086ea6b"> 1012</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACBBIEN_SHIFT))&amp;DAC_C0_DACBBIEN_MASK) </span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gad8a60a2fa6211ff08bba4b9648fb8daa"> 1013</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     (0x01UL &lt;&lt; DAC_C0_DACBTIEN_SHIFT)                   </span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga1f8eb9a96341365badba1280bed49e05"> 1014</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1                                                   </span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gabc7d24355da2dbae3e80fe7bb3119e72"> 1015</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACBTIEN_SHIFT))&amp;DAC_C0_DACBTIEN_MASK) </span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gaedff72359a12b93e4b61a57a0613d3cb"> 1016</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_MASK                     (0x01UL &lt;&lt; DAC_C0_DACBWIEN_SHIFT)                   </span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga2b61f6fc85e9dc9d7c736055b47fadd1"> 1017</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_SHIFT                    2                                                   </span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga2409daa5e63d66eab84411f307d3a9bb"> 1018</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACBWIEN_SHIFT))&amp;DAC_C0_DACBWIEN_MASK) </span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga54a04b9ae84c5a4f8977ae2e1a889717"> 1019</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         (0x01UL &lt;&lt; DAC_C0_LPEN_SHIFT)                       </span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga97aaa812a3938df3559cb40b893db431"> 1020</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3                                                   </span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gad377727f80a52490cc645e637df965e4"> 1021</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_LPEN_SHIFT))&amp;DAC_C0_LPEN_MASK) </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga7e785d90fec3c1817fc53fea41f41644"> 1022</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     (0x01UL &lt;&lt; DAC_C0_DACSWTRG_SHIFT)                   </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga25e2afd71ee5cc41adde6f072c9d2604"> 1023</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4                                                   </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga775041bb7cbeca598c59975d064b39aa"> 1024</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACSWTRG_SHIFT))&amp;DAC_C0_DACSWTRG_MASK) </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gac6dd81bc6500fc4b972c62bde339f31d"> 1025</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    (0x01UL &lt;&lt; DAC_C0_DACTRGSEL_SHIFT)                  </span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga32f43711fa193364231213bd67c989f4"> 1026</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5                                                   </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gab22f811620842eff6b7b673d5e8d52ea"> 1027</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACTRGSEL_SHIFT))&amp;DAC_C0_DACTRGSEL_MASK) </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gadc1973eafb50599b83de95422477a1f5"> 1028</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       (0x01UL &lt;&lt; DAC_C0_DACRFS_SHIFT)                     </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga495d0702c9899844340d198120a77e33"> 1029</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gafaa49ce63e2c85c050202ac3ed42a7ea"> 1030</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACRFS_SHIFT))&amp;DAC_C0_DACRFS_MASK) </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga6865b52ae9a9275ef4db48eb3eb5d62a"> 1031</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        (0x01UL &lt;&lt; DAC_C0_DACEN_SHIFT)                      </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gae8835f0083d5a4e588402a32047e95cb"> 1032</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga3d62c1a640199695d89ba3ce1c5336d4"> 1033</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACEN_SHIFT))&amp;DAC_C0_DACEN_MASK) </span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C1 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga61aa82d21d0c84ff4fe42d0856c506bd"> 1035</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      (0x01UL &lt;&lt; DAC_C1_DACBFEN_SHIFT)                    </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga2062351429a9e737c0ac434488b59fe4"> 1036</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga49da018be97202b42f8ffc39d5aaa848"> 1037</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFEN_SHIFT))&amp;DAC_C1_DACBFEN_MASK) </span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga28373e4d9ae322da4f6a37933a340b78"> 1038</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      (0x03UL &lt;&lt; DAC_C1_DACBFMD_SHIFT)                    </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga779629844ed0967b310e7f2721c54624"> 1039</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     1                                                   </span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gabfcb0420c4e52f927d23e6c28554d648"> 1040</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFMD_SHIFT))&amp;DAC_C1_DACBFMD_MASK) </span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gaad89dbfc60735cf12eb6cfff9157fffa"> 1041</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_MASK                      (0x03UL &lt;&lt; DAC_C1_DACBFWM_SHIFT)                    </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gacc4542331c55b93fe589d439a69122f7"> 1042</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_SHIFT                     3                                                   </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga2084f4d4d9fd92156a8011e26ffb55a8"> 1043</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFWM_SHIFT))&amp;DAC_C1_DACBFWM_MASK) </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga091be41dfd851b71978ab7298c372292"> 1044</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        (0x01UL &lt;&lt; DAC_C1_DMAEN_SHIFT)                      </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga481f558223c5c36402bebe924bdd00a3"> 1045</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#gaa0c71561092dc89347f54d470e2924f0"> 1046</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DMAEN_SHIFT))&amp;DAC_C1_DMAEN_MASK) </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C2 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga329015367026aaee34f54edcbaab61bb"> 1048</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      (0x0FUL &lt;&lt; DAC_C2_DACBFUP_SHIFT)                    </span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga5d43a79719748e490a572fa6cdc75efe"> 1049</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga8047d00b752e60690bae95e47bd8d75e"> 1050</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFUP_SHIFT))&amp;DAC_C2_DACBFUP_MASK) </span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga64b53e5effabf2e736fca6088752e6ea"> 1051</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      (0x0FUL &lt;&lt; DAC_C2_DACBFRP_SHIFT)                    </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga0ab880f693c25ecf491d3b76df611456"> 1052</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks___g_r_o_u_p.html#ga63520cda0dd201e556b139f064b82ee3"> 1053</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFRP_SHIFT))&amp;DAC_C2_DACBFRP_MASK)  </span><span class="comment">/* End group DAC_Register_Masks_GROUP </span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">/* DAC0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral__access__layer___g_r_o_u_p.html#gad3f19b50f40c021834c66eab97f1c7dd"> 1059</a></span>&#160;<span class="preprocessor">#define DAC0_BasePtr                   0x4003F000UL </span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral__access__layer___g_r_o_u_p.html#gadfe0025fe66918c644e110c3b055c955"> 1060</a></span>&#160;<span class="preprocessor">#define DAC0                           ((DAC_Type *) DAC0_BasePtr) </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral__access__layer___g_r_o_u_p.html#gabe3b30df06ec04e5c899efd6e49f1800"> 1061</a></span>&#160;<span class="preprocessor">#define DAC0_BASE_PTR                  (DAC0) </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group DAC_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">/* ================           DMA0 (file:DMA0_16CH)                ================ */</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html"> 1083</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       DMA0 Structure                                               */</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a664cf4b368fc388926bd0e6d6822248f"> 1084</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a664cf4b368fc388926bd0e6d6822248f">CR</a>;                           </div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#abaffcb82be7f60e866d66565340dc515"> 1085</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_d_m_a___type.html#abaffcb82be7f60e866d66565340dc515">ES</a>;                           </div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aab9ede03d6ba0d3a9b7f6af5f87b8ee0"> 1086</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_d_m_a___type.html#aab9ede03d6ba0d3a9b7f6af5f87b8ee0">RESERVED0</a>;                   </div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a238b1b4eca36a89065db2194e939b150"> 1087</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a238b1b4eca36a89065db2194e939b150">ERQ</a>;                          </div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aec2c9d48ffb6dc692fe585a2b85a21f1"> 1088</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_d_m_a___type.html#aec2c9d48ffb6dc692fe585a2b85a21f1">RESERVED1</a>;                   </div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ad36396daed0b605efbbca1034b25dca6"> 1089</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#ad36396daed0b605efbbca1034b25dca6">EEI</a>;                          </div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab7b2be4f889b706c67eec2aa19d296d0"> 1090</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t   <a class="code" href="struct_d_m_a___type.html#ab7b2be4f889b706c67eec2aa19d296d0">CEEI</a>;                         </div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aa3c87cb018aa5aa7f1cd627b3ffad941"> 1091</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t   <a class="code" href="struct_d_m_a___type.html#aa3c87cb018aa5aa7f1cd627b3ffad941">SEEI</a>;                         </div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aaa87671f75510a3ccf7987c5ef683d40"> 1092</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t   <a class="code" href="struct_d_m_a___type.html#aaa87671f75510a3ccf7987c5ef683d40">CERQ</a>;                         </div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aa748a20e0211655999242fa0697fcfd0"> 1093</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t   <a class="code" href="struct_d_m_a___type.html#aa748a20e0211655999242fa0697fcfd0">SERQ</a>;                         </div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a96b2cab7238911194871a50890b46262"> 1094</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t   <a class="code" href="struct_d_m_a___type.html#a96b2cab7238911194871a50890b46262">CDNE</a>;                         </div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a9b7531a61f2523da000ffb17dd9c2739"> 1095</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t   <a class="code" href="struct_d_m_a___type.html#a9b7531a61f2523da000ffb17dd9c2739">SSRT</a>;                         </div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3058b19c540c537a5f8c45bc5da6a5de"> 1096</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t   <a class="code" href="struct_d_m_a___type.html#a3058b19c540c537a5f8c45bc5da6a5de">CERR</a>;                         </div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a6f4b9e922f08762c8913e026e3b34a03"> 1097</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t   <a class="code" href="struct_d_m_a___type.html#a6f4b9e922f08762c8913e026e3b34a03">CINT</a>;                         </div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a6404b6e0e766bcacf99578d2336c2956"> 1098</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_d_m_a___type.html#a6404b6e0e766bcacf99578d2336c2956">RESERVED2</a>;                   </div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#afad526bde6762b30554725cead19dec2"> 1099</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#afad526bde6762b30554725cead19dec2">INT</a>;                          </div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a9b0b4b55ae79453d7f3a475a38c6b459"> 1100</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_d_m_a___type.html#a9b0b4b55ae79453d7f3a475a38c6b459">RESERVED3</a>;                   </div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#afb6f9d066790021df0cf7aa335824381"> 1101</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#afb6f9d066790021df0cf7aa335824381">ERR</a>;                          </div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a91850c7c468d60c56afafc808795e33f"> 1102</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_d_m_a___type.html#a91850c7c468d60c56afafc808795e33f">RESERVED4</a>;                   </div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a597d98ef47d0b50b604f6afccc3c28dd"> 1103</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_d_m_a___type.html#a597d98ef47d0b50b604f6afccc3c28dd">HRS</a>;                          </div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a2ae9950c82a032aeb8c44824fd4a578f"> 1104</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED5[50];               </div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ae58a58530d1661b300d5f238ca0a108c"> 1105</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#ae58a58530d1661b300d5f238ca0a108c">DCHPRI3</a>;                      </div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a4abf6224f088c016546122a284327aa2"> 1106</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#a4abf6224f088c016546122a284327aa2">DCHPRI2</a>;                      </div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#abd7754aad314076952f14a01904df95a"> 1107</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#abd7754aad314076952f14a01904df95a">DCHPRI1</a>;                      </div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a851878c52a9039091ea516b47e2fe0f4"> 1108</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#a851878c52a9039091ea516b47e2fe0f4">DCHPRI0</a>;                      </div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a6aa09d24a95848d451a7a8415bbede9e"> 1109</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#a6aa09d24a95848d451a7a8415bbede9e">DCHPRI7</a>;                      </div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#abbc2da10712e9c4ca6a00d8faa6ff6fa"> 1110</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#abbc2da10712e9c4ca6a00d8faa6ff6fa">DCHPRI6</a>;                      </div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a50f4f0c1434366f9378ab00ce2b4259f"> 1111</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#a50f4f0c1434366f9378ab00ce2b4259f">DCHPRI5</a>;                      </div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ae89d8ee1fe06168e6a498d52135a0fee"> 1112</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#ae89d8ee1fe06168e6a498d52135a0fee">DCHPRI4</a>;                      </div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#acfcf20e260c1f3e62c62894d964f7270"> 1113</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#acfcf20e260c1f3e62c62894d964f7270">DCHPRI11</a>;                     </div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a03cd2081beed22203536248bfb252ee1"> 1114</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#a03cd2081beed22203536248bfb252ee1">DCHPRI10</a>;                     </div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ae1275238c5c1cea15e0850d662d1f30f"> 1115</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#ae1275238c5c1cea15e0850d662d1f30f">DCHPRI9</a>;                      </div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a66813716e63ebf054f73013d5e8e4365"> 1116</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#a66813716e63ebf054f73013d5e8e4365">DCHPRI8</a>;                      </div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab22cb53ea11ed72fb7d13e6360ea7796"> 1117</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#ab22cb53ea11ed72fb7d13e6360ea7796">DCHPRI15</a>;                     </div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a660bf74d1bc09d545df004079454f8d3"> 1118</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#a660bf74d1bc09d545df004079454f8d3">DCHPRI14</a>;                     </div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ac63d4cefc0d8fbf64086796fd817ff55"> 1119</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#ac63d4cefc0d8fbf64086796fd817ff55">DCHPRI13</a>;                     </div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a4e5fd529902d6f6fc845c79cc63cfd9b"> 1120</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_d_m_a___type.html#a4e5fd529902d6f6fc845c79cc63cfd9b">DCHPRI12</a>;                     </div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a1f44512641ffa272daf2c3b791eabc28"> 1121</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED6[956];              </div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aa1626bb4b8a54b48a89d0a1b8c022c05"> 1123</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#aa1626bb4b8a54b48a89d0a1b8c022c05">SADDR</a>;                     </div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3a4e489d108c859aaec96af80714654e"> 1124</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_d_m_a___type.html#a3a4e489d108c859aaec96af80714654e">SOFF</a>;                      </div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3580edc8f45436923bf3c815fcb7d45b"> 1125</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_d_m_a___type.html#a3580edc8f45436923bf3c815fcb7d45b">ATTR</a>;                      </div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;      <span class="keyword">union </span>{                                   </div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a9babcf104a9abd52166f6a40054d3b08"> 1127</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a9babcf104a9abd52166f6a40054d3b08">NBYTES_MLNO</a>;            </div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a6b8476054f058853f49a684ece742f88"> 1128</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a6b8476054f058853f49a684ece742f88">NBYTES_MLOFFNO</a>;         </div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a5e0642c17b40d3ff9a5be9d5ba36ed22"> 1129</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a5e0642c17b40d3ff9a5be9d5ba36ed22">NBYTES_MLOFFYES</a>;        </div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;      };</div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a41bbed6bd0ab1bf8f00509380f2c5fe4"> 1131</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a41bbed6bd0ab1bf8f00509380f2c5fe4">SLAST</a>;                     </div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ae9784fb6be739584197fa99d875dcfe8"> 1132</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#ae9784fb6be739584197fa99d875dcfe8">DADDR</a>;                     </div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ac468a90e025787b52d04e6bcd4bb3b27"> 1133</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_d_m_a___type.html#ac468a90e025787b52d04e6bcd4bb3b27">DOFF</a>;                      </div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;      <span class="keyword">union </span>{                                   </div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a96e8d9beb1b516edaf4b2ad84d2bce53"> 1135</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_d_m_a___type.html#a96e8d9beb1b516edaf4b2ad84d2bce53">CITER_ELINKNO</a>;          </div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a13bef8e34ec3cc08fe52f0afd35fa9b1"> 1136</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_d_m_a___type.html#a13bef8e34ec3cc08fe52f0afd35fa9b1">CITER_ELINKYES</a>;         </div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;      };</div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a1ebafefe1091184b0abdbef45e249da5"> 1138</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a1ebafefe1091184b0abdbef45e249da5">DLASTSGA</a>;                  </div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a60b7ef52775eb2e3a56852fdeacc0975"> 1139</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_d_m_a___type.html#a60b7ef52775eb2e3a56852fdeacc0975">CSR</a>;                       </div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;      <span class="keyword">union </span>{                                   </div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aee2d5fcff4ca988778b0ee149090d722"> 1141</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_d_m_a___type.html#aee2d5fcff4ca988778b0ee149090d722">BITER_ELINKNO</a>;          </div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a464e53c6509e80088037269a63565219"> 1142</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_d_m_a___type.html#a464e53c6509e80088037269a63565219">BITER_ELINKYES</a>;         </div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;      };</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;   } TCD[16];                                   </div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;} <a class="code" href="struct_d_m_a___type.html">DMA_Type</a>;</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160; <span class="comment">/* End group DMA0_structs_GROUP </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">/* -----------     &#39;DMA0&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">/* ------- CR Bit Fields                            ------ */</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa2605f7da2bd6fae13e3e38830bafb1d"> 1161</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         (0x01UL &lt;&lt; DMA_CR_EDBG_SHIFT)                       </span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8a25fbfa3435be2df140701c300f6cc5"> 1162</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        1                                                   </span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaffa31ab52dd718d4a766970cdd5d29b7"> 1163</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_EDBG_SHIFT))&amp;DMA_CR_EDBG_MASK) </span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga52ad0bfd27aa8dbb1e157eb2c8099c53"> 1164</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_MASK                         (0x01UL &lt;&lt; DMA_CR_ERCA_SHIFT)                       </span></div>
<div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab3e613091d693c1c110bfbb902d58392"> 1165</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        2                                                   </span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga483a234dc3d8a4464870d008358d6db2"> 1166</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ERCA_SHIFT))&amp;DMA_CR_ERCA_MASK) </span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6324cec54d0032bcc142e28f4e1b5978"> 1167</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_MASK                          (0x01UL &lt;&lt; DMA_CR_HOE_SHIFT)                        </span></div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaddcd684abfce8db15928255dc243dbcb"> 1168</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_SHIFT                         4                                                   </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gada3b862eedf2924cbfce0cefa3dcb1ad"> 1169</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_HOE_SHIFT))&amp;DMA_CR_HOE_MASK) </span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga03242701b29af462fbfd276ea315dd54"> 1170</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_MASK                         (0x01UL &lt;&lt; DMA_CR_HALT_SHIFT)                       </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga268b8561e52e0582a789cd08fc36f7aa"> 1171</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_SHIFT                        5                                                   </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga51d8fbda7388328c4ae36489f6a2db15"> 1172</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_HALT_SHIFT))&amp;DMA_CR_HALT_MASK) </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5e8cdd9f77e5dcda3154192addafa22b"> 1173</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_MASK                          (0x01UL &lt;&lt; DMA_CR_CLM_SHIFT)                        </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac55b6a95d5882bac595a95e5af39cf1c"> 1174</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_SHIFT                         6                                                   </span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7a06397aadc34810ebf5e690cae2e1f9"> 1175</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_CLM_SHIFT))&amp;DMA_CR_CLM_MASK) </span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6625e2c683e5f6d20e91d968dab61920"> 1176</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_MASK                         (0x01UL &lt;&lt; DMA_CR_EMLM_SHIFT)                       </span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7c925604097c85b391b925d0d8ef6ae0"> 1177</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        7                                                   </span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaaa27c8ea689528c876d2b229d04ca874"> 1178</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_EMLM_SHIFT))&amp;DMA_CR_EMLM_MASK) </span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8cd29e6014e34b164ffa8ebd3287291b"> 1179</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_MASK                          (0x01UL &lt;&lt; DMA_CR_ECX_SHIFT)                        </span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga652ead499d504b771d8c4d036ff020a8"> 1180</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_SHIFT                         16                                                  </span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga34f3465d8d2aed7516f9ee01516a4acd"> 1181</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ECX_SHIFT))&amp;DMA_CR_ECX_MASK) </span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8ea20ed0397a7d48d51fd96b717534d1"> 1182</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_MASK                           (0x01UL &lt;&lt; DMA_CR_CX_SHIFT)                         </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga270e606ced175537eadb3762f1de1b9e"> 1183</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_SHIFT                          17                                                  </span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gace92741980f3ecf05009e19fb989baf5"> 1184</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_CX_SHIFT))&amp;DMA_CR_CX_MASK) </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ES Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9f9f3b164205ff0e8837dac47f0d79c2"> 1186</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          (0x01UL &lt;&lt; DMA_ES_DBE_SHIFT)                        </span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7a9dcb905c2d9eb68285fe0fdebf7f64"> 1187</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_SHIFT                         0                                                   </span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga23b74ecd43a92de727826fcf847548d1"> 1188</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DBE_SHIFT))&amp;DMA_ES_DBE_MASK) </span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga73f04cd2c448f23f1157c7803d57973b"> 1189</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_MASK                          (0x01UL &lt;&lt; DMA_ES_SBE_SHIFT)                        </span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad47f4bb417685a2e098d2c1c6cf80c81"> 1190</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_SHIFT                         1                                                   </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3a595507af4eb13a4d79ce82e2d7d7e3"> 1191</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SBE_SHIFT))&amp;DMA_ES_SBE_MASK) </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga715f52ab979f3de95d541dc3e58d08aa"> 1192</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_MASK                          (0x01UL &lt;&lt; DMA_ES_SGE_SHIFT)                        </span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac41f0a3ee7fad8b4f88466de93947c98"> 1193</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_SHIFT                         2                                                   </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab984042e294046b1ddc36fb0427bfe99"> 1194</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SGE_SHIFT))&amp;DMA_ES_SGE_MASK) </span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae85bc044553b192e68c04bf81ef1e9d6"> 1195</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_MASK                          (0x01UL &lt;&lt; DMA_ES_NCE_SHIFT)                        </span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae5ca249adf3fbfdbb88d906e4b89bd79"> 1196</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_SHIFT                         3                                                   </span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga25ced396f297fb7857ab1a6fcf27751f"> 1197</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_NCE_SHIFT))&amp;DMA_ES_NCE_MASK) </span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6a38a57d5f7381fe6e65cad9564311a3"> 1198</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_MASK                          (0x01UL &lt;&lt; DMA_ES_DOE_SHIFT)                        </span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa9853f8e3fc7f440fcfc0b1f098ffecc"> 1199</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_SHIFT                         4                                                   </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7c8f6a8464ada111def7e3deb460db02"> 1200</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DOE_SHIFT))&amp;DMA_ES_DOE_MASK) </span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga62debcb73cec6b330300520172723ff6"> 1201</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_MASK                          (0x01UL &lt;&lt; DMA_ES_DAE_SHIFT)                        </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga13c3980b6560b52840cd338f4970966f"> 1202</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_SHIFT                         5                                                   </span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7c12353d665c1f9a6283c1a7b0da781a"> 1203</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DAE_SHIFT))&amp;DMA_ES_DAE_MASK) </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad2b80aca760f9cbb20c913eac38db2c7"> 1204</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_MASK                          (0x01UL &lt;&lt; DMA_ES_SOE_SHIFT)                        </span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3298918e14680c42e624d78d13dac2ba"> 1205</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_SHIFT                         6                                                   </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5d4b547d028756b26a5ad9dd42510fda"> 1206</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SOE_SHIFT))&amp;DMA_ES_SOE_MASK) </span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac5a0c75aa964d00ff152c804b9100701"> 1207</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_MASK                          (0x01UL &lt;&lt; DMA_ES_SAE_SHIFT)                        </span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab8fcc55b025406188612ca7ea6fd4eb7"> 1208</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_SHIFT                         7                                                   </span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga21615c728b2d565eefe3eb83b057636d"> 1209</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SAE_SHIFT))&amp;DMA_ES_SAE_MASK) </span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1706839a3ec91f2cd194526d1d5fc60e"> 1210</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       (0x0FUL &lt;&lt; DMA_ES_ERRCHN_SHIFT)                     </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga67f75f97e4bc971fa4044115d2831ede"> 1211</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      8                                                   </span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8110274a770ce169f7f5f3136b55431a"> 1212</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ERRCHN_SHIFT))&amp;DMA_ES_ERRCHN_MASK) </span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga49f6b77458101e61786c204ff60998cb"> 1213</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_MASK                          (0x01UL &lt;&lt; DMA_ES_CPE_SHIFT)                        </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga58313d5021ff6e2f0c8a55652c10316b"> 1214</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_SHIFT                         14                                                  </span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad26c8c6bf17a3fc21f72c9dda17f37a7"> 1215</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_CPE_SHIFT))&amp;DMA_ES_CPE_MASK) </span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0781c93c4ce1aa7e73719e9679b6de77"> 1216</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_MASK                          (0x01UL &lt;&lt; DMA_ES_ECX_SHIFT)                        </span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga008fd21305ccc358efafd3c27e03c809"> 1217</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_SHIFT                         16                                                  </span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga809772fa9fbd00b4873ba02d3ee75d3b"> 1218</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ECX_SHIFT))&amp;DMA_ES_ECX_MASK) </span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga01506c3abe9cad680a827d4157d09c75"> 1219</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_MASK                          (0x01UL &lt;&lt; DMA_ES_VLD_SHIFT)                        </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa1e0a184778d19c1c48cc52f941b0d2c"> 1220</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_SHIFT                         31                                                  </span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae33ac178cf1b3a39586a14d489fb0f01"> 1221</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_VLD_SHIFT))&amp;DMA_ES_VLD_MASK) </span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ERQ Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0be17ff8fd5c65b049c533d5606d2231"> 1223</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        (0x01UL &lt;&lt; DMA_ERQ_ERQ0_SHIFT)                      </span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac2a8539f558af723e44dd20693d6f6df"> 1224</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7f60172ecb673853ff52916ee024c67d"> 1225</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ0_SHIFT))&amp;DMA_ERQ_ERQ0_MASK) </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga76c16a768a3f551712db28e2452be75d"> 1226</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        (0x01UL &lt;&lt; DMA_ERQ_ERQ1_SHIFT)                      </span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8bb73e9ba811c7c597b7f407a0e964de"> 1227</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga89d796d7b37512cfe49d7c226ba0df6e"> 1228</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ1_SHIFT))&amp;DMA_ERQ_ERQ1_MASK) </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa851ac71085a14b3d7db10f642f3254c"> 1229</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        (0x01UL &lt;&lt; DMA_ERQ_ERQ2_SHIFT)                      </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac02628eae8fb2e01bd5703bb1ae5f7d5"> 1230</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0d78957bf7128fd79981dc13a2a83c29"> 1231</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ2_SHIFT))&amp;DMA_ERQ_ERQ2_MASK) </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga661adec66eab3b8f80f58a698dd96d34"> 1232</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        (0x01UL &lt;&lt; DMA_ERQ_ERQ3_SHIFT)                      </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gadccb4f8d8991e9749b00991df83efafd"> 1233</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8ba6b06a0990416397d2a0095c40c6d4"> 1234</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ3_SHIFT))&amp;DMA_ERQ_ERQ3_MASK) </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3549bcb3fe0b2c916b5ea6353b89b386"> 1235</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        (0x01UL &lt;&lt; DMA_ERQ_ERQ4_SHIFT)                      </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaeb5940584a239a8931e7b3ff4a2d0539"> 1236</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga97ef88b13f140e6acdc39bef0a892469"> 1237</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ4_SHIFT))&amp;DMA_ERQ_ERQ4_MASK) </span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga008e7d23e4eb7d513ba3ca1ae8754a92"> 1238</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        (0x01UL &lt;&lt; DMA_ERQ_ERQ5_SHIFT)                      </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gabe66338dbf32060ec8560ea9af6e839d"> 1239</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga91ab232e04a48ac810b6b1f681dbd3b9"> 1240</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ5_SHIFT))&amp;DMA_ERQ_ERQ5_MASK) </span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gafe13a7dbc660f535445894284b99f42a"> 1241</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        (0x01UL &lt;&lt; DMA_ERQ_ERQ6_SHIFT)                      </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2f41562ffa72f603d756431ff0444108"> 1242</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga4cf0b87d731a938fbe9872da7a0432c5"> 1243</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ6_SHIFT))&amp;DMA_ERQ_ERQ6_MASK) </span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab5adc1a56c44c04a035dd9fa4ef7cc1a"> 1244</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        (0x01UL &lt;&lt; DMA_ERQ_ERQ7_SHIFT)                      </span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae5ca0339284ef742ef7f52d04284c25d"> 1245</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2b1e448260011a57d94ce40240443602"> 1246</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ7_SHIFT))&amp;DMA_ERQ_ERQ7_MASK) </span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gabe80002471e36dbd6e1a27090d624f6b"> 1247</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        (0x01UL &lt;&lt; DMA_ERQ_ERQ8_SHIFT)                      </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga48a71e6a1093b78a98f717f3276cf92c"> 1248</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0e93b0250e66f0b77def6bc30f39a213"> 1249</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ8_SHIFT))&amp;DMA_ERQ_ERQ8_MASK) </span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad0923ec11fdccd44e96f940f5c106ff7"> 1250</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        (0x01UL &lt;&lt; DMA_ERQ_ERQ9_SHIFT)                      </span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3d34d5c9d689bbb439ddcf01938823d1"> 1251</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       9                                                   </span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8a137a4bac9b842443a98f669e339046"> 1252</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ9_SHIFT))&amp;DMA_ERQ_ERQ9_MASK) </span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaf424f1dea25ca2ed40884f2b9db178de"> 1253</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       (0x01UL &lt;&lt; DMA_ERQ_ERQ10_SHIFT)                     </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga793d626130cfe448e0fcfa1379575bbc"> 1254</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      10                                                  </span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga29ae93f3785e26dffc669e6a4b02b7a5"> 1255</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ10_SHIFT))&amp;DMA_ERQ_ERQ10_MASK) </span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga436df8136dd63b3043e2835a3c5e476d"> 1256</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       (0x01UL &lt;&lt; DMA_ERQ_ERQ11_SHIFT)                     </span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga549fd70b40eaeff781adf782edbb3cc5"> 1257</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      11                                                  </span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5c8b157d524c1ecb23531e1c35edb2b4"> 1258</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ11_SHIFT))&amp;DMA_ERQ_ERQ11_MASK) </span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga136b8f9bbb77d594b4596419c575fc21"> 1259</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       (0x01UL &lt;&lt; DMA_ERQ_ERQ12_SHIFT)                     </span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1f2f4d160beb5c60a36f548f395e7287"> 1260</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      12                                                  </span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gabe35fd5f939ba0182f7ccbba398692df"> 1261</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ12_SHIFT))&amp;DMA_ERQ_ERQ12_MASK) </span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6a3eafb337e2bbf64f8982e40949e61f"> 1262</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       (0x01UL &lt;&lt; DMA_ERQ_ERQ13_SHIFT)                     </span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6f9c1d06b1178678800d9a14df8b79ba"> 1263</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      13                                                  </span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab8e2ad2b7c27f1a9fecd4645d8165a78"> 1264</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ13_SHIFT))&amp;DMA_ERQ_ERQ13_MASK) </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga41e772c4e32bb0c2546bd32b9207aece"> 1265</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       (0x01UL &lt;&lt; DMA_ERQ_ERQ14_SHIFT)                     </span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa8b288df3c11c83516e460ec8f1c06b6"> 1266</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      14                                                  </span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3e60d0ef67148e8d6a9b2584e64cc3cb"> 1267</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ14_SHIFT))&amp;DMA_ERQ_ERQ14_MASK) </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6152f3575742083b05d6df10bd9d09e5"> 1268</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       (0x01UL &lt;&lt; DMA_ERQ_ERQ15_SHIFT)                     </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga49ce30d8d6925a45dfc85fdf08b71bfd"> 1269</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      15                                                  </span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae9b2091d09c41abda5d01383c39f62d8"> 1270</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ15_SHIFT))&amp;DMA_ERQ_ERQ15_MASK) </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- EEI Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaacd526dbbb455151535c6e8d7e371477"> 1272</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        (0x01UL &lt;&lt; DMA_EEI_EEI0_SHIFT)                      </span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac4abb698bc75b24811557b2037d828c6"> 1273</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga225960b9b72978580c4514cb9a49b99e"> 1274</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI0_SHIFT))&amp;DMA_EEI_EEI0_MASK) </span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gabb59616391e640e07162d0d33c0382d9"> 1275</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_MASK                        (0x01UL &lt;&lt; DMA_EEI_EEI1_SHIFT)                      </span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9c162765569a8cc74e648841337f09e2"> 1276</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga15f77103df38751a98da522a466096ff"> 1277</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI1_SHIFT))&amp;DMA_EEI_EEI1_MASK) </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga24c1e04e6f4916148ed252a53df2055f"> 1278</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_MASK                        (0x01UL &lt;&lt; DMA_EEI_EEI2_SHIFT)                      </span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1455b4521842d7f51307bd79c2524b4e"> 1279</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac81f32d98412b6586c24853736f29113"> 1280</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI2_SHIFT))&amp;DMA_EEI_EEI2_MASK) </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac4a71957c4a8f61de07af20b2ec2026b"> 1281</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_MASK                        (0x01UL &lt;&lt; DMA_EEI_EEI3_SHIFT)                      </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaf042de0f122739453b8685fd3ccdef61"> 1282</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5ecf52c202df2dc5819ee1ddaa19c5b2"> 1283</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI3_SHIFT))&amp;DMA_EEI_EEI3_MASK) </span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga82cc585c2bd012b4339e34f3c5197b2d"> 1284</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_MASK                        (0x01UL &lt;&lt; DMA_EEI_EEI4_SHIFT)                      </span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaab5ae9bdb1a215ec5c884b880e746542"> 1285</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga06773cb95c708e69120a1f3e3f7d2d52"> 1286</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI4_SHIFT))&amp;DMA_EEI_EEI4_MASK) </span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa4b78d7eb6113d5715dd1b005370254b"> 1287</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_MASK                        (0x01UL &lt;&lt; DMA_EEI_EEI5_SHIFT)                      </span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga05224f0d80cf83809302d90b1c87bbeb"> 1288</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gafe71f3fa703be497c4e42f3fec98a824"> 1289</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI5_SHIFT))&amp;DMA_EEI_EEI5_MASK) </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga44a7a6fb709ddfc16bc99a5c4d1d0a73"> 1290</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_MASK                        (0x01UL &lt;&lt; DMA_EEI_EEI6_SHIFT)                      </span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga09392a3357d8a1111d4dabc722615ab5"> 1291</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga146e9d20ed12ffc23fabc45ed3f146ea"> 1292</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI6_SHIFT))&amp;DMA_EEI_EEI6_MASK) </span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae1b6d952ae65d11c23013e1b94b69fa1"> 1293</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_MASK                        (0x01UL &lt;&lt; DMA_EEI_EEI7_SHIFT)                      </span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac6505aae9a5c2abefb03fbfca69cf68b"> 1294</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gafae6a8d506ffdde4f307b21df59ea6b7"> 1295</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI7_SHIFT))&amp;DMA_EEI_EEI7_MASK) </span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2d338f7e6761f1d0d3847dbc6e83ac0b"> 1296</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_MASK                        (0x01UL &lt;&lt; DMA_EEI_EEI8_SHIFT)                      </span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab1611067f20ab64994e2373e0c7099ce"> 1297</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga367fc057120250a89e9b5ab0eb8bf33a"> 1298</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI8_SHIFT))&amp;DMA_EEI_EEI8_MASK) </span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3789c428724cae433322eb15fe30ffe0"> 1299</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_MASK                        (0x01UL &lt;&lt; DMA_EEI_EEI9_SHIFT)                      </span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaec3bcfcdfc500657a0d160409ec97c3b"> 1300</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       9                                                   </span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab4dfac8b19e3295e1aeb91896ca58dbe"> 1301</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI9_SHIFT))&amp;DMA_EEI_EEI9_MASK) </span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1c481b0acfde2edc2b0b72b8e8639cfb"> 1302</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_MASK                       (0x01UL &lt;&lt; DMA_EEI_EEI10_SHIFT)                     </span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga63dc550e1314188b965fd93adea213b8"> 1303</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      10                                                  </span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga04c2d5c30c5c422df57b951afddfd5ea"> 1304</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI10_SHIFT))&amp;DMA_EEI_EEI10_MASK) </span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9ab0a09ff735e2d48055b786b303603c"> 1305</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_MASK                       (0x01UL &lt;&lt; DMA_EEI_EEI11_SHIFT)                     </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga70a9244df3a4fa300ec572855a18e169"> 1306</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      11                                                  </span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9fb05e44887f6fc70e2f4b991d097809"> 1307</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI11_SHIFT))&amp;DMA_EEI_EEI11_MASK) </span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gacb0ae3eb5d1082c1558e872a8f5ab909"> 1308</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_MASK                       (0x01UL &lt;&lt; DMA_EEI_EEI12_SHIFT)                     </span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3aa4edb749dea3add10f943d4988d175"> 1309</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      12                                                  </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaed405bcdf008312a9c2bc6ac25c02fd2"> 1310</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI12_SHIFT))&amp;DMA_EEI_EEI12_MASK) </span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3c028af693caa3462e0ddb0a39c878e1"> 1311</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_MASK                       (0x01UL &lt;&lt; DMA_EEI_EEI13_SHIFT)                     </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga916879e99c79c962f3b7d63794b2da15"> 1312</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      13                                                  </span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab41787abef7695d57992670039b599b4"> 1313</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI13_SHIFT))&amp;DMA_EEI_EEI13_MASK) </span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga17910b22c3157c4563e8542cb7b6474b"> 1314</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_MASK                       (0x01UL &lt;&lt; DMA_EEI_EEI14_SHIFT)                     </span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gafd0dee555d66de9f6d01b314dac35d36"> 1315</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      14                                                  </span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae30106020ea06d07695c58e947fd1a8f"> 1316</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI14_SHIFT))&amp;DMA_EEI_EEI14_MASK) </span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga20dcfe45845f35970fa27f06f10c52a3"> 1317</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_MASK                       (0x01UL &lt;&lt; DMA_EEI_EEI15_SHIFT)                     </span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga442bb0da667094767c2f8acc8fc5f4e7"> 1318</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      15                                                  </span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gadc79380b1d77f658583b7224f5c95851"> 1319</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI15_SHIFT))&amp;DMA_EEI_EEI15_MASK) </span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CEEI Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaac1e3fb6ff551f58fe6c43c5b10a6186"> 1321</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       (0x0FUL &lt;&lt; DMA_CEEI_CEEI_SHIFT)                     </span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga66ffe3efeb446f55654d3ac90abf1cb6"> 1322</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaf1db6175a973e40e11a4ac87ee231096"> 1323</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CEEI_SHIFT))&amp;DMA_CEEI_CEEI_MASK) </span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga386c3018389f0adce8b163c90bc171b7"> 1324</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       (0x01UL &lt;&lt; DMA_CEEI_CAEE_SHIFT)                     </span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga389695175eaab975f78ed66669e467df"> 1325</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab4d8578d0b4f25e873beb3311698ec19"> 1326</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CAEE_SHIFT))&amp;DMA_CEEI_CAEE_MASK) </span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5b85e28933ce4120f8a8542972b92115"> 1327</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_MASK                        (0x01UL &lt;&lt; DMA_CEEI_NOP_SHIFT)                      </span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa6681149d6d175500734c3ae71842eba"> 1328</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2a97cec137f51555ce182a676d0282f7"> 1329</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_NOP_SHIFT))&amp;DMA_CEEI_NOP_MASK) </span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SEEI Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga67059eac1eff574cd4934a35a0476015"> 1331</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       (0x0FUL &lt;&lt; DMA_SEEI_SEEI_SHIFT)                     </span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8d58d06faafb79d99b17b5694f3d18e5"> 1332</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5e1057a8a3c0471a410d748cd532cce3"> 1333</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SEEI_SHIFT))&amp;DMA_SEEI_SEEI_MASK) </span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2d0a03f5b7e54876cc8a0af2251b1809"> 1334</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       (0x01UL &lt;&lt; DMA_SEEI_SAEE_SHIFT)                     </span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga313d9b0f41aebf4cc2f6a5f1f730665b"> 1335</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaac543ddd4b89f5d1bcdf3e01580fc89a"> 1336</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SAEE_SHIFT))&amp;DMA_SEEI_SAEE_MASK) </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga4561a1738dbf8013bd619fad65b0e216"> 1337</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_MASK                        (0x01UL &lt;&lt; DMA_SEEI_NOP_SHIFT)                      </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga190051f9e53699e081f1b6f96f6890c8"> 1338</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga301325edcc8ae50aa17ff5914e9bca46"> 1339</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_NOP_SHIFT))&amp;DMA_SEEI_NOP_MASK) </span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CERQ Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6c4e980f82778e0191670788d29dcb9e"> 1341</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       (0x0FUL &lt;&lt; DMA_CERQ_CERQ_SHIFT)                     </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaca402b011bea1924acca0e1e708c6db6"> 1342</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga06bccf8bb52efa7918d7ba7648d30aa0"> 1343</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CERQ_SHIFT))&amp;DMA_CERQ_CERQ_MASK) </span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga17f24999dd91f4ddc8f10ec2927da85b"> 1344</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_MASK                       (0x01UL &lt;&lt; DMA_CERQ_CAER_SHIFT)                     </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8a6482d87d17b4fec19e2fd984323f54"> 1345</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gada20fa2dafc6c7a33ce0fc216390d2ce"> 1346</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CAER_SHIFT))&amp;DMA_CERQ_CAER_MASK) </span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"> 1347</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_MASK                        (0x01UL &lt;&lt; DMA_CERQ_NOP_SHIFT)                      </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga68bc3b3f8e1fe22186c0e92e73a93c64"> 1348</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga4c17adac0a84734a877eef48f53c204f"> 1349</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_NOP_SHIFT))&amp;DMA_CERQ_NOP_MASK) </span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SERQ Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga42b17276b88c86b34cabdbf64e4686c2"> 1351</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       (0x0FUL &lt;&lt; DMA_SERQ_SERQ_SHIFT)                     </span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga41f7ac5f6e15267810208ea0146bdcad"> 1352</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0b5a7acb359bcc57dd725102edfd21f9"> 1353</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SERQ_SHIFT))&amp;DMA_SERQ_SERQ_MASK) </span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad102371be9a2c3a971988f98297f85eb"> 1354</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_MASK                       (0x01UL &lt;&lt; DMA_SERQ_SAER_SHIFT)                     </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga47c6cd05ecac5d87cdd944a6a3630571"> 1355</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0a739afb83bbff124fdc17bfc9764372"> 1356</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SAER_SHIFT))&amp;DMA_SERQ_SAER_MASK) </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga149895dd87ae0297478305fb26cc426e"> 1357</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_MASK                        (0x01UL &lt;&lt; DMA_SERQ_NOP_SHIFT)                      </span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2aef1400cca514fe504a0f23b53bea33"> 1358</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5c20d8c3b9be8c549305fa13c96bd79b"> 1359</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_NOP_SHIFT))&amp;DMA_SERQ_NOP_MASK) </span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CDNE Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga42965bab0b0f5b27c28045c06f43d43d"> 1361</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       (0x0FUL &lt;&lt; DMA_CDNE_CDNE_SHIFT)                     </span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga4993325bdeae286074e4e8eace0e19ef"> 1362</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaad52359ad6d26f38404b2fffde7f9305"> 1363</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CDNE_SHIFT))&amp;DMA_CDNE_CDNE_MASK) </span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae1c134ccb3874e42a53d9294e1b1366c"> 1364</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_MASK                       (0x01UL &lt;&lt; DMA_CDNE_CADN_SHIFT)                     </span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga45fa14dce342a18cb1ea15705a772671"> 1365</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gabea38dcdc6bd2b4a2e3492fe8b2eb27d"> 1366</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CADN_SHIFT))&amp;DMA_CDNE_CADN_MASK) </span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8f22bcbf69b1598d53d60b7667079655"> 1367</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_MASK                        (0x01UL &lt;&lt; DMA_CDNE_NOP_SHIFT)                      </span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa6e57536846087bab95bfb2f8895f626"> 1368</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9fc5b1a5dd45d819e3b8dc51c6e33db9"> 1369</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_NOP_SHIFT))&amp;DMA_CDNE_NOP_MASK) </span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SSRT Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad3b3959cb4d1e1db5bbb4cc6291a0390"> 1371</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       (0x0FUL &lt;&lt; DMA_SSRT_SSRT_SHIFT)                     </span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gacdadd55124a59d83a6b26976e85fb0ff"> 1372</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga381ae16ec1d637479a855f345d3e160f"> 1373</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SSRT_SHIFT))&amp;DMA_SSRT_SSRT_MASK) </span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gadcecaad6474bd238180952527a63130b"> 1374</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_MASK                       (0x01UL &lt;&lt; DMA_SSRT_SAST_SHIFT)                     </span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac7f4ffa288a04ba1361b240caf7188d7"> 1375</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gafbd701ff1cc8f6b92855ab4b4bdf3358"> 1376</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SAST_SHIFT))&amp;DMA_SSRT_SAST_MASK) </span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad515a6cb794fc947138fac918dedd068"> 1377</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_MASK                        (0x01UL &lt;&lt; DMA_SSRT_NOP_SHIFT)                      </span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0c698d2dc363fc0487cccc5dfbd4fed5"> 1378</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab8d402c58eceb0d66d7cc42a63655756"> 1379</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_NOP_SHIFT))&amp;DMA_SSRT_NOP_MASK) </span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CERR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga291fce290f4fce77f31d4f210781a5cc"> 1381</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       (0x0FUL &lt;&lt; DMA_CERR_CERR_SHIFT)                     </span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3aed793831e2681ef8989bbe67ffaa17"> 1382</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8b912d2bceaf84a23183c7e93a862b1f"> 1383</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CERR_SHIFT))&amp;DMA_CERR_CERR_MASK) </span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7998031f3e0e7906d352da54eb92a1a8"> 1384</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_MASK                       (0x01UL &lt;&lt; DMA_CERR_CAEI_SHIFT)                     </span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga04db9fa5c262642ad17f27d1cad24fba"> 1385</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gadac363dc55d992510952d63726cfa7d3"> 1386</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CAEI_SHIFT))&amp;DMA_CERR_CAEI_MASK) </span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac284972d1fac094dd241e268d7a0ee17"> 1387</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_MASK                        (0x01UL &lt;&lt; DMA_CERR_NOP_SHIFT)                      </span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga06ff2ec2da47380a89fcd01777bbe400"> 1388</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga62536035145049195663fe6208d9a4a5"> 1389</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_NOP_SHIFT))&amp;DMA_CERR_NOP_MASK) </span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CINT Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1edbbba2f0260e0467e0a43e04eaaa1d"> 1391</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       (0x0FUL &lt;&lt; DMA_CINT_CINT_SHIFT)                     </span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5fd76123ada3ca8b762c83b344994a78"> 1392</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2aba228e6eca0c2db8b375c15b38cdcb"> 1393</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CINT_SHIFT))&amp;DMA_CINT_CINT_MASK) </span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad5b3c0206e0a7af209d0e9e5e68d2526"> 1394</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_MASK                       (0x01UL &lt;&lt; DMA_CINT_CAIR_SHIFT)                     </span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaf7dd4a94c052317c29e7bd1bcb82532d"> 1395</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga48036f8fba089c6b2d46fdd83c792ba5"> 1396</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CAIR_SHIFT))&amp;DMA_CINT_CAIR_MASK) </span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga46266d0d4343c952af65db101c5c9a61"> 1397</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_MASK                        (0x01UL &lt;&lt; DMA_CINT_NOP_SHIFT)                      </span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga96d721360be562b2a0cf04acf72ebcf9"> 1398</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga77294056288dccb5a54e7fb1a3ac984d"> 1399</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_NOP_SHIFT))&amp;DMA_CINT_NOP_MASK) </span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- INT Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae312b72bdf9e9e1921e2ecca14baf3a3"> 1401</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        (0x01UL &lt;&lt; DMA_INT_INT0_SHIFT)                      </span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9a077d1184fbdd123ab2044dd012b179"> 1402</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga79539e1f8334632c65c0ed141bd09f8a"> 1403</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT0_SHIFT))&amp;DMA_INT_INT0_MASK) </span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3f1f39a6b66719e6534899bff632438b"> 1404</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_MASK                        (0x01UL &lt;&lt; DMA_INT_INT1_SHIFT)                      </span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga74ab9b94250b76e40285f610153c55b9"> 1405</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6d7944ca2dca6b4fec8050998509e1f7"> 1406</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT1_SHIFT))&amp;DMA_INT_INT1_MASK) </span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaebc5eed7d9da43d58a7107731c4766dc"> 1407</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_MASK                        (0x01UL &lt;&lt; DMA_INT_INT2_SHIFT)                      </span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad06728afa85b6e94aa8756fb96f40e11"> 1408</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga69f9822dcc6f437c7f2c6f70a4ed41df"> 1409</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT2_SHIFT))&amp;DMA_INT_INT2_MASK) </span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gabe809f1f2975a4851af4c671e6f2a3a5"> 1410</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_MASK                        (0x01UL &lt;&lt; DMA_INT_INT3_SHIFT)                      </span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaba8676e549d454d85e9ea4ed84a7d143"> 1411</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaf17b431d0bf04546f1818f723bded5bd"> 1412</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT3_SHIFT))&amp;DMA_INT_INT3_MASK) </span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaabae890b96a56c9aeae3cfc52370802e"> 1413</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_MASK                        (0x01UL &lt;&lt; DMA_INT_INT4_SHIFT)                      </span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad9a9fad542ba546abdd79542b30a5cb7"> 1414</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gafd60a1e4ad7d6371e0701194488ae74e"> 1415</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT4_SHIFT))&amp;DMA_INT_INT4_MASK) </span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa64e6e390afc73afa32ca2326ecdd5a6"> 1416</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_MASK                        (0x01UL &lt;&lt; DMA_INT_INT5_SHIFT)                      </span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaf609a91cc07c3b09ed95cada69dbc6a6"> 1417</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2c02235c41780f97c7d40895dbccfcde"> 1418</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT5_SHIFT))&amp;DMA_INT_INT5_MASK) </span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9c7aa72a4fdb36fb1cd021681fd614dc"> 1419</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_MASK                        (0x01UL &lt;&lt; DMA_INT_INT6_SHIFT)                      </span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga36389bc0fbd8e2a1cd4f9d0206fb4864"> 1420</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0c1e1bfcb110c0a439567f3c43be020f"> 1421</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT6_SHIFT))&amp;DMA_INT_INT6_MASK) </span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab383fceb5ca03f3c063a4fad4d45f1bf"> 1422</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_MASK                        (0x01UL &lt;&lt; DMA_INT_INT7_SHIFT)                      </span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae1ddeb567f85007b787437b710a37037"> 1423</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0097c2ca7d13b9776eef3bbec0852470"> 1424</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT7_SHIFT))&amp;DMA_INT_INT7_MASK) </span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5a45f6f8e317c84b71b2b84e08e75590"> 1425</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_MASK                        (0x01UL &lt;&lt; DMA_INT_INT8_SHIFT)                      </span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga86e6832eae10d9f3466e5ebeb58faaaa"> 1426</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaef932d6db06715386ec85ae67206e907"> 1427</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT8_SHIFT))&amp;DMA_INT_INT8_MASK) </span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga04419b2d9cec9aa7487a9454d9fe828a"> 1428</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_MASK                        (0x01UL &lt;&lt; DMA_INT_INT9_SHIFT)                      </span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa00bba5d7e4d97f01920216f87d2a788"> 1429</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_SHIFT                       9                                                   </span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga38172fd78ac4f0262304e9d0803c7bd4"> 1430</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT9_SHIFT))&amp;DMA_INT_INT9_MASK) </span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gabce1884c422b6ac489666e9cf6ae23ed"> 1431</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_MASK                       (0x01UL &lt;&lt; DMA_INT_INT10_SHIFT)                     </span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga434a37191c71ceb216fb9a641dbbba15"> 1432</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_SHIFT                      10                                                  </span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae6329119f96f31d38163eba42b9cab92"> 1433</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT10_SHIFT))&amp;DMA_INT_INT10_MASK) </span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac0d89928d1b827242f4f2a5587a6c653"> 1434</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_MASK                       (0x01UL &lt;&lt; DMA_INT_INT11_SHIFT)                     </span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7ad7339d6934beb8036637a85f4729d0"> 1435</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_SHIFT                      11                                                  </span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6ba333fdb3cca29c0c748a43b3f16185"> 1436</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT11_SHIFT))&amp;DMA_INT_INT11_MASK) </span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga4ab11b8910c789cfeac9b5cb668b73bf"> 1437</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_MASK                       (0x01UL &lt;&lt; DMA_INT_INT12_SHIFT)                     </span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8880dc5f0d90459e8b43868287dc583e"> 1438</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_SHIFT                      12                                                  </span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga65a48a605ce95b06311bee8b07aacfae"> 1439</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT12_SHIFT))&amp;DMA_INT_INT12_MASK) </span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2ade2a922a785acd92913ff36744257e"> 1440</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_MASK                       (0x01UL &lt;&lt; DMA_INT_INT13_SHIFT)                     </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga34e5b0ba2f67c3276ac6292833292ebf"> 1441</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_SHIFT                      13                                                  </span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaf8d3cd38403d33e066f9d19200fd6f05"> 1442</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT13_SHIFT))&amp;DMA_INT_INT13_MASK) </span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaba1fe3369c67b0c78b3d367dec815c35"> 1443</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_MASK                       (0x01UL &lt;&lt; DMA_INT_INT14_SHIFT)                     </span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga248026e756c5719ee01b1c3e52728f07"> 1444</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_SHIFT                      14                                                  </span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaaada4e06bd95d1839ad76727e0d3ae43"> 1445</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT14_SHIFT))&amp;DMA_INT_INT14_MASK) </span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga592c02e91817cad070da87935df7834d"> 1446</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_MASK                       (0x01UL &lt;&lt; DMA_INT_INT15_SHIFT)                     </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaed1bff29b12027726c7d736adda1ce88"> 1447</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_SHIFT                      15                                                  </span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9eb5bb09f8ccf66c35c4bfbfe783066b"> 1448</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT15_SHIFT))&amp;DMA_INT_INT15_MASK) </span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ERR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9101f17d9361d3e54fd4efdc051f9ec7"> 1450</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        (0x01UL &lt;&lt; DMA_ERR_ERR0_SHIFT)                      </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0b40ac186b1c6a1be5bf5497a901448a"> 1451</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5095a007ef1bd5e5d4fcf03376e262f7"> 1452</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR0_SHIFT))&amp;DMA_ERR_ERR0_MASK) </span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7499ec372d112f712c709c1a2e2abf86"> 1453</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_MASK                        (0x01UL &lt;&lt; DMA_ERR_ERR1_SHIFT)                      </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9f34d449d0ef98d8e06bcc52d8aef151"> 1454</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaacda8fd2aaab8481980b1d90920a99b1"> 1455</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR1_SHIFT))&amp;DMA_ERR_ERR1_MASK) </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1951c1dbf65b90113283494a7f751606"> 1456</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_MASK                        (0x01UL &lt;&lt; DMA_ERR_ERR2_SHIFT)                      </span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0b5f35f4d12bff35a729fae491b7c50e"> 1457</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga846455307421616646ea397b277cca6d"> 1458</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR2_SHIFT))&amp;DMA_ERR_ERR2_MASK) </span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gacd75b06f746d41c3e5753356fe88c7d5"> 1459</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_MASK                        (0x01UL &lt;&lt; DMA_ERR_ERR3_SHIFT)                      </span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3ce969b44f6794b1514fca19857cefd2"> 1460</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa49d6df81bd5c660e6dc4b7eaa775339"> 1461</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR3_SHIFT))&amp;DMA_ERR_ERR3_MASK) </span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab9d5b6f1d6608d9949c68a1eeea555d2"> 1462</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_MASK                        (0x01UL &lt;&lt; DMA_ERR_ERR4_SHIFT)                      </span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac359bd7cc76f62c11333ff4c10de4a34"> 1463</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac9e1fecaa9b190f1b741001d0e6209ae"> 1464</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR4_SHIFT))&amp;DMA_ERR_ERR4_MASK) </span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7d45ac13a2699e26fbe38ffab8cce416"> 1465</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_MASK                        (0x01UL &lt;&lt; DMA_ERR_ERR5_SHIFT)                      </span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6438acccecf5224c424255a79d43ff3f"> 1466</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7e189e61b0873b877280091497b8e967"> 1467</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR5_SHIFT))&amp;DMA_ERR_ERR5_MASK) </span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga91c5a3a1f23688b499e815010332a8b6"> 1468</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_MASK                        (0x01UL &lt;&lt; DMA_ERR_ERR6_SHIFT)                      </span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaef44087bd9a7d5fa08f5143885f24426"> 1469</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga19a520d0ea33e8c5be160cda0e68c548"> 1470</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR6_SHIFT))&amp;DMA_ERR_ERR6_MASK) </span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gacf88c20213557f9b14d0461186c8ad9c"> 1471</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_MASK                        (0x01UL &lt;&lt; DMA_ERR_ERR7_SHIFT)                      </span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaba843bc164640b0bee694d06aec3ff5d"> 1472</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga61b1e83971b09483bc5ce3e4c715c4b2"> 1473</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR7_SHIFT))&amp;DMA_ERR_ERR7_MASK) </span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga26b3300af4c6056fde15d7ee464fe27b"> 1474</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_MASK                        (0x01UL &lt;&lt; DMA_ERR_ERR8_SHIFT)                      </span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga4b65d94f8709efa99e181d39498bf7f8"> 1475</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaf3bae51cc5b5632d5733c9c2476e7622"> 1476</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR8_SHIFT))&amp;DMA_ERR_ERR8_MASK) </span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gadbe1957b7eb3286c59843176e53f8db5"> 1477</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_MASK                        (0x01UL &lt;&lt; DMA_ERR_ERR9_SHIFT)                      </span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga23013d455c522ab79cea06ec7cb24f54"> 1478</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       9                                                   </span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gadf3a94617e5c64d613786441ea318adb"> 1479</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR9_SHIFT))&amp;DMA_ERR_ERR9_MASK) </span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaf262602fbf5a06efce5d26c049d799e6"> 1480</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_MASK                       (0x01UL &lt;&lt; DMA_ERR_ERR10_SHIFT)                     </span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga121c9024d0acc3936d38c00f707e94d9"> 1481</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      10                                                  </span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5d102fb47042207c1824f41ccff61e53"> 1482</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR10_SHIFT))&amp;DMA_ERR_ERR10_MASK) </span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga98e4393a5293b8777ae38028fee1ec5a"> 1483</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_MASK                       (0x01UL &lt;&lt; DMA_ERR_ERR11_SHIFT)                     </span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga65fb2e0a33965f35b7475dcaf2168242"> 1484</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      11                                                  </span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga73124eb128e073e625712db8b1531f02"> 1485</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR11_SHIFT))&amp;DMA_ERR_ERR11_MASK) </span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1a1d9073ce637ecb9af7ee182818a808"> 1486</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_MASK                       (0x01UL &lt;&lt; DMA_ERR_ERR12_SHIFT)                     </span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac964942fa1bfa36d4d85ceb8d7659091"> 1487</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      12                                                  </span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad7a124d430ebd5ad67408141f313c36a"> 1488</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR12_SHIFT))&amp;DMA_ERR_ERR12_MASK) </span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaea7b3a588a4980e7c46c95a4a3796d2b"> 1489</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_MASK                       (0x01UL &lt;&lt; DMA_ERR_ERR13_SHIFT)                     </span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gace70e2ada6826e2ed8ac61868a3c9ace"> 1490</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      13                                                  </span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac4065c99f1449faf9bee30316156daa4"> 1491</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR13_SHIFT))&amp;DMA_ERR_ERR13_MASK) </span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga75221d150ac8723e86b606a11d0afa4b"> 1492</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_MASK                       (0x01UL &lt;&lt; DMA_ERR_ERR14_SHIFT)                     </span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga007cfb975ad771415fc6ff30ec5e0ff8"> 1493</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      14                                                  </span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga50f9243ae8a01f9bfabb50ff17a5bf07"> 1494</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR14_SHIFT))&amp;DMA_ERR_ERR14_MASK) </span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa3b260afe4db53c9e602f1f6a5201fff"> 1495</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_MASK                       (0x01UL &lt;&lt; DMA_ERR_ERR15_SHIFT)                     </span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2045ddbd1bc78466e6fa9b2ac4202ef1"> 1496</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      15                                                  </span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3b9b9856ad9859c86375ac2d6ede7e25"> 1497</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR15_SHIFT))&amp;DMA_ERR_ERR15_MASK) </span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- HRS Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga39ace553ace4ea0f1da0f2e418ea1cc7"> 1499</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        (0x01UL &lt;&lt; DMA_HRS_HRS0_SHIFT)                      </span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga68978d004a9c81063869d7d59553f3e9"> 1500</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gace83a59e5cbcd17430edf2764d3926de"> 1501</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS0_SHIFT))&amp;DMA_HRS_HRS0_MASK) </span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga260c7de3089f87d08b58f8c2874dcb2a"> 1502</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_MASK                        (0x01UL &lt;&lt; DMA_HRS_HRS1_SHIFT)                      </span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga33181a585c24a5532e4756d6f7080a74"> 1503</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga863ae3ddb412303755f11c03db95a99c"> 1504</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS1_SHIFT))&amp;DMA_HRS_HRS1_MASK) </span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaab172f0aec10459f57a424abf8218201"> 1505</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_MASK                        (0x01UL &lt;&lt; DMA_HRS_HRS2_SHIFT)                      </span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5ce6312c610677e9fd618e58cf5db4be"> 1506</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae814a212f214cf999ccc03f0f7a868e6"> 1507</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS2_SHIFT))&amp;DMA_HRS_HRS2_MASK) </span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab38eb6178d982a70880d2540c8d21533"> 1508</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_MASK                        (0x01UL &lt;&lt; DMA_HRS_HRS3_SHIFT)                      </span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga354d385e3e760a2808ba5320f58a17e9"> 1509</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6b5552ec14f5867d89d80b22a4dc25f1"> 1510</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS3_SHIFT))&amp;DMA_HRS_HRS3_MASK) </span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga79a7d99729d1515c973892e2ba70e448"> 1511</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_MASK                        (0x01UL &lt;&lt; DMA_HRS_HRS4_SHIFT)                      </span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga4268fab708cc31dc6f6cd138785be5f3"> 1512</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga90248faf69617103792134ffd5fd6f6d"> 1513</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS4_SHIFT))&amp;DMA_HRS_HRS4_MASK) </span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gacfc3b3c3d28ca9bfefaa6709e9909508"> 1514</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_MASK                        (0x01UL &lt;&lt; DMA_HRS_HRS5_SHIFT)                      </span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga90ea769ef1cbc54afc275c1e991d1d78"> 1515</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga02c573d253b73464cbc7bb3917b8e737"> 1516</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS5_SHIFT))&amp;DMA_HRS_HRS5_MASK) </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga44d55de50c7c80d678981951826f0081"> 1517</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_MASK                        (0x01UL &lt;&lt; DMA_HRS_HRS6_SHIFT)                      </span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae3682df9c3a8e95125a6b8c535354f30"> 1518</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga82270d2b0f2be471ebd4462a975e6e81"> 1519</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS6_SHIFT))&amp;DMA_HRS_HRS6_MASK) </span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga18c91c3c8141da6f187a33b29a88e824"> 1520</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_MASK                        (0x01UL &lt;&lt; DMA_HRS_HRS7_SHIFT)                      </span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga974308a1a9c35933b15c56569b09fff1"> 1521</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga45595e2b1a61411198eee7bfaf7e4409"> 1522</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS7_SHIFT))&amp;DMA_HRS_HRS7_MASK) </span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1ac1e668583047830217733a86cb5282"> 1523</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_MASK                        (0x01UL &lt;&lt; DMA_HRS_HRS8_SHIFT)                      </span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac2ad334ca6ffd1da266db7274904744b"> 1524</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7c4afcc9768ed5f8c4aa13bcd2c9f689"> 1525</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS8_SHIFT))&amp;DMA_HRS_HRS8_MASK) </span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga74fabb7978d0300a9a53ce9623cd4ec0"> 1526</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_MASK                        (0x01UL &lt;&lt; DMA_HRS_HRS9_SHIFT)                      </span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0bf0fb7b7d09669eb6d9494cbd820283"> 1527</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       9                                                   </span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga924385d59b42400e7e74ac7937a5d658"> 1528</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS9_SHIFT))&amp;DMA_HRS_HRS9_MASK) </span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3f6a957f6d04efec97e3b3a3e69cb393"> 1529</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_MASK                       (0x01UL &lt;&lt; DMA_HRS_HRS10_SHIFT)                     </span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga778c5e6d66d2e4f37e16b2ec8f27ec60"> 1530</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      10                                                  </span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga741fa4de4c929f3c094c14e29040996d"> 1531</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS10_SHIFT))&amp;DMA_HRS_HRS10_MASK) </span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9772ae843b9700e32fe8080273138259"> 1532</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_MASK                       (0x01UL &lt;&lt; DMA_HRS_HRS11_SHIFT)                     </span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad2ec495a4cf3b439ad0ff924cba41218"> 1533</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      11                                                  </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gafdf7ae6e051a82dd3f2e4c825caadfdf"> 1534</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS11_SHIFT))&amp;DMA_HRS_HRS11_MASK) </span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1378581b5a4f4ea1dc0756d813cb5fd8"> 1535</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_MASK                       (0x01UL &lt;&lt; DMA_HRS_HRS12_SHIFT)                     </span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1d9f2a43a4fe7a7ad7f1a74547ba895d"> 1536</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      12                                                  </span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga01954a29fc506722fe49ff44e1edc7c1"> 1537</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS12_SHIFT))&amp;DMA_HRS_HRS12_MASK) </span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga918fc7b0985cbe11be58212390f1c816"> 1538</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_MASK                       (0x01UL &lt;&lt; DMA_HRS_HRS13_SHIFT)                     </span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gadffc24f95572e6aab3e33fefe1c1806c"> 1539</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      13                                                  </span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga393b9a6cfc820d021406a16797b566df"> 1540</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS13_SHIFT))&amp;DMA_HRS_HRS13_MASK) </span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga70ee6df2c5cce431c6b9d3e3f958bd69"> 1541</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_MASK                       (0x01UL &lt;&lt; DMA_HRS_HRS14_SHIFT)                     </span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga183e6503c7ed5e4b07f9df2bf47d46a9"> 1542</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      14                                                  </span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa0765f0b86365326900b7623e166519a"> 1543</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS14_SHIFT))&amp;DMA_HRS_HRS14_MASK) </span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga95ddced80fcb33b665fa1b6aad38210b"> 1544</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_MASK                       (0x01UL &lt;&lt; DMA_HRS_HRS15_SHIFT)                     </span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac91c063a84c76a6cf385cd3bda8f244a"> 1545</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      15                                                  </span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2a58ea4983750062cd57f36cf91e3083"> 1546</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS15_SHIFT))&amp;DMA_HRS_HRS15_MASK) </span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DCHPRI Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae4d1c45d4c9adf47ca83fabca4d52ecd"> 1548</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_MASK                    (0x0FUL &lt;&lt; DMA_DCHPRI_CHPRI_SHIFT)                  </span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6b3cb27faa704d72145eeab4889d3699"> 1549</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa45180aaa6a78044ce29163fd42c3cf2"> 1550</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_CHPRI_SHIFT))&amp;DMA_DCHPRI_CHPRI_MASK) </span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga34e6bfd5e763f3b677d51b6296e0c224"> 1551</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_MASK                      (0x01UL &lt;&lt; DMA_DCHPRI_DPA_SHIFT)                    </span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga17e12af8b57c1099e0dbc8d0867ebdf7"> 1552</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_SHIFT                     6                                                   </span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad27ff7b5982170984c404a8166c0bab6"> 1553</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_DPA_SHIFT))&amp;DMA_DCHPRI_DPA_MASK) </span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5c91e0e04495c6b5594aa3dc4a498892"> 1554</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_MASK                      (0x01UL &lt;&lt; DMA_DCHPRI_ECP_SHIFT)                    </span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3e4a5b462b81cb43caf69e26c94cb54d"> 1555</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_SHIFT                     7                                                   </span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga4e3769e6eef07ae050a43b2f38a0d7d9"> 1556</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_ECP_SHIFT))&amp;DMA_DCHPRI_ECP_MASK) </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SADDR Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3dbf7c2ee61861c859e0cb3a420a77f8"> 1558</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_MASK                     (0xFFFFFFFFUL &lt;&lt; DMA_SADDR_SADDR_SHIFT)             </span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga02af13fd09f7b39e0fbbbb8e28ddcf4d"> 1559</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaed2c0dfa4b40da7d754af68651980303"> 1560</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SADDR_SADDR_SHIFT))&amp;DMA_SADDR_SADDR_MASK) </span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SOFF Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2bca88a49fda82f9a61bb3d832a9c156"> 1562</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_MASK                       (0xFFFFUL &lt;&lt; DMA_SOFF_SOFF_SHIFT)                   </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga79f435a1aaf18a307644638b20599a9e"> 1563</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga17c965464f8707b527e21600d136c450"> 1564</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_SOFF_SOFF_SHIFT))&amp;DMA_SOFF_SOFF_MASK) </span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ATTR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2093ce5434ffef34988c7e74999edbee"> 1566</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_MASK                      (0x07UL &lt;&lt; DMA_ATTR_DSIZE_SHIFT)                    </span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga24d7778d89bba4e048649cfa85bbc2d3"> 1567</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6f2bffdadee81034ea85759111dfc711"> 1568</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DSIZE_SHIFT))&amp;DMA_ATTR_DSIZE_MASK) </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaaa09f9ea822cc0cfe20270611cf522cc"> 1569</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_MASK                       (0x1FUL &lt;&lt; DMA_ATTR_DMOD_SHIFT)                     </span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab9f08d507f579493d605780d854404d6"> 1570</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_SHIFT                      3                                                   </span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga817a104659b44c38da980ccf0ca4f594"> 1571</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DMOD_SHIFT))&amp;DMA_ATTR_DMOD_MASK) </span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga30f2f09fb581b8c9619414125cf3045b"> 1572</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_MASK                      (0x07UL &lt;&lt; DMA_ATTR_SSIZE_SHIFT)                    </span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga815c285ac74667a99f2a7ce5e686641b"> 1573</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_SHIFT                     8                                                   </span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab86855f2aff624b11942ebf79dbcb1b6"> 1574</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SSIZE_SHIFT))&amp;DMA_ATTR_SSIZE_MASK) </span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga288d7e465abd4be34477ae308a9b0982"> 1575</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_MASK                       (0x1FUL &lt;&lt; DMA_ATTR_SMOD_SHIFT)                     </span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaebf723df7b7cad164714583c0876a378"> 1576</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_SHIFT                      11                                                  </span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga820fb5655da874e3672c8608b18ecfc9"> 1577</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SMOD_SHIFT))&amp;DMA_ATTR_SMOD_MASK) </span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- NBYTES_MLNO Bit Fields                   ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5898074fa37efdc15af6621cd8daa450"> 1579</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_MASK              (0xFFFFFFFFUL &lt;&lt; DMA_NBYTES_MLNO_NBYTES_SHIFT)      </span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga98cb66e15329c07a5b38d3d10c0d3dbe"> 1580</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_SHIFT             0                                                   </span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga955150e5aaff65cceeb0e2fb0f08d6c6"> 1581</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLNO_NBYTES_MASK) </span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- NBYTES_MLOFFNO Bit Fields                ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7c3faf561a42d91448404d94823535ff"> 1583</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_MASK           (0x3FFFFFFFUL &lt;&lt; DMA_NBYTES_MLOFFNO_NBYTES_SHIFT)   </span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga0ce6afd8f00fcbe8d7dee4fcefa8ffdf"> 1584</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT          0                                                   </span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6ade3a2121a12d70dd34e978f92465e3"> 1585</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFNO_NBYTES_MASK) </span></div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3059dc9418c2806216aa96ef75adb3fe"> 1586</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_MASK            (0x01UL &lt;&lt; DMA_NBYTES_MLOFFNO_DMLOE_SHIFT)          </span></div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga761f3f81137087b195be0750f33d7c5a"> 1587</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT           30                                                  </span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga279995630f704fa55780fff62f590aaa"> 1588</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFNO_DMLOE_SHIFT))&amp;DMA_NBYTES_MLOFFNO_DMLOE_MASK) </span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gafda1d79fea3353361f7ae8b49c44e20f"> 1589</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_MASK            (0x01UL &lt;&lt; DMA_NBYTES_MLOFFNO_SMLOE_SHIFT)          </span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7fe83f71aff1752703f2ec145d70571a"> 1590</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT           31                                                  </span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaf24c9cd00e8d1e2f980a3129f48d06e2"> 1591</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFNO_SMLOE_SHIFT))&amp;DMA_NBYTES_MLOFFNO_SMLOE_MASK) </span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- NBYTES_MLOFFYES Bit Fields               ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga83bbf68562a7ac3e45fb940a1a7f18f8"> 1593</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_MASK          (0x3FFUL &lt;&lt; DMA_NBYTES_MLOFFYES_NBYTES_SHIFT)       </span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga30c39f4b863f96ab4563e05480f0c63e"> 1594</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT         0                                                   </span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaab46ecd8c1a7d2849248ee5ea3271873"> 1595</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFYES_NBYTES_MASK) </span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac07412f8b58bca6703cf427a9ce2bbcb"> 1596</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_MASK           (0xFFFFFUL &lt;&lt; DMA_NBYTES_MLOFFYES_MLOFF_SHIFT)      </span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaeebd8fdf6a54f6511b5bc65a6b139545"> 1597</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT          10                                                  </span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9f73c3351f2fff2e2c04b2a03fabd506"> 1598</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_MLOFF_SHIFT))&amp;DMA_NBYTES_MLOFFYES_MLOFF_MASK) </span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga76a7714303966593beffe85120eb3620"> 1599</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_MASK           (0x01UL &lt;&lt; DMA_NBYTES_MLOFFYES_DMLOE_SHIFT)         </span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6a2d840f400f7f2e0bff92c1696d933b"> 1600</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT          30                                                  </span></div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae59c79342f2b0707a2e7a49fe4ea6944"> 1601</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_DMLOE_SHIFT))&amp;DMA_NBYTES_MLOFFYES_DMLOE_MASK) </span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3fc0c1eff32a41d0111c33ae3ba4c130"> 1602</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_MASK           (0x01UL &lt;&lt; DMA_NBYTES_MLOFFYES_SMLOE_SHIFT)         </span></div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga35f2f83a6af667046813440107156960"> 1603</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT          31                                                  </span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga4b5f1e12aa0fe559344707840a841b06"> 1604</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_SMLOE_SHIFT))&amp;DMA_NBYTES_MLOFFYES_SMLOE_MASK) </span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SLAST Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5bf83d5a89fb81000526efccd2390490"> 1606</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_MASK                     (0xFFFFFFFFUL &lt;&lt; DMA_SLAST_SLAST_SHIFT)             </span></div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3cfd6e1dd2ee3e538fe847f51c51e9e9"> 1607</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaaf7074ad8d4f6d4e0787cdd621f34212"> 1608</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SLAST_SLAST_SHIFT))&amp;DMA_SLAST_SLAST_MASK) </span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DADDR Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga48e5c0ccc5f7c71ee28906182a7ff94c"> 1610</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_MASK                     (0xFFFFFFFFUL &lt;&lt; DMA_DADDR_DADDR_SHIFT)             </span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga807c49b547c5b45c106ddc9f99a791c3"> 1611</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaa5ee85425c606207db16f18c9d16320d"> 1612</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DADDR_DADDR_SHIFT))&amp;DMA_DADDR_DADDR_MASK) </span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DOFF Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac1132370cf369d1591e78a45fca94abc"> 1614</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_MASK                       (0xFFFFUL &lt;&lt; DMA_DOFF_DOFF_SHIFT)                   </span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaeef657c3fd58c5d70e0d4934da146eb2"> 1615</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7265c52e974590b80f54802562c12b40"> 1616</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_DOFF_DOFF_SHIFT))&amp;DMA_DOFF_DOFF_MASK) </span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CITER_ELINKNO Bit Fields                 ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2e735a50b1a3e8dd35e863ccb9932dc2"> 1618</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_MASK             (0x7FFFUL &lt;&lt; DMA_CITER_ELINKNO_CITER_SHIFT)         </span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8f8d80baa5e4e362665d8eb9781b09da"> 1619</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_SHIFT            0                                                   </span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7f14dceacc2f8924097e69b1770cbff3"> 1620</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKNO_CITER_SHIFT))&amp;DMA_CITER_ELINKNO_CITER_MASK) </span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga97ca9c4d99839ee12bc10c712101038a"> 1621</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_MASK             (0x01UL &lt;&lt; DMA_CITER_ELINKNO_ELINK_SHIFT)           </span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga70c898d132a15d1d18b5a2d5863188a3"> 1622</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_SHIFT            15                                                  </span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga90da234a92b743da263644fec6fb9b22"> 1623</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKNO_ELINK_SHIFT))&amp;DMA_CITER_ELINKNO_ELINK_MASK) </span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CITER_ELINKYES Bit Fields                ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6d3dc490db41703ee3444ab83abd49fc"> 1625</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_MASK            (0x1FFUL &lt;&lt; DMA_CITER_ELINKYES_CITER_SHIFT)         </span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga73c42915d2235324c9b45698eabb87b4"> 1626</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_SHIFT           0                                                   </span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1175f3bd26aae1cad208710bdef5c4d4"> 1627</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_CITER_SHIFT))&amp;DMA_CITER_ELINKYES_CITER_MASK) </span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2cd979a0efa9045304d49655f57747ef"> 1628</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_MASK           (0x0FUL &lt;&lt; DMA_CITER_ELINKYES_LINKCH_SHIFT)         </span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga2c85ee95c023b3a2705bc1b393d8261e"> 1629</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_SHIFT          9                                                   </span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga33cdcc8c02ec5cf42a01b86c0c2c6b52"> 1630</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_CITER_ELINKYES_LINKCH_MASK) </span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1f0a2f5fd8eaf8a52fcea91e57e48c11"> 1631</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_MASK            (0x01UL &lt;&lt; DMA_CITER_ELINKYES_ELINK_SHIFT)          </span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8934a876cf4971db85286742f46b1ddb"> 1632</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_SHIFT           15                                                  </span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac7abdef93f27ca27de55598908e89727"> 1633</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_ELINK_SHIFT))&amp;DMA_CITER_ELINKYES_ELINK_MASK) </span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DLASTSGA Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5f13cb116adfd0839f1127dba25855dd"> 1635</a></span>&#160;<span class="preprocessor">#define DMA_DLASTSGA_DLASTSGA_MASK               (0xFFFFFFFFUL &lt;&lt; DMA_DLASTSGA_DLASTSGA_SHIFT)       </span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad059e4b5719057b477665f80da2c689a"> 1636</a></span>&#160;<span class="preprocessor">#define DMA_DLASTSGA_DLASTSGA_SHIFT              0                                                   </span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga55400a11a00ce4c48fc6a14e6ad38139"> 1637</a></span>&#160;<span class="preprocessor">#define DMA_DLASTSGA_DLASTSGA(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DLASTSGA_DLASTSGA_SHIFT))&amp;DMA_DLASTSGA_DLASTSGA_MASK) </span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CSR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac9356cdce4f3a2f7986ce84cbb0cd31f"> 1639</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START_MASK                       (0x01UL &lt;&lt; DMA_CSR_START_SHIFT)                     </span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga195c81979f073c246c7cfd65eb5beeba"> 1640</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gadf8b3046d6c4f6a4577bd841c287a058"> 1641</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_START_SHIFT))&amp;DMA_CSR_START_MASK) </span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga8d41b8ec510ae91e64c21d13721a272d"> 1642</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_MASK                    (0x01UL &lt;&lt; DMA_CSR_INTMAJOR_SHIFT)                  </span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3e62ac93fd0c7b4f8a78612dc83d67a4"> 1643</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_SHIFT                   1                                                   </span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga19f9948f07166ffacc6c4eca2aa16368"> 1644</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_INTMAJOR_SHIFT))&amp;DMA_CSR_INTMAJOR_MASK) </span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga65d795eca7173289b56fc862abbf6703"> 1645</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_MASK                     (0x01UL &lt;&lt; DMA_CSR_INTHALF_SHIFT)                   </span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga72ab8889d41c8ab88cea74dcb81d0f00"> 1646</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_SHIFT                    2                                                   </span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga9a8d521afcd31c2eec47dca10971eb76"> 1647</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_INTHALF_SHIFT))&amp;DMA_CSR_INTHALF_MASK) </span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5c490f9434d06e1bf11f5d5701dd546e"> 1648</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_MASK                        (0x01UL &lt;&lt; DMA_CSR_DREQ_SHIFT)                      </span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5932e5b14fcfbde57315d875dc3288fd"> 1649</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gad12e18848970d071c8cf82ff61030f90"> 1650</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ(x)                          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_DREQ_SHIFT))&amp;DMA_CSR_DREQ_MASK) </span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga58c5b388126424c012533eec1020e15d"> 1651</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_MASK                         (0x01UL &lt;&lt; DMA_CSR_ESG_SHIFT)                       </span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaac36360d5090fc436e557ad8859046c4"> 1652</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_SHIFT                        4                                                   </span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga7b00c35b778f76a80485ed53f4a0402f"> 1653</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG(x)                           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_ESG_SHIFT))&amp;DMA_CSR_ESG_MASK) </span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaeb6466fd98e1ae2a8f7a682124192b97"> 1654</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_MASK                  (0x01UL &lt;&lt; DMA_CSR_MAJORELINK_SHIFT)                </span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga661ffd80f2647e1b9494de637a8a89bf"> 1655</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_SHIFT                 5                                                   </span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6957a0a73cc2d6495b419dfc3a975b7a"> 1656</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_MAJORELINK_SHIFT))&amp;DMA_CSR_MAJORELINK_MASK) </span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1e57ad208a3340d3f00b4470e5d039ff"> 1657</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_MASK                      (0x01UL &lt;&lt; DMA_CSR_ACTIVE_SHIFT)                    </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga74b734e2edf221545bb66ade093a8875"> 1658</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_SHIFT                     6                                                   </span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga5eaa92544d743afc0bc68979a995c6bd"> 1659</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_ACTIVE_SHIFT))&amp;DMA_CSR_ACTIVE_MASK) </span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga63a7af3b93217908bd0f7e6aa569b0b5"> 1660</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_MASK                        (0x01UL &lt;&lt; DMA_CSR_DONE_SHIFT)                      </span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gacb03d2516c82508167b19a28d81055a3"> 1661</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1dfbd4e13ff51c4f5bf1851d43af6bb0"> 1662</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE(x)                          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_DONE_SHIFT))&amp;DMA_CSR_DONE_MASK) </span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga46d684508f50948c307efc8c3411345f"> 1663</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_MASK                 (0x0FUL &lt;&lt; DMA_CSR_MAJORLINKCH_SHIFT)               </span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gab34f787f2b2a3a927614699cfe50051d"> 1664</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_SHIFT                8                                                   </span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6215f32eef477970761eb917884b6fa7"> 1665</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_MAJORLINKCH_SHIFT))&amp;DMA_CSR_MAJORLINKCH_MASK) </span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1ff3a4e1294d6ea9b00b675241d79a60"> 1666</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_MASK                         (0x03UL &lt;&lt; DMA_CSR_BWC_SHIFT)                       </span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaf5c958b45ed9544b9877d50b330f2115"> 1667</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_SHIFT                        14                                                  </span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gabf096c1882a693d928756d1dbaba8ece"> 1668</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC(x)                           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_BWC_SHIFT))&amp;DMA_CSR_BWC_MASK) </span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- BITER_ELINKNO Bit Fields                 ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gae018437bb5b22efe7ef42c909c0ddc3e"> 1670</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_MASK             (0x7FFFUL &lt;&lt; DMA_BITER_ELINKNO_BITER_SHIFT)         </span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac759c623fdfd96b0bb47471802d9dba8"> 1671</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_SHIFT            0                                                   </span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga380cdfa3ebd8d6413ebefa25de22b4de"> 1672</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKNO_BITER_SHIFT))&amp;DMA_BITER_ELINKNO_BITER_MASK) </span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga3ae8b9da1a0c899d39608bc0b92ddd43"> 1673</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_MASK             (0x01UL &lt;&lt; DMA_BITER_ELINKNO_ELINK_SHIFT)           </span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gabd481ef160447f9125c779d6483649f0"> 1674</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_SHIFT            15                                                  </span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga1d189552eb2ef437cbed5bfc5658560d"> 1675</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKNO_ELINK_SHIFT))&amp;DMA_BITER_ELINKNO_ELINK_MASK) </span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- BITER_ELINKYES Bit Fields                ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6e5cea6df954df3bc7501c0074e7c52b"> 1677</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_MASK            (0x1FFUL &lt;&lt; DMA_BITER_ELINKYES_BITER_SHIFT)         </span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga6528aadc37f35d20d63354f8b755d11e"> 1678</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_SHIFT           0                                                   </span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga03d7581566df49ec66bd0f49c364ef6c"> 1679</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_BITER_SHIFT))&amp;DMA_BITER_ELINKYES_BITER_MASK) </span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gaae29d9573a40f548fb59ef26557d43df"> 1680</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_MASK           (0x0FUL &lt;&lt; DMA_BITER_ELINKYES_LINKCH_SHIFT)         </span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#gac10d4afb5b6f8caa42e7ef897b700cd6"> 1681</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_SHIFT          9                                                   </span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga90c0049ad1dc4dc1ea3f546e4cf6ccf8"> 1682</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_BITER_ELINKYES_LINKCH_MASK) </span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga778135a3df3e1f1696c74d53062dbe27"> 1683</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_MASK            (0x01UL &lt;&lt; DMA_BITER_ELINKYES_ELINK_SHIFT)          </span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga140716200d5f09b3f8819f8794444008"> 1684</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_SHIFT           15                                                  </span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___d_m_a0___register___masks___g_r_o_u_p.html#ga80d7b6ead1e9a1a3c5b285ce90e576be"> 1685</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_ELINK_SHIFT))&amp;DMA_BITER_ELINKYES_ELINK_MASK)  </span><span class="comment">/* End group DMA0_Register_Masks_GROUP </span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">/* DMA0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___d_m_a0___peripheral__access__layer___g_r_o_u_p.html#gac3e4c4102e27bfacdb141c3bdafdc120"> 1691</a></span>&#160;<span class="preprocessor">#define DMA0_BasePtr                   0x40008000UL </span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___d_m_a0___peripheral__access__layer___g_r_o_u_p.html#ga4103044f9ca209772f513dc694513ffb"> 1692</a></span>&#160;<span class="preprocessor">#define DMA0                           ((DMA_Type *) DMA0_BasePtr) </span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___d_m_a0___peripheral__access__layer___g_r_o_u_p.html#gaedf2236e437e72b8bad0580ca90beef7"> 1693</a></span>&#160;<span class="preprocessor">#define DMA0_BASE_PTR                  (DMA0) </span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group DMA0_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;</div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment">/* ================           DMAMUX0 (file:DMAMUX0_16CH_TRIG)       ================ */</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;</div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html"> 1715</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       DMAMUX0 Structure                                            */</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html#a4d74dd1835c7328c55000e3c43a6d24d"> 1716</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   CHCFG[16];                    </div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;} <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>;</div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160; <span class="comment">/* End group DMAMUX_structs_GROUP </span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">/* -----------     &#39;DMAMUX0&#39; Position &amp; Mask macros                     ----------- */</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">/* ------- CHCFG Bit Fields                         ------ */</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#ga35b279ba0b1c9e817901494cdac305c5"> 1733</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 (0x3FUL &lt;&lt; DMAMUX_CHCFG_SOURCE_SHIFT)               </span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#gac2b7553c4599d8e919750598dd03f8a3"> 1734</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0                                                   </span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#ga26ed125b670223f11ea326335729bb9b"> 1735</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK) </span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#gafd2b6158f86bedffb640e73c40cdd0f5"> 1736</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   (0x01UL &lt;&lt; DMAMUX_CHCFG_TRIG_SHIFT)                 </span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#ga714a6b142fde49d701e3f624bb2417e1"> 1737</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6                                                   </span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#ga7f31af225c1b0eca76b430ba76b5e516"> 1738</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_TRIG_SHIFT))&amp;DMAMUX_CHCFG_TRIG_MASK) </span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#ga311ccb0a9a00f29da44f8c41b33ba79f"> 1739</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   (0x01UL &lt;&lt; DMAMUX_CHCFG_ENBL_SHIFT)                 </span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#ga23d6f41370761b5c68e4d49f419aaee9"> 1740</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7                                                   </span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#gaa2db13a0c108bf15d36830b42495686c"> 1741</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_ENBL_SHIFT))&amp;DMAMUX_CHCFG_ENBL_MASK)  </span><span class="comment">/* End group DMAMUX_Register_Masks_GROUP </span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">/* DMAMUX0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral__access__layer___g_r_o_u_p.html#gadeb8e1897c83b7925993f90cd9d5b0e3"> 1747</a></span>&#160;<span class="preprocessor">#define DMAMUX0_BasePtr                0x40021000UL </span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral__access__layer___g_r_o_u_p.html#gab65f26d32cad2fbb14838d5c831203ec"> 1748</a></span>&#160;<span class="preprocessor">#define DMAMUX0                        ((DMAMUX_Type *) DMAMUX0_BasePtr) </span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral__access__layer___g_r_o_u_p.html#ga403b61d306820e4e1113c636300004a3"> 1749</a></span>&#160;<span class="preprocessor">#define DMAMUX0_BASE_PTR               (DMAMUX0) </span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group DMAMUX_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">/* ================           ETF (file:ETF_0)                     ================ */</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;</div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html"> 1771</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       ETF Structure                                                */</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#ae67737772f9b4aa4517b1203b5a629b7"> 1772</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_f___type.html#ae67737772f9b4aa4517b1203b5a629b7">FCR</a>;                          </div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a2d1a3f2a5f4e0cfb1d160e6cf08529a6"> 1773</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_f___type.html#a2d1a3f2a5f4e0cfb1d160e6cf08529a6">PCR</a>;                          </div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#aa8d0fc4a8737646f5747d8beff2b24e1"> 1774</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[953];              </div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a05dfb209e0d839e04d1ec2d9053a4546"> 1775</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_f___type.html#a05dfb209e0d839e04d1ec2d9053a4546">ITATBDATA0</a>;                   </div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a4c078f67ef37f93fae410c689ff732cd"> 1776</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_f___type.html#a4c078f67ef37f93fae410c689ff732cd">ITATBCTR2</a>;                    </div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a841ecc71a1fd5104c10130d903d7568b"> 1777</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_f___type.html#a841ecc71a1fd5104c10130d903d7568b">ITATBCTR1</a>;                    </div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a87174f8edacf979bdbca7da365f4c41a"> 1778</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_f___type.html#a87174f8edacf979bdbca7da365f4c41a">ITATBCTR0</a>;                    </div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a7564be809cdd38cdbe7c29b96449bae6"> 1779</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a7564be809cdd38cdbe7c29b96449bae6">RESERVED1</a>;                   </div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a545adcbe3bd3ef80950d9def6c379788"> 1780</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_f___type.html#a545adcbe3bd3ef80950d9def6c379788">ITCTRL</a>;                       </div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#ad271853ba0dd4c42ce4fe1e2b15e59bf"> 1781</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED2[39];               </div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a4f26917ef35ff9f358a711945f9dd0fc"> 1782</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_f___type.html#a4f26917ef35ff9f358a711945f9dd0fc">CLAIMSET</a>;                     </div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#ad2116c903a452a6f1cc4b3a02c59768e"> 1783</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_f___type.html#ad2116c903a452a6f1cc4b3a02c59768e">CLAIMCLR</a>;                     </div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#aa70dc2d2a37d716f1ba90f13e3bc6da7"> 1784</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED3[2];                </div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a75f73e40c190608f2e535fee8562cae0"> 1785</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a75f73e40c190608f2e535fee8562cae0">LAR</a>;                          </div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a7f67a54e4cea5d14b0fbc6e172fb9f70"> 1786</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a7f67a54e4cea5d14b0fbc6e172fb9f70">LSR</a>;                          </div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#ac249a5d4fbabc6ebe144b8e58508065d"> 1787</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#ac249a5d4fbabc6ebe144b8e58508065d">AUTHSTATUS</a>;                   </div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a2b4a842084617ce52ba9d9574ba156f1"> 1788</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED4[3];                </div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a2029076771765e8d620f679592917e82"> 1789</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a2029076771765e8d620f679592917e82">DEVID</a>;                        </div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#ae30a592a74285e08f268633095b87d74"> 1790</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#ae30a592a74285e08f268633095b87d74">DEVTYPE</a>;                      </div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a9b2cf050f9c5f6c4180e055f39a82e97"> 1791</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a9b2cf050f9c5f6c4180e055f39a82e97">PIDR4</a>;                        </div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a49210e69398ed2a390b69170cb1016d4"> 1792</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a49210e69398ed2a390b69170cb1016d4">PIDR5</a>;                        </div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#ae4b7bca6a55d5035355ac30fd4da2e5f"> 1793</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#ae4b7bca6a55d5035355ac30fd4da2e5f">PIDR6</a>;                        </div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#aad3028f515055d68cf14f1e73902de31"> 1794</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#aad3028f515055d68cf14f1e73902de31">PIDR7</a>;                        </div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a3dc100726a9a88d688a9e959ba58fecb"> 1795</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a3dc100726a9a88d688a9e959ba58fecb">PIDR0</a>;                        </div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a263c91a6cecf1f977ae3d6c57f8cc1d8"> 1796</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a263c91a6cecf1f977ae3d6c57f8cc1d8">PIDR1</a>;                        </div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a4f166fa14fced292d6915d18163db07d"> 1797</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a4f166fa14fced292d6915d18163db07d">PIDR2</a>;                        </div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a076f1e9570a0c599c09b5aba275eef9c"> 1798</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a076f1e9570a0c599c09b5aba275eef9c">PIDR3</a>;                        </div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a01cdb05364485d788cf1f322023413aa"> 1799</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a01cdb05364485d788cf1f322023413aa">CIDR0</a>;                        </div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a2dc291d11a411ff044c29e6025e3ee82"> 1800</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a2dc291d11a411ff044c29e6025e3ee82">CIDR1</a>;                        </div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#a6f8befad90dca1e9b48170861847a85d"> 1801</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#a6f8befad90dca1e9b48170861847a85d">CIDR2</a>;                        </div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="struct_e_t_f___type.html#aa980b6f8f4b56ecaed4383d5d382cefc"> 1802</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_f___type.html#aa980b6f8f4b56ecaed4383d5d382cefc">CIDR3</a>;                        </div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;} <a class="code" href="struct_e_t_f___type.html">ETF_Type</a>;</div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160; <span class="comment">/* End group ETF_structs_GROUP </span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">/* -----------     &#39;ETF&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">/* ------- FCR Bit Fields                           ------ */</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga4ce7504efae5ce069db3b017127832ee"> 1819</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS0_MASK                        (0x01UL &lt;&lt; ETF_FCR_EnS0_SHIFT)                      </span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gae6e4205c8e305d256078bc562339aa19"> 1820</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS0_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gae9a224448f5fccef03088894aa844c98"> 1821</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_FCR_EnS0_SHIFT))&amp;ETF_FCR_EnS0_MASK) </span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga59503fb92f4109106ebf51f3e8b486e5"> 1822</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS1_MASK                        (0x01UL &lt;&lt; ETF_FCR_EnS1_SHIFT)                      </span></div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gac7d8eb1f1ce4ba061057b43bb87112c7"> 1823</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS1_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga600037101dd3bbd7eb855367f2972b5e"> 1824</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_FCR_EnS1_SHIFT))&amp;ETF_FCR_EnS1_MASK) </span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gac5ba606759f984fccec6825ee381cc55"> 1825</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS2_MASK                        (0x01UL &lt;&lt; ETF_FCR_EnS2_SHIFT)                      </span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga3df3897a4265b04ea3c08eeaf187dda3"> 1826</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS2_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga2270c43c8ceededbe23995c62d833e8e"> 1827</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_FCR_EnS2_SHIFT))&amp;ETF_FCR_EnS2_MASK) </span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga7d1a528d8096ba8f433c464043c3d059"> 1828</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS3_MASK                        (0x01UL &lt;&lt; ETF_FCR_EnS3_SHIFT)                      </span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gab6b205ae8e0d049728389845e553c76e"> 1829</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS3_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga7d72c079b296a7b2535ae60c5778fc5d"> 1830</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_FCR_EnS3_SHIFT))&amp;ETF_FCR_EnS3_MASK) </span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga75c81d2b26f6b6447db1885367390aef"> 1831</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS4_MASK                        (0x01UL &lt;&lt; ETF_FCR_EnS4_SHIFT)                      </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga19ba81112364c5679eece3e69fcd7a3d"> 1832</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS4_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga493fdf13cd2f03b80e61e456ef6d30d7"> 1833</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_FCR_EnS4_SHIFT))&amp;ETF_FCR_EnS4_MASK) </span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga2bde8c01b8d60e287e2e507e026e8a24"> 1834</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS5_MASK                        (0x01UL &lt;&lt; ETF_FCR_EnS5_SHIFT)                      </span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga4d583f80450d7a020ddb573b6b194750"> 1835</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS5_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gac054d8ddf7af6ab97a95e72a1661066d"> 1836</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_FCR_EnS5_SHIFT))&amp;ETF_FCR_EnS5_MASK) </span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga9a4e1a716f4f160f6f8cb53e4bf5c6fc"> 1837</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS6_MASK                        (0x01UL &lt;&lt; ETF_FCR_EnS6_SHIFT)                      </span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga3d6b2eec0c6bf69f7de454145eebe5d3"> 1838</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS6_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaaf23b3d5f03f36c4b1e2d0a41906eefd"> 1839</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_FCR_EnS6_SHIFT))&amp;ETF_FCR_EnS6_MASK) </span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga4b04c9cde42b7573a4dafdd97f276a2a"> 1840</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS7_MASK                        (0x01UL &lt;&lt; ETF_FCR_EnS7_SHIFT)                      </span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga45c866ba7355d5f7af179db8b3b3696f"> 1841</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS7_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga7e21f152faf6ba966a8008e0a9eb3a34"> 1842</a></span>&#160;<span class="preprocessor">#define ETF_FCR_EnS7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_FCR_EnS7_SHIFT))&amp;ETF_FCR_EnS7_MASK) </span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga1ddaeb838682394c720964b511df147d"> 1843</a></span>&#160;<span class="preprocessor">#define ETF_FCR_HT_MASK                          (0x0FUL &lt;&lt; ETF_FCR_HT_SHIFT)                        </span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga9fdd6ef20910e86d094060a65a84a4b6"> 1844</a></span>&#160;<span class="preprocessor">#define ETF_FCR_HT_SHIFT                         8                                                   </span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga6fc1fb5ea8c998723a760d8d78b3ad70"> 1845</a></span>&#160;<span class="preprocessor">#define ETF_FCR_HT(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_FCR_HT_SHIFT))&amp;ETF_FCR_HT_MASK) </span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PCR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga5b8f3578af6591cc6a0076280b5773ac"> 1847</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort0_MASK                    (0x07UL &lt;&lt; ETF_PCR_PriPort0_SHIFT)                  </span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga293f2b2c37a38b7503146442c0776ba3"> 1848</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort0_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga810ac0ec25f11434b4266d15aa60f50a"> 1849</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PCR_PriPort0_SHIFT))&amp;ETF_PCR_PriPort0_MASK) </span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga5ca2e94d0bf816ad2d9f30185cd1df00"> 1850</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort1_MASK                    (0x07UL &lt;&lt; ETF_PCR_PriPort1_SHIFT)                  </span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga1647c40e7f32144111a67278e7e2d258"> 1851</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort1_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga8eb843d18079d38af303f7927598ba9c"> 1852</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PCR_PriPort1_SHIFT))&amp;ETF_PCR_PriPort1_MASK) </span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga6f776f7c429208868a72a82b9a1d8237"> 1853</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort2_MASK                    (0x07UL &lt;&lt; ETF_PCR_PriPort2_SHIFT)                  </span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gab62db1951565a33b4a128cacb59f7a92"> 1854</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort2_SHIFT                   6                                                   </span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga94dcab0ce4c3881258c6ac9fc645207a"> 1855</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PCR_PriPort2_SHIFT))&amp;ETF_PCR_PriPort2_MASK) </span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaab750da7e17e0a7b2ea7a5004c1dcf0c"> 1856</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort3_MASK                    (0x07UL &lt;&lt; ETF_PCR_PriPort3_SHIFT)                  </span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga83e6a189301873789b6e9970e80cbd47"> 1857</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort3_SHIFT                   9                                                   </span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga26828cb9e5f368164251e7fd789c51af"> 1858</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PCR_PriPort3_SHIFT))&amp;ETF_PCR_PriPort3_MASK) </span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gafec2114c6a8e6d5c2575eecc34c8eadb"> 1859</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort4_MASK                    (0x07UL &lt;&lt; ETF_PCR_PriPort4_SHIFT)                  </span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gab20b16c6decb2a773183cacbb469f1b1"> 1860</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort4_SHIFT                   12                                                  </span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga0888c805ba40de075beff910881dc2e3"> 1861</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PCR_PriPort4_SHIFT))&amp;ETF_PCR_PriPort4_MASK) </span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga54e938361fceeac8950a830c996b09f6"> 1862</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort5_MASK                    (0x07UL &lt;&lt; ETF_PCR_PriPort5_SHIFT)                  </span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gad719474fccb7925c7f522fb3c17a9708"> 1863</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort5_SHIFT                   15                                                  </span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga2c84e3bdab874ab33d3ffb8917a6b5bf"> 1864</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PCR_PriPort5_SHIFT))&amp;ETF_PCR_PriPort5_MASK) </span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga3314be761c887118d643947902d7ceed"> 1865</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort6_MASK                    (0x07UL &lt;&lt; ETF_PCR_PriPort6_SHIFT)                  </span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaf7c284453787d3ae1f2be2f8b978bc5c"> 1866</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort6_SHIFT                   18                                                  </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga081680a46283e563ab0a9c5ab8c4c3c5"> 1867</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort6(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PCR_PriPort6_SHIFT))&amp;ETF_PCR_PriPort6_MASK) </span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga13a1e23a32d72ed2b7c30a18c2bc6db0"> 1868</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort7_MASK                    (0x07UL &lt;&lt; ETF_PCR_PriPort7_SHIFT)                  </span></div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga693c175b19d87fe89da9ed763a66a208"> 1869</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort7_SHIFT                   21                                                  </span></div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga80fa01de89b74876b03a60f46bebcc1d"> 1870</a></span>&#160;<span class="preprocessor">#define ETF_PCR_PriPort7(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PCR_PriPort7_SHIFT))&amp;ETF_PCR_PriPort7_MASK) </span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ITATBDATA0 Bit Fields                    ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga0e4d98c3539fcd52e1a5a753c18d9f42"> 1872</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA0_MASK              (0x01UL &lt;&lt; ETF_ITATBDATA0_ATDATA0_SHIFT)            </span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaf655c838f9152d243efa438d9d426988"> 1873</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA0_SHIFT             0                                                   </span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaabe87235381f7419c3690925d6b343fc"> 1874</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_ITATBDATA0_ATDATA0_SHIFT))&amp;ETF_ITATBDATA0_ATDATA0_MASK) </span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga688ddb9d46fa27e97df03e5b17b49374"> 1875</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA7_MASK              (0x01UL &lt;&lt; ETF_ITATBDATA0_ATDATA7_SHIFT)            </span></div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga449144d29b6e4fd5087c58a19ee2e72c"> 1876</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA7_SHIFT             1                                                   </span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga857a3497d33d4299d7e6e5c94c4e6fc0"> 1877</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA7(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_ITATBDATA0_ATDATA7_SHIFT))&amp;ETF_ITATBDATA0_ATDATA7_MASK) </span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga7caf7f80214a3b48621adcd3afb1b02b"> 1878</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA15_MASK             (0x01UL &lt;&lt; ETF_ITATBDATA0_ATDATA15_SHIFT)           </span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaf88c34fde4c66dec54e59edee24d6eb9"> 1879</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA15_SHIFT            2                                                   </span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga801dfba3dc569f838192852ff70579c5"> 1880</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA15(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_ITATBDATA0_ATDATA15_SHIFT))&amp;ETF_ITATBDATA0_ATDATA15_MASK) </span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gad5f4f3e700d1cb69096ebfcfcf03dac5"> 1881</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA23_MASK             (0x01UL &lt;&lt; ETF_ITATBDATA0_ATDATA23_SHIFT)           </span></div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga1afb90d96a1f34973c637ef8ff2c90b1"> 1882</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA23_SHIFT            3                                                   </span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga4179e6a113fb5ffdaf5c10b389fa610b"> 1883</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA23(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_ITATBDATA0_ATDATA23_SHIFT))&amp;ETF_ITATBDATA0_ATDATA23_MASK) </span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaef21af4da51e5182b7b6a0df278a1ae2"> 1884</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA31_MASK             (0x01UL &lt;&lt; ETF_ITATBDATA0_ATDATA31_SHIFT)           </span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gac217ed4cc96ea6ac42a8ffdd42f247ef"> 1885</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA31_SHIFT            4                                                   </span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaa75bfcaa10fff43a7a9989e924f1b52a"> 1886</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_ATDATA31(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_ITATBDATA0_ATDATA31_SHIFT))&amp;ETF_ITATBDATA0_ATDATA31_MASK) </span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ITATBCTR2 Bit Fields                     ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gac1b80497ea610cd63292cb87fd307d05"> 1888</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR2_ATREADY_MASK               (0x01UL &lt;&lt; ETF_ITATBCTR2_ATREADY_SHIFT)             </span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaab5de0d74ff8e7cad91df7a83ef9c790"> 1889</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR2_ATREADY_SHIFT              0                                                   </span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gac6a621af989ea87698d5b29e391deb4e"> 1890</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR2_ATREADY(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_ITATBCTR2_ATREADY_SHIFT))&amp;ETF_ITATBCTR2_ATREADY_MASK) </span></div>
<div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gafe317f9dbf83d60bca9441b5075ad797"> 1891</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR2_AFVALID_MASK               (0x01UL &lt;&lt; ETF_ITATBCTR2_AFVALID_SHIFT)             </span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga73165a1433219a00770320c3eaba6fd1"> 1892</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR2_AFVALID_SHIFT              1                                                   </span></div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga60e413b6c65ecdefd0518ad18b01ca42"> 1893</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR2_AFVALID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_ITATBCTR2_AFVALID_SHIFT))&amp;ETF_ITATBCTR2_AFVALID_MASK) </span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ITATBCTR1 Bit Fields                     ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga0ed66b4f27c7f8b9bf03ee64dc05462c"> 1895</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR1_ATID_MASK                  (0x7FUL &lt;&lt; ETF_ITATBCTR1_ATID_SHIFT)                </span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga7640c0ced0b2ef103b3c6e4ec07f86b9"> 1896</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR1_ATID_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga13242c2529d3a19f716c0eb555cd007b"> 1897</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR1_ATID(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_ITATBCTR1_ATID_SHIFT))&amp;ETF_ITATBCTR1_ATID_MASK) </span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ITATBCTR0 Bit Fields                     ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaca7ad3ff1f696eea25a147a74941c7f6"> 1899</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0_ATVALID_MASK               (0x01UL &lt;&lt; ETF_ITATBCTR0_ATVALID_SHIFT)             </span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga97e69aa116c6db24bd3bdf96ea15a893"> 1900</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0_ATVALID_SHIFT              0                                                   </span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga593702a88e38fd51a009831c2930a688"> 1901</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0_ATVALID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_ITATBCTR0_ATVALID_SHIFT))&amp;ETF_ITATBCTR0_ATVALID_MASK) </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga3acf0140761ba18e7417ad4b68fd4b07"> 1902</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0_AFREADY_MASK               (0x01UL &lt;&lt; ETF_ITATBCTR0_AFREADY_SHIFT)             </span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gae3adc374abd3cc484e624fc8a09227e3"> 1903</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0_AFREADY_SHIFT              1                                                   </span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga2763b6be5351fa52ad80e77909e7601f"> 1904</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0_AFREADY(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_ITATBCTR0_AFREADY_SHIFT))&amp;ETF_ITATBCTR0_AFREADY_MASK) </span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gabf5fe9a4b5916cbea6fb007914b18837"> 1905</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0_ATBYTES_MASK               (0x03UL &lt;&lt; ETF_ITATBCTR0_ATBYTES_SHIFT)             </span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaab259b947cae1f05e11797285b8d24ce"> 1906</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0_ATBYTES_SHIFT              8                                                   </span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga032365c12c7d7d9eb75f260874020b9a"> 1907</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0_ATBYTES(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_ITATBCTR0_ATBYTES_SHIFT))&amp;ETF_ITATBCTR0_ATBYTES_MASK) </span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ITCTRL Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga5faae87d78a25a359df0e93cc996c94f"> 1909</a></span>&#160;<span class="preprocessor">#define ETF_ITCTRL_IntegrationMode_MASK          (0x01UL &lt;&lt; ETF_ITCTRL_IntegrationMode_SHIFT)        </span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga111f9a1bb726ad48df3b50b03392bd8c"> 1910</a></span>&#160;<span class="preprocessor">#define ETF_ITCTRL_IntegrationMode_SHIFT         0                                                   </span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gacf9723a6825061ea2aa5ab1873a1594d"> 1911</a></span>&#160;<span class="preprocessor">#define ETF_ITCTRL_IntegrationMode(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_ITCTRL_IntegrationMode_SHIFT))&amp;ETF_ITCTRL_IntegrationMode_MASK) </span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLAIMSET Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga10a6c69e93849cb1b4f4556066409f74"> 1913</a></span>&#160;<span class="preprocessor">#define ETF_CLAIMSET_CLAIMSET_MASK               (0x0FUL &lt;&lt; ETF_CLAIMSET_CLAIMSET_SHIFT)             </span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga463e5a7dc397780dadb24b10003bb40e"> 1914</a></span>&#160;<span class="preprocessor">#define ETF_CLAIMSET_CLAIMSET_SHIFT              0                                                   </span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga75e6cf326187412498b8c595a3690f97"> 1915</a></span>&#160;<span class="preprocessor">#define ETF_CLAIMSET_CLAIMSET(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_CLAIMSET_CLAIMSET_SHIFT))&amp;ETF_CLAIMSET_CLAIMSET_MASK) </span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLAIMCLR Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaf157966225720f9157db9401da450dff"> 1917</a></span>&#160;<span class="preprocessor">#define ETF_CLAIMCLR_CLAIMCLR_MASK               (0x0FUL &lt;&lt; ETF_CLAIMCLR_CLAIMCLR_SHIFT)             </span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga77d20f3d17e3613efba032778d766b08"> 1918</a></span>&#160;<span class="preprocessor">#define ETF_CLAIMCLR_CLAIMCLR_SHIFT              0                                                   </span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga577bc761a9b04d46abfe009768cf5006"> 1919</a></span>&#160;<span class="preprocessor">#define ETF_CLAIMCLR_CLAIMCLR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_CLAIMCLR_CLAIMCLR_SHIFT))&amp;ETF_CLAIMCLR_CLAIMCLR_MASK) </span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- LAR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gab2c0da5c5ce18c810b5f5f91184ff2a6"> 1921</a></span>&#160;<span class="preprocessor">#define ETF_LAR_WriteAccessCode_MASK             (0xFFFFFFFFUL &lt;&lt; ETF_LAR_WriteAccessCode_SHIFT)     </span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga033d42f4772c60c90a9043a115baacf5"> 1922</a></span>&#160;<span class="preprocessor">#define ETF_LAR_WriteAccessCode_SHIFT            0                                                   </span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga86d7cc50bd6400646339a49962a875e6"> 1923</a></span>&#160;<span class="preprocessor">#define ETF_LAR_WriteAccessCode(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_LAR_WriteAccessCode_SHIFT))&amp;ETF_LAR_WriteAccessCode_MASK) </span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- LSR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gae9321f4976dbad9e79a8867a77cf6f8b"> 1925</a></span>&#160;<span class="preprocessor">#define ETF_LSR_IMP_MASK                         (0x01UL &lt;&lt; ETF_LSR_IMP_SHIFT)                       </span></div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga64ba96dd03ed7a29de6ede27aaece2da"> 1926</a></span>&#160;<span class="preprocessor">#define ETF_LSR_IMP_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaa2a65092917805c9029193e8cb037bd4"> 1927</a></span>&#160;<span class="preprocessor">#define ETF_LSR_IMP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_LSR_IMP_SHIFT))&amp;ETF_LSR_IMP_MASK) </span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gae23c025f4fde80d6cad425fe6638aa49"> 1928</a></span>&#160;<span class="preprocessor">#define ETF_LSR_STATUS_MASK                      (0x01UL &lt;&lt; ETF_LSR_STATUS_SHIFT)                    </span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga021b72eccf4894e4087103794dfd08b0"> 1929</a></span>&#160;<span class="preprocessor">#define ETF_LSR_STATUS_SHIFT                     1                                                   </span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga70a2df214cd5b508382a4a7b8a7df795"> 1930</a></span>&#160;<span class="preprocessor">#define ETF_LSR_STATUS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_LSR_STATUS_SHIFT))&amp;ETF_LSR_STATUS_MASK) </span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga9e4b99911fb5266b99709f6cea1c1a0e"> 1931</a></span>&#160;<span class="preprocessor">#define ETF_LSR_s8BIT_MASK                       (0x01UL &lt;&lt; ETF_LSR_s8BIT_SHIFT)                     </span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga1eb714692a707d1c74f824e297ab6715"> 1932</a></span>&#160;<span class="preprocessor">#define ETF_LSR_s8BIT_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gad8dba9ed477582ca4d15d7fbb4abbe00"> 1933</a></span>&#160;<span class="preprocessor">#define ETF_LSR_s8BIT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_LSR_s8BIT_SHIFT))&amp;ETF_LSR_s8BIT_MASK) </span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- AUTHSTATUS Bit Fields                    ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga66fa8c2529222e91f4b0cbef01d9c307"> 1935</a></span>&#160;<span class="preprocessor">#define ETF_AUTHSTATUS_AuthenticationStatus_MASK (0xFFUL &lt;&lt; ETF_AUTHSTATUS_AuthenticationStatus_SHIFT) </span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga01ee45203503ea8eba66b03c792a9969"> 1936</a></span>&#160;<span class="preprocessor">#define ETF_AUTHSTATUS_AuthenticationStatus_SHIFT 0                                                  </span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga9a850cedb10a309946dcaf7c7fdca6d3"> 1937</a></span>&#160;<span class="preprocessor">#define ETF_AUTHSTATUS_AuthenticationStatus(x)   (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_AUTHSTATUS_AuthenticationStatus_SHIFT))&amp;ETF_AUTHSTATUS_AuthenticationStatus_MASK) </span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DEVID Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gab6340771eaf0bf03fced24ed0e3458eb"> 1939</a></span>&#160;<span class="preprocessor">#define ETF_DEVID_PORTCOUNT_MASK                 (0x0FUL &lt;&lt; ETF_DEVID_PORTCOUNT_SHIFT)               </span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gafdfe7deda5b2729d0a4e60e6283a4434"> 1940</a></span>&#160;<span class="preprocessor">#define ETF_DEVID_PORTCOUNT_SHIFT                0                                                   </span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga7ff4e656e2d980b21cd0f771835a9dff"> 1941</a></span>&#160;<span class="preprocessor">#define ETF_DEVID_PORTCOUNT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_DEVID_PORTCOUNT_SHIFT))&amp;ETF_DEVID_PORTCOUNT_MASK) </span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga7bab02fc98cd6e0e82db73dede753e9a"> 1942</a></span>&#160;<span class="preprocessor">#define ETF_DEVID_PriorityScheme_MASK            (0x0FUL &lt;&lt; ETF_DEVID_PriorityScheme_SHIFT)          </span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaad0f09b6cf95f6ae3b7fd55d51e57386"> 1943</a></span>&#160;<span class="preprocessor">#define ETF_DEVID_PriorityScheme_SHIFT           4                                                   </span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gabb42c0645a3f3c662feaa0352fa5a7cd"> 1944</a></span>&#160;<span class="preprocessor">#define ETF_DEVID_PriorityScheme(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_DEVID_PriorityScheme_SHIFT))&amp;ETF_DEVID_PriorityScheme_MASK) </span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DEVTYPE Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gae168d034468b53f1fec8caa3aa56a48d"> 1946</a></span>&#160;<span class="preprocessor">#define ETF_DEVTYPE_MajorType_MASK               (0x0FUL &lt;&lt; ETF_DEVTYPE_MajorType_SHIFT)             </span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga81196dd494cbc35a34396f087f59b393"> 1947</a></span>&#160;<span class="preprocessor">#define ETF_DEVTYPE_MajorType_SHIFT              0                                                   </span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga1f9a49c07ce5736fcb0e1627cec5fb08"> 1948</a></span>&#160;<span class="preprocessor">#define ETF_DEVTYPE_MajorType(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_DEVTYPE_MajorType_SHIFT))&amp;ETF_DEVTYPE_MajorType_MASK) </span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaa34ef62e1ce62c3a4835afe8cc0beb2d"> 1949</a></span>&#160;<span class="preprocessor">#define ETF_DEVTYPE_SubType_MASK                 (0x0FUL &lt;&lt; ETF_DEVTYPE_SubType_SHIFT)               </span></div>
<div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga9176c176ea312d3f6c8e900a52655d95"> 1950</a></span>&#160;<span class="preprocessor">#define ETF_DEVTYPE_SubType_SHIFT                4                                                   </span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga9ddd5870a58a8cf9c064ee70155ac304"> 1951</a></span>&#160;<span class="preprocessor">#define ETF_DEVTYPE_SubType(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_DEVTYPE_SubType_SHIFT))&amp;ETF_DEVTYPE_SubType_MASK) </span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PIDR4 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gae5e1b60d215b93bd7d1db1f11abed12b"> 1953</a></span>&#160;<span class="preprocessor">#define ETF_PIDR4_JEP106_MASK                    (0x0FUL &lt;&lt; ETF_PIDR4_JEP106_SHIFT)                  </span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga05d02ff10a796d4107330f2b8879de11"> 1954</a></span>&#160;<span class="preprocessor">#define ETF_PIDR4_JEP106_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga03d85499211c058a82b3a8bcd312cc72"> 1955</a></span>&#160;<span class="preprocessor">#define ETF_PIDR4_JEP106(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PIDR4_JEP106_SHIFT))&amp;ETF_PIDR4_JEP106_MASK) </span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga870c06b0abb717244bc22da32e2e04cf"> 1956</a></span>&#160;<span class="preprocessor">#define ETF_PIDR4_c4KB_MASK                      (0x0FUL &lt;&lt; ETF_PIDR4_c4KB_SHIFT)                    </span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gada017e48cf2ebb8cd2f8df5ab38534c6"> 1957</a></span>&#160;<span class="preprocessor">#define ETF_PIDR4_c4KB_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gadea79ba26817855083b0d18a64d38380"> 1958</a></span>&#160;<span class="preprocessor">#define ETF_PIDR4_c4KB(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PIDR4_c4KB_SHIFT))&amp;ETF_PIDR4_c4KB_MASK) </span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PIDR5 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">/* ------- PIDR6 Bit Fields                         ------ */</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">/* ------- PIDR7 Bit Fields                         ------ */</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">/* ------- PIDR0 Bit Fields                         ------ */</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga9c5f97eef235dfbd48fbfd38c51511f6"> 1963</a></span>&#160;<span class="preprocessor">#define ETF_PIDR0_PartNumber_MASK                (0xFFUL &lt;&lt; ETF_PIDR0_PartNumber_SHIFT)              </span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga853c3a76c8745502ddd2f96e2b2e1134"> 1964</a></span>&#160;<span class="preprocessor">#define ETF_PIDR0_PartNumber_SHIFT               0                                                   </span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga3514499615dfda4fb10c011c5d61ce80"> 1965</a></span>&#160;<span class="preprocessor">#define ETF_PIDR0_PartNumber(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PIDR0_PartNumber_SHIFT))&amp;ETF_PIDR0_PartNumber_MASK) </span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PIDR1 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gabfd337ffbb929e3a42dabbae6528b9ea"> 1967</a></span>&#160;<span class="preprocessor">#define ETF_PIDR1_PartNumber_MASK                (0x0FUL &lt;&lt; ETF_PIDR1_PartNumber_SHIFT)              </span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga78dfecba2e7d9bb4b27e691ad0ab01c4"> 1968</a></span>&#160;<span class="preprocessor">#define ETF_PIDR1_PartNumber_SHIFT               0                                                   </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga981f918e8f3767aaaac7f52a0d4d3972"> 1969</a></span>&#160;<span class="preprocessor">#define ETF_PIDR1_PartNumber(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PIDR1_PartNumber_SHIFT))&amp;ETF_PIDR1_PartNumber_MASK) </span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga73c137b51894d7521228a9af73950885"> 1970</a></span>&#160;<span class="preprocessor">#define ETF_PIDR1_JEP106_identity_code_MASK      (0x0FUL &lt;&lt; ETF_PIDR1_JEP106_identity_code_SHIFT)    </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga69c8a3e732a50e519fd77d6b37ad6b58"> 1971</a></span>&#160;<span class="preprocessor">#define ETF_PIDR1_JEP106_identity_code_SHIFT     4                                                   </span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga52fefc2b589a2038e29c3bcc15bff28f"> 1972</a></span>&#160;<span class="preprocessor">#define ETF_PIDR1_JEP106_identity_code(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PIDR1_JEP106_identity_code_SHIFT))&amp;ETF_PIDR1_JEP106_identity_code_MASK) </span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PIDR2 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga1d184e5a7d1b006de41c8afc425e03f3"> 1974</a></span>&#160;<span class="preprocessor">#define ETF_PIDR2_JEP106_identity_code_MASK      (0x07UL &lt;&lt; ETF_PIDR2_JEP106_identity_code_SHIFT)    </span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaf671d663bceff569989c823221419083"> 1975</a></span>&#160;<span class="preprocessor">#define ETF_PIDR2_JEP106_identity_code_SHIFT     0                                                   </span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gab38bbe8ba9905bba4d43d69044f54677"> 1976</a></span>&#160;<span class="preprocessor">#define ETF_PIDR2_JEP106_identity_code(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PIDR2_JEP106_identity_code_SHIFT))&amp;ETF_PIDR2_JEP106_identity_code_MASK) </span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaec2184931e51f5d232f24dd03a5cbfb0"> 1977</a></span>&#160;<span class="preprocessor">#define ETF_PIDR2_Revision_MASK                  (0x0FUL &lt;&lt; ETF_PIDR2_Revision_SHIFT)                </span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga2a5d5d6e6d1c5ff0ff75547f66a28a38"> 1978</a></span>&#160;<span class="preprocessor">#define ETF_PIDR2_Revision_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga64d339fb5cf531809cefd514d51b9e52"> 1979</a></span>&#160;<span class="preprocessor">#define ETF_PIDR2_Revision(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PIDR2_Revision_SHIFT))&amp;ETF_PIDR2_Revision_MASK) </span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PIDR3 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga79d9b6708c911d83b0e0df59c5e0a149"> 1981</a></span>&#160;<span class="preprocessor">#define ETF_PIDR3_CustomerModified_MASK          (0x0FUL &lt;&lt; ETF_PIDR3_CustomerModified_SHIFT)        </span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga97754418348fd07b39400e8263860018"> 1982</a></span>&#160;<span class="preprocessor">#define ETF_PIDR3_CustomerModified_SHIFT         0                                                   </span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaf16b6e3f847b1129829adc8a368dc983"> 1983</a></span>&#160;<span class="preprocessor">#define ETF_PIDR3_CustomerModified(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PIDR3_CustomerModified_SHIFT))&amp;ETF_PIDR3_CustomerModified_MASK) </span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaa9830a9b0d48e3b470f7c9c1cc9a0c8d"> 1984</a></span>&#160;<span class="preprocessor">#define ETF_PIDR3_RevAnd_MASK                    (0x0FUL &lt;&lt; ETF_PIDR3_RevAnd_SHIFT)                  </span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga5bfb713d7e354181173e991718c800f8"> 1985</a></span>&#160;<span class="preprocessor">#define ETF_PIDR3_RevAnd_SHIFT                   4                                                   </span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga64c3478f75f47ad4cf911bede56d0d16"> 1986</a></span>&#160;<span class="preprocessor">#define ETF_PIDR3_RevAnd(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_PIDR3_RevAnd_SHIFT))&amp;ETF_PIDR3_RevAnd_MASK) </span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CIDR0 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga73042ef7c8dabe7bd65401b400e368ef"> 1988</a></span>&#160;<span class="preprocessor">#define ETF_CIDR0_Preamble_MASK                  (0xFFUL &lt;&lt; ETF_CIDR0_Preamble_SHIFT)                </span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gaa4027f5ab5243c81461ce78e28474114"> 1989</a></span>&#160;<span class="preprocessor">#define ETF_CIDR0_Preamble_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga6df0b72ca9c2c3bd9126d554f6fcfa29"> 1990</a></span>&#160;<span class="preprocessor">#define ETF_CIDR0_Preamble(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_CIDR0_Preamble_SHIFT))&amp;ETF_CIDR0_Preamble_MASK) </span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CIDR1 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga6f03a9a7bb8da69641389df1556d7e93"> 1992</a></span>&#160;<span class="preprocessor">#define ETF_CIDR1_Preamble_MASK                  (0x0FUL &lt;&lt; ETF_CIDR1_Preamble_SHIFT)                </span></div>
<div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gabaec022dacb012b75dce4ceec5ee22c1"> 1993</a></span>&#160;<span class="preprocessor">#define ETF_CIDR1_Preamble_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga4bb41270fc710748ff37be865cd14281"> 1994</a></span>&#160;<span class="preprocessor">#define ETF_CIDR1_Preamble(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_CIDR1_Preamble_SHIFT))&amp;ETF_CIDR1_Preamble_MASK) </span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gafae272279877c5c617164320a3944ea6"> 1995</a></span>&#160;<span class="preprocessor">#define ETF_CIDR1_ComponentClass_MASK            (0x0FUL &lt;&lt; ETF_CIDR1_ComponentClass_SHIFT)          </span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga8548445dab80df7e9c52abc7c9502140"> 1996</a></span>&#160;<span class="preprocessor">#define ETF_CIDR1_ComponentClass_SHIFT           4                                                   </span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga8a546d3f9db4733d89a7ab8c24d1563c"> 1997</a></span>&#160;<span class="preprocessor">#define ETF_CIDR1_ComponentClass(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_CIDR1_ComponentClass_SHIFT))&amp;ETF_CIDR1_ComponentClass_MASK) </span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CIDR2 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gad86cd7c536947ee2119b63fea9a32a72"> 1999</a></span>&#160;<span class="preprocessor">#define ETF_CIDR2_Preamble_MASK                  (0xFFUL &lt;&lt; ETF_CIDR2_Preamble_SHIFT)                </span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gac95433e984b4b69707badc490db2b37d"> 2000</a></span>&#160;<span class="preprocessor">#define ETF_CIDR2_Preamble_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga547be870722a401adb279d1d20bb70e5"> 2001</a></span>&#160;<span class="preprocessor">#define ETF_CIDR2_Preamble(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_CIDR2_Preamble_SHIFT))&amp;ETF_CIDR2_Preamble_MASK) </span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CIDR3 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga7ee2b377970143e7f098ba863ca6b54d"> 2003</a></span>&#160;<span class="preprocessor">#define ETF_CIDR3_Preamble_MASK                  (0xFFUL &lt;&lt; ETF_CIDR3_Preamble_SHIFT)                </span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#gac451c428a3173a12c365226bc5f9682e"> 2004</a></span>&#160;<span class="preprocessor">#define ETF_CIDR3_Preamble_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___e_t_f___register___masks___g_r_o_u_p.html#ga15086f41b1ef162f11480aa7151c892b"> 2005</a></span>&#160;<span class="preprocessor">#define ETF_CIDR3_Preamble(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETF_CIDR3_Preamble_SHIFT))&amp;ETF_CIDR3_Preamble_MASK)  </span><span class="comment">/* End group ETF_Register_Masks_GROUP </span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">/* ETF - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___e_t_f___peripheral__access__layer___g_r_o_u_p.html#gaad062c6d50af48fbfc0df0582851ab53"> 2011</a></span>&#160;<span class="preprocessor">#define ETF_BasePtr                    0xE0043000UL </span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___e_t_f___peripheral__access__layer___g_r_o_u_p.html#ga0910ec2de33e783dce67cd2cf4cb4f34"> 2012</a></span>&#160;<span class="preprocessor">#define ETF                            ((ETF_Type *) ETF_BasePtr) </span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___e_t_f___peripheral__access__layer___g_r_o_u_p.html#ga46da3f879a5311a0651d7908021daa5e"> 2013</a></span>&#160;<span class="preprocessor">#define ETF_BASE_PTR                   (ETF) </span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group ETF_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;</div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment">/* ================           ETM (file:ETM_0)                     ================ */</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html"> 2035</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       ETM Structure                                                */</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a64de567a251b7baf720d3a68c8f1e533"> 2036</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#a64de567a251b7baf720d3a68c8f1e533">CR</a>;                           </div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a8e350ef75fda7eba6f393b3269c65568"> 2037</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a8e350ef75fda7eba6f393b3269c65568">CCR</a>;                          </div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a68e108671e335d34530e65157ba924c5"> 2038</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#a68e108671e335d34530e65157ba924c5">TRIGGER</a>;                      </div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a7c7f5b578174d176c27cf8fa9676b1b1"> 2039</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a7c7f5b578174d176c27cf8fa9676b1b1">RESERVED0</a>;                   </div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a873d2d251fd417858f90970578707df4"> 2040</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#a873d2d251fd417858f90970578707df4">SR</a>;                           </div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a91da4b36713036fffcda839819b6cea6"> 2041</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a91da4b36713036fffcda839819b6cea6">SCR</a>;                          </div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a397440a2920d96fcd9ba1c002d22b99d"> 2042</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED1[2];                </div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a25142a5a85d76207a548c75eacf1c3d6"> 2043</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#a25142a5a85d76207a548c75eacf1c3d6">EEVR</a>;                         </div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a79cea71cc185d214cf54fd6b1fec1797"> 2044</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#a79cea71cc185d214cf54fd6b1fec1797">TECR1</a>;                        </div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#ae11aeeaf3100e7239be6e95b7a1d787b"> 2045</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#ae11aeeaf3100e7239be6e95b7a1d787b">FFLR</a>;                         </div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a0631aa6cadb9719b2e8a0ab925de30f0"> 2046</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED2[69];               </div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#aeb0ccd012e48790b6ddd0b181bfb4e0e"> 2047</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#aeb0ccd012e48790b6ddd0b181bfb4e0e">CNTRLDVR1</a>;                    </div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#aac0b44d2b141b839fce528090c8e45c3"> 2048</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED3[39];               </div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a06fe9caa7ea14837a0d20dae3c988c5a"> 2049</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a06fe9caa7ea14837a0d20dae3c988c5a">SYNCFR</a>;                       </div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a5289f9d3c08e4bc4078e40601ce660f9"> 2050</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a5289f9d3c08e4bc4078e40601ce660f9">IDR</a>;                          </div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a5e05137db7f1ac24218ec9f6492eedb6"> 2051</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a5e05137db7f1ac24218ec9f6492eedb6">CCER</a>;                         </div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#adf89e940fb666c1c75f34d2856d7e662"> 2052</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#adf89e940fb666c1c75f34d2856d7e662">RESERVED4</a>;                   </div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#af8db3e936199bb3ff8a611c2bd9b5672"> 2053</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#af8db3e936199bb3ff8a611c2bd9b5672">TESSEICR</a>;                     </div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#ab105386777a0cc6cd2fc4039ef6b921c"> 2054</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#ab105386777a0cc6cd2fc4039ef6b921c">RESERVED5</a>;                   </div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#af50cd3b65252cc7c42bd613ccc11b986"> 2055</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#af50cd3b65252cc7c42bd613ccc11b986">TSEVR</a>;                        </div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a4d90f3f1ed8961697f94b8c89c40a078"> 2056</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a4d90f3f1ed8961697f94b8c89c40a078">RESERVED6</a>;                   </div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a6d76cbcb7015ea086111be4368cb7d85"> 2057</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#a6d76cbcb7015ea086111be4368cb7d85">TRACEIDR</a>;                     </div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a60896632669ed8e94f87ab09d5e4163a"> 2058</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a60896632669ed8e94f87ab09d5e4163a">RESERVED7</a>;                   </div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a792e89c944088309a0ab2ae72b840899"> 2059</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a792e89c944088309a0ab2ae72b840899">IDR2</a>;                         </div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a770ef1f416ec6e3328fefcc4f3880a6b"> 2060</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED8[66];               </div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a072dc6f692de3b06b803f52b2ea5ecb7"> 2061</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a072dc6f692de3b06b803f52b2ea5ecb7">PDSR</a>;                         </div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a5474d3e3c0db9678a7f71d684bd452fa"> 2062</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED9[754];              </div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a0677501e15310384c64be40a4d0333d4"> 2063</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a0677501e15310384c64be40a4d0333d4">_ITMISCIN</a>;                    </div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a89fe82dc0e516c3202025fbe9af957b0"> 2064</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a89fe82dc0e516c3202025fbe9af957b0">RESERVED10</a>;                  </div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a08fa0bdf5d99c77a98f124b4de507c96"> 2065</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a08fa0bdf5d99c77a98f124b4de507c96">_ITTRIGOUT</a>;                   </div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a0f706964d47d5bf68a54625cb924a5a6"> 2066</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a0f706964d47d5bf68a54625cb924a5a6">RESERVED11</a>;                  </div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a99cb0be79edc9824318735de56581ffc"> 2067</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a99cb0be79edc9824318735de56581ffc">_ITATBCTR2</a>;                   </div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#aacf568d7752971013664183f2dbac755"> 2068</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#aacf568d7752971013664183f2dbac755">RESERVED12</a>;                  </div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a0a96bc8af8fc7ec9e5ead573be30e91d"> 2069</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a0a96bc8af8fc7ec9e5ead573be30e91d">_ITATBCTR0</a>;                   </div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a9cff0ad39f0d1bdbee5b668dd1fe7325"> 2070</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a9cff0ad39f0d1bdbee5b668dd1fe7325">RESERVED13</a>;                  </div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a9e514b93043e03a94973555428852509"> 2071</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#a9e514b93043e03a94973555428852509">ITCTRL</a>;                       </div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a4fac81715c0b9d5cc94b64e107dcce1e"> 2072</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED14[39];              </div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#aac1e85db61183a422e34817ad61dad52"> 2073</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#aac1e85db61183a422e34817ad61dad52">CLAIMSET</a>;                     </div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#ad77d428e2b6d0688cbef9ee15b02224a"> 2074</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#ad77d428e2b6d0688cbef9ee15b02224a">CLAIMCLR</a>;                     </div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a534821734046c1bd44d7b73806f0426c"> 2075</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED15[2];               </div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a9a5709cd57c0231d701f6c7aa190ebde"> 2076</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_e_t_m___type.html#a9a5709cd57c0231d701f6c7aa190ebde">LAR</a>;                          </div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a72ef1fa4c505165b8d84f4124153aacd"> 2077</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a72ef1fa4c505165b8d84f4124153aacd">LSR</a>;                          </div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#af4b08f625545fd33abd2d7668f45c939"> 2078</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#af4b08f625545fd33abd2d7668f45c939">AUTHSTATUS</a>;                   </div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#adc8175370c5fa7a07a960e178ca2725d"> 2079</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED16[4];               </div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a94e4abf9aea63e05dc7d921ec3a23384"> 2080</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a94e4abf9aea63e05dc7d921ec3a23384">DEVTYPE</a>;                      </div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a5ce23516ce1015c933e19b8ee647c115"> 2081</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a5ce23516ce1015c933e19b8ee647c115">PIDR4</a>;                        </div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#aa81484a692fb99d7b2d08e012e121759"> 2082</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#aa81484a692fb99d7b2d08e012e121759">PIDR5</a>;                        </div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a48ca452619d8ae3d25e6f3207c39e84a"> 2083</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a48ca452619d8ae3d25e6f3207c39e84a">PIDR6</a>;                        </div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#acda2eae42283b93b730c0f57f214e2d2"> 2084</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#acda2eae42283b93b730c0f57f214e2d2">PIDR7</a>;                        </div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a39dd97ae35427057bd3c8d8493f5a5f3"> 2085</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a39dd97ae35427057bd3c8d8493f5a5f3">PIDR0</a>;                        </div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a75f1375a0e0141dcc48ddfe065e846d7"> 2086</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a75f1375a0e0141dcc48ddfe065e846d7">PIDR1</a>;                        </div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a50c9a1e13bcaa5a8141f09cb89d5820b"> 2087</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a50c9a1e13bcaa5a8141f09cb89d5820b">PIDR2</a>;                        </div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a5349f4d9e597785accb2d8b88f8fb025"> 2088</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a5349f4d9e597785accb2d8b88f8fb025">PIDR3</a>;                        </div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a619f2b28e23dd138fb3af5f590e5c71f"> 2089</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a619f2b28e23dd138fb3af5f590e5c71f">CIDR0</a>;                        </div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a4effda3089fc51d413e241104629aa3d"> 2090</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a4effda3089fc51d413e241104629aa3d">CIDR1</a>;                        </div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#a5ca000d35b1703c42a6e4891486fb93b"> 2091</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#a5ca000d35b1703c42a6e4891486fb93b">CIDR2</a>;                        </div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="struct_e_t_m___type.html#afe78c431916db4ade163e7e556c586c3"> 2092</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_e_t_m___type.html#afe78c431916db4ade163e7e556c586c3">CIDR3</a>;                        </div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;} <a class="code" href="struct_e_t_m___type.html">ETM_Type</a>;</div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160; <span class="comment">/* End group ETM_structs_GROUP </span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="comment">/* -----------     &#39;ETM&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">/* ------- CR Bit Fields                            ------ */</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga74e691a5c769b3c2880cacc9238eb217"> 2109</a></span>&#160;<span class="preprocessor">#define ETM_CR_ETMPD_MASK                        (0x01UL &lt;&lt; ETM_CR_ETMPD_SHIFT)                      </span></div>
<div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga59aff4158235f182e3fde8832ad7bdd5"> 2110</a></span>&#160;<span class="preprocessor">#define ETM_CR_ETMPD_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf670e57d5b7bdee6aac87970a4082efb"> 2111</a></span>&#160;<span class="preprocessor">#define ETM_CR_ETMPD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CR_ETMPD_SHIFT))&amp;ETM_CR_ETMPD_MASK) </span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga1d50a5a48059d09a2e34031c71339328"> 2112</a></span>&#160;<span class="preprocessor">#define ETM_CR_PS_MASK                           (0x07UL &lt;&lt; ETM_CR_PS_SHIFT)                         </span></div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gade16771bd7abd07130e97b69be9f8742"> 2113</a></span>&#160;<span class="preprocessor">#define ETM_CR_PS_SHIFT                          4                                                   </span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf57b80124bfcd0c39eeabffec7f77be2"> 2114</a></span>&#160;<span class="preprocessor">#define ETM_CR_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CR_PS_SHIFT))&amp;ETM_CR_PS_MASK) </span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga45184e3ee017c4c07384017a79c0f5c4"> 2115</a></span>&#160;<span class="preprocessor">#define ETM_CR_SP_MASK                           (0x01UL &lt;&lt; ETM_CR_SP_SHIFT)                         </span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gab3d6ad8cfa5a7ab6a027c898c039f1e9"> 2116</a></span>&#160;<span class="preprocessor">#define ETM_CR_SP_SHIFT                          7                                                   </span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga673642f9f964b919784c45aca2eeed43"> 2117</a></span>&#160;<span class="preprocessor">#define ETM_CR_SP(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CR_SP_SHIFT))&amp;ETM_CR_SP_MASK) </span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga5bb8fe517f3a4f587a980959e3d11b91"> 2118</a></span>&#160;<span class="preprocessor">#define ETM_CR_BO_MASK                           (0x01UL &lt;&lt; ETM_CR_BO_SHIFT)                         </span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gab18c17e7c54db2aac74598041420ff12"> 2119</a></span>&#160;<span class="preprocessor">#define ETM_CR_BO_SHIFT                          8                                                   </span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga28232b1a74911f835c6e4a31c200a469"> 2120</a></span>&#160;<span class="preprocessor">#define ETM_CR_BO(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CR_BO_SHIFT))&amp;ETM_CR_BO_MASK) </span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga1483e22751fd0d7e92d417cd1f61d657"> 2121</a></span>&#160;<span class="preprocessor">#define ETM_CR_DRC_MASK                          (0x01UL &lt;&lt; ETM_CR_DRC_SHIFT)                        </span></div>
<div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga5875b3cca9a73e782c82201a97d34857"> 2122</a></span>&#160;<span class="preprocessor">#define ETM_CR_DRC_SHIFT                         9                                                   </span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga226242f22010de0f5e8f6196c916a7f0"> 2123</a></span>&#160;<span class="preprocessor">#define ETM_CR_DRC(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CR_DRC_SHIFT))&amp;ETM_CR_DRC_MASK) </span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gadde5b69427042518251a720a7d3a08c2"> 2124</a></span>&#160;<span class="preprocessor">#define ETM_CR_ETMP_MASK                         (0x01UL &lt;&lt; ETM_CR_ETMP_SHIFT)                       </span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf861c619c681838ee79529fde1e07e5a"> 2125</a></span>&#160;<span class="preprocessor">#define ETM_CR_ETMP_SHIFT                        10                                                  </span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga412ac4848b09088d3c0dc84051e31d00"> 2126</a></span>&#160;<span class="preprocessor">#define ETM_CR_ETMP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CR_ETMP_SHIFT))&amp;ETM_CR_ETMP_MASK) </span></div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gad1d6fb66489069af3873cc1f278ae9bd"> 2127</a></span>&#160;<span class="preprocessor">#define ETM_CR_ETMPS_MASK                        (0x01UL &lt;&lt; ETM_CR_ETMPS_SHIFT)                      </span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga417470d9d97ec5dc4da89078e4d699d0"> 2128</a></span>&#160;<span class="preprocessor">#define ETM_CR_ETMPS_SHIFT                       11                                                  </span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga12f230f4f19441ae989e7f2a49126e54"> 2129</a></span>&#160;<span class="preprocessor">#define ETM_CR_ETMPS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CR_ETMPS_SHIFT))&amp;ETM_CR_ETMPS_MASK) </span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gabc6c28adfbab24de707c55b477fb3c81"> 2130</a></span>&#160;<span class="preprocessor">#define ETM_CR_PM2_MASK                          (0x01UL &lt;&lt; ETM_CR_PM2_SHIFT)                        </span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga9fbba112ef7c85ed50f2860667c5247c"> 2131</a></span>&#160;<span class="preprocessor">#define ETM_CR_PM2_SHIFT                         13                                                  </span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaebad70e3ed392a69ecaf5540f6164ca1"> 2132</a></span>&#160;<span class="preprocessor">#define ETM_CR_PM2(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CR_PM2_SHIFT))&amp;ETM_CR_PM2_MASK) </span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga3e407387f2946d47d4a001eabfb09b7a"> 2133</a></span>&#160;<span class="preprocessor">#define ETM_CR_PM_MASK                           (0x03UL &lt;&lt; ETM_CR_PM_SHIFT)                         </span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga0f13bcbb771330d29f653eac97d9ecbc"> 2134</a></span>&#160;<span class="preprocessor">#define ETM_CR_PM_SHIFT                          16                                                  </span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf047a55dafc93c3a2721f0bc92cb85c1"> 2135</a></span>&#160;<span class="preprocessor">#define ETM_CR_PM(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CR_PM_SHIFT))&amp;ETM_CR_PM_MASK) </span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga195d2a00b94467436e89f1e6a7e1309e"> 2136</a></span>&#160;<span class="preprocessor">#define ETM_CR_PS3_MASK                          (0x01UL &lt;&lt; ETM_CR_PS3_SHIFT)                        </span></div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gae6ef02d0698994f39a2d7c11d96e4fa7"> 2137</a></span>&#160;<span class="preprocessor">#define ETM_CR_PS3_SHIFT                         21                                                  </span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga25218e61d424fda79be5d9551a9acfd5"> 2138</a></span>&#160;<span class="preprocessor">#define ETM_CR_PS3(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CR_PS3_SHIFT))&amp;ETM_CR_PS3_MASK) </span></div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga5a54733a0e0532ba8bb35aefed0e08a3"> 2139</a></span>&#160;<span class="preprocessor">#define ETM_CR_TE_MASK                           (0x01UL &lt;&lt; ETM_CR_TE_SHIFT)                         </span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga30a0451a0d1b65d96d4fe2305e2fc874"> 2140</a></span>&#160;<span class="preprocessor">#define ETM_CR_TE_SHIFT                          28                                                  </span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga47a7730a1f9b7c9c6b6ae3b8e34eaa5c"> 2141</a></span>&#160;<span class="preprocessor">#define ETM_CR_TE(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CR_TE_SHIFT))&amp;ETM_CR_TE_MASK) </span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CCR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga952b320b1a34e82c8d5cb5a171135bed"> 2143</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NumberOfAddressComparatorPairs_MASK (0x0FUL &lt;&lt; ETM_CCR_NumberOfAddressComparatorPairs_SHIFT) </span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga3efa24e24eb00a5902b0b2a873122e2f"> 2144</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NumberOfAddressComparatorPairs_SHIFT 0                                               </span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga509511fc21feb5d94eee496bc613cc45"> 2145</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NumberOfAddressComparatorPairs(x) (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCR_NumberOfAddressComparatorPairs_SHIFT))&amp;ETM_CCR_NumberOfAddressComparatorPairs_MASK) </span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaccf966d3deb697e4fe6d03603f346378"> 2146</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NDVC_MASK                        (0x0FUL &lt;&lt; ETM_CCR_NDVC_SHIFT)                      </span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga449ee4294c7de0dd7990287a1ddd9060"> 2147</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NDVC_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga9d039cc057d9bc66dfc50973459944bb"> 2148</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NDVC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCR_NDVC_SHIFT))&amp;ETM_CCR_NDVC_MASK) </span></div>
<div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga8fb7168b6ec83880e0fc179d03ed27f7"> 2149</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NMMD_MASK                        (0x1FUL &lt;&lt; ETM_CCR_NMMD_SHIFT)                      </span></div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga59d423c161c6f5f3e3170c47bec1d41e"> 2150</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NMMD_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga0ea88c0b1f98f11d705d38b1a87842e1"> 2151</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NMMD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCR_NMMD_SHIFT))&amp;ETM_CCR_NMMD_MASK) </span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga8c4f63e53a8f383a845791f053aa8610"> 2152</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NC_MASK                          (0x07UL &lt;&lt; ETM_CCR_NC_SHIFT)                        </span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga4d5f45a067dd46a47a255dff881c3265"> 2153</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NC_SHIFT                         13                                                  </span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gafb8b413f7cbd2b02f5849096694618ec"> 2154</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NC(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCR_NC_SHIFT))&amp;ETM_CCR_NC_MASK) </span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf0e2d9d028bb2cb1e8344e6904386f51"> 2155</a></span>&#160;<span class="preprocessor">#define ETM_CCR_SP_MASK                          (0x01UL &lt;&lt; ETM_CCR_SP_SHIFT)                        </span></div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gae5e450441cf9fe494a8a14a7b401cb3f"> 2156</a></span>&#160;<span class="preprocessor">#define ETM_CCR_SP_SHIFT                         16                                                  </span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga0dd89a936080e729a2f768454be5c70c"> 2157</a></span>&#160;<span class="preprocessor">#define ETM_CCR_SP(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCR_SP_SHIFT))&amp;ETM_CCR_SP_MASK) </span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gae713c141b1d820cf26091024fea361bf"> 2158</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NEI_MASK                         (0x07UL &lt;&lt; ETM_CCR_NEI_SHIFT)                       </span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf029e566042f74d4d26dbb51f74b054e"> 2159</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NEI_SHIFT                        17                                                  </span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gad53d53d7eecc4b0420dc9758a85f19fd"> 2160</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NEI(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCR_NEI_SHIFT))&amp;ETM_CCR_NEI_MASK) </span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga1a442db7fb15c41f7d5e99e2b442ae79"> 2161</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NEO_MASK                         (0x07UL &lt;&lt; ETM_CCR_NEO_SHIFT)                       </span></div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga5a7a82ffe3d5dc71555886804c1e6111"> 2162</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NEO_SHIFT                        20                                                  </span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga6e14bd08232112842e3b513c18e71058"> 2163</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NEO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCR_NEO_SHIFT))&amp;ETM_CCR_NEO_MASK) </span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga003b3f581518eeb524292039444b80f0"> 2164</a></span>&#160;<span class="preprocessor">#define ETM_CCR_FFLP_MASK                        (0x01UL &lt;&lt; ETM_CCR_FFLP_SHIFT)                      </span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga38fa00095c8b50c2c53b1a0f7b2b07f0"> 2165</a></span>&#160;<span class="preprocessor">#define ETM_CCR_FFLP_SHIFT                       23                                                  </span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga6cfccc1c7a754797afa128f94e54fe1c"> 2166</a></span>&#160;<span class="preprocessor">#define ETM_CCR_FFLP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCR_FFLP_SHIFT))&amp;ETM_CCR_FFLP_MASK) </span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gacdecfdbbadc449f3b90d34423d78df05"> 2167</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NCIDC_MASK                       (0x03UL &lt;&lt; ETM_CCR_NCIDC_SHIFT)                     </span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga86336882b57e3a015b6d70fbf0dc749a"> 2168</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NCIDC_SHIFT                      24                                                  </span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf4bb01517732f28f458e5918b8059452"> 2169</a></span>&#160;<span class="preprocessor">#define ETM_CCR_NCIDC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCR_NCIDC_SHIFT))&amp;ETM_CCR_NCIDC_MASK) </span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gab8201f3c74b28a9396de923c729a3a77"> 2170</a></span>&#160;<span class="preprocessor">#define ETM_CCR_TSSBP_MASK                       (0x01UL &lt;&lt; ETM_CCR_TSSBP_SHIFT)                     </span></div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga983bd9b003ac27455af123f81a3de929"> 2171</a></span>&#160;<span class="preprocessor">#define ETM_CCR_TSSBP_SHIFT                      26                                                  </span></div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gac92e892359c1f3d476c6a8971b5b01ed"> 2172</a></span>&#160;<span class="preprocessor">#define ETM_CCR_TSSBP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCR_TSSBP_SHIFT))&amp;ETM_CCR_TSSBP_MASK) </span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga807595214466e2442d8e5b43d4349109"> 2173</a></span>&#160;<span class="preprocessor">#define ETM_CCR_CMA_MASK                         (0x01UL &lt;&lt; ETM_CCR_CMA_SHIFT)                       </span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga2ed509a2b2bcda5becbe32a7c4775d66"> 2174</a></span>&#160;<span class="preprocessor">#define ETM_CCR_CMA_SHIFT                        27                                                  </span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gacc80d9783223bca1884367473fd0b5d1"> 2175</a></span>&#160;<span class="preprocessor">#define ETM_CCR_CMA(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCR_CMA_SHIFT))&amp;ETM_CCR_CMA_MASK) </span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga9b43530df05d98c690117d3db80cb19e"> 2176</a></span>&#160;<span class="preprocessor">#define ETM_CCR_ETMIDRP_MASK                     (0x01UL &lt;&lt; ETM_CCR_ETMIDRP_SHIFT)                   </span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gad34930ed7cef4a2de2feb7815859203e"> 2177</a></span>&#160;<span class="preprocessor">#define ETM_CCR_ETMIDRP_SHIFT                    31                                                  </span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gacf26f9aa20d7c88b937d9a4cfe777cef"> 2178</a></span>&#160;<span class="preprocessor">#define ETM_CCR_ETMIDRP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCR_ETMIDRP_SHIFT))&amp;ETM_CCR_ETMIDRP_MASK) </span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TRIGGER Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga95dd7d0fad60f9a1ae65e36850753764"> 2180</a></span>&#160;<span class="preprocessor">#define ETM_TRIGGER_TriggerEvent_MASK            (0x1FFFFUL &lt;&lt; ETM_TRIGGER_TriggerEvent_SHIFT)       </span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga24ae4d3d180505ffd0057e9b68f2c219"> 2181</a></span>&#160;<span class="preprocessor">#define ETM_TRIGGER_TriggerEvent_SHIFT           0                                                   </span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga8a879c3d9e796915a2a3eb3ac91d38ec"> 2182</a></span>&#160;<span class="preprocessor">#define ETM_TRIGGER_TriggerEvent(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_TRIGGER_TriggerEvent_SHIFT))&amp;ETM_TRIGGER_TriggerEvent_MASK) </span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SR Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaaa51e31a8404a1df4b8966428b8fa292"> 2184</a></span>&#160;<span class="preprocessor">#define ETM_SR_UOF_MASK                          (0x01UL &lt;&lt; ETM_SR_UOF_SHIFT)                        </span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga6c4b16517368c6932d7d406e6fa8591a"> 2185</a></span>&#160;<span class="preprocessor">#define ETM_SR_UOF_SHIFT                         0                                                   </span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga9fde155e6873f2d3fb854b202e989834"> 2186</a></span>&#160;<span class="preprocessor">#define ETM_SR_UOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_SR_UOF_SHIFT))&amp;ETM_SR_UOF_MASK) </span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga78c75d767c641593eb1fb31394833eb7"> 2187</a></span>&#160;<span class="preprocessor">#define ETM_SR_Progbit_MASK                      (0x01UL &lt;&lt; ETM_SR_Progbit_SHIFT)                    </span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga42806091b80e4d1e36d8169d9f373f9f"> 2188</a></span>&#160;<span class="preprocessor">#define ETM_SR_Progbit_SHIFT                     1                                                   </span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gae4d13fb9dd5c50d8576c487bea75d50d"> 2189</a></span>&#160;<span class="preprocessor">#define ETM_SR_Progbit(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_SR_Progbit_SHIFT))&amp;ETM_SR_Progbit_MASK) </span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga70ee1cecf92c2778fd727599c9c01cc7"> 2190</a></span>&#160;<span class="preprocessor">#define ETM_SR_Status_MASK                       (0x01UL &lt;&lt; ETM_SR_Status_SHIFT)                     </span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga424ab3a61775df0b56c58f6f1c62e17c"> 2191</a></span>&#160;<span class="preprocessor">#define ETM_SR_Status_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga05a55874cbce8d0a0117126450380bfb"> 2192</a></span>&#160;<span class="preprocessor">#define ETM_SR_Status(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_SR_Status_SHIFT))&amp;ETM_SR_Status_MASK) </span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga985199eb326362864045065802239efb"> 2193</a></span>&#160;<span class="preprocessor">#define ETM_SR_Trigger_MASK                      (0x01UL &lt;&lt; ETM_SR_Trigger_SHIFT)                    </span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga6d6a38608073c69278aec57b61f74332"> 2194</a></span>&#160;<span class="preprocessor">#define ETM_SR_Trigger_SHIFT                     3                                                   </span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga1ff330e1273ed146eb3750911ddcead5"> 2195</a></span>&#160;<span class="preprocessor">#define ETM_SR_Trigger(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_SR_Trigger_SHIFT))&amp;ETM_SR_Trigger_MASK) </span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SCR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga042d0c532b57a5b6de51a7e482bc72cf"> 2197</a></span>&#160;<span class="preprocessor">#define ETM_SCR_MaximumPortSize_MASK             (0x07UL &lt;&lt; ETM_SCR_MaximumPortSize_SHIFT)           </span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga3708480d1546590c6b65d524b72c80bc"> 2198</a></span>&#160;<span class="preprocessor">#define ETM_SCR_MaximumPortSize_SHIFT            0                                                   </span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga4bb0b0b0a016f862ee7d3732e112154e"> 2199</a></span>&#160;<span class="preprocessor">#define ETM_SCR_MaximumPortSize(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_SCR_MaximumPortSize_SHIFT))&amp;ETM_SCR_MaximumPortSize_MASK) </span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga9ad3ec4bfc2866c3c117f4379921dc85"> 2200</a></span>&#160;<span class="preprocessor">#define ETM_SCR_FIFOFULLsupported_MASK           (0x01UL &lt;&lt; ETM_SCR_FIFOFULLsupported_SHIFT)         </span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga15df169c3295cd264955de8d75cfd22d"> 2201</a></span>&#160;<span class="preprocessor">#define ETM_SCR_FIFOFULLsupported_SHIFT          8                                                   </span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga11dd024cdd9a97d3491693d61495ec73"> 2202</a></span>&#160;<span class="preprocessor">#define ETM_SCR_FIFOFULLsupported(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_SCR_FIFOFULLsupported_SHIFT))&amp;ETM_SCR_FIFOFULLsupported_MASK) </span></div>
<div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga62b9da377908337bd3a629eb31759355"> 2203</a></span>&#160;<span class="preprocessor">#define ETM_SCR_MaximumPortSize3_MASK            (0x01UL &lt;&lt; ETM_SCR_MaximumPortSize3_SHIFT)          </span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga8152965f60b6e8b44f6e81884e53876d"> 2204</a></span>&#160;<span class="preprocessor">#define ETM_SCR_MaximumPortSize3_SHIFT           9                                                   </span></div>
<div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga4dda2ab4a10e18b0bad1a4df7e981019"> 2205</a></span>&#160;<span class="preprocessor">#define ETM_SCR_MaximumPortSize3(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_SCR_MaximumPortSize3_SHIFT))&amp;ETM_SCR_MaximumPortSize3_MASK) </span></div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga62984d77bc2a999ddf8cabdc117c6f52"> 2206</a></span>&#160;<span class="preprocessor">#define ETM_SCR_PortSizeSupported_MASK           (0x01UL &lt;&lt; ETM_SCR_PortSizeSupported_SHIFT)         </span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga00896bc0eac62654bd8b0169ceb9a04d"> 2207</a></span>&#160;<span class="preprocessor">#define ETM_SCR_PortSizeSupported_SHIFT          10                                                  </span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga34bc68a1ffc0bf791ca0df2480ab834a"> 2208</a></span>&#160;<span class="preprocessor">#define ETM_SCR_PortSizeSupported(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_SCR_PortSizeSupported_SHIFT))&amp;ETM_SCR_PortSizeSupported_MASK) </span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga8fcab9fa14d75bb908b9bcf0d1403ecc"> 2209</a></span>&#160;<span class="preprocessor">#define ETM_SCR_PortModeSupported_MASK           (0x01UL &lt;&lt; ETM_SCR_PortModeSupported_SHIFT)         </span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaef86758676cd79293a21a75a3fd2173f"> 2210</a></span>&#160;<span class="preprocessor">#define ETM_SCR_PortModeSupported_SHIFT          11                                                  </span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga36192d4916b6c5a9622ecb525b49af98"> 2211</a></span>&#160;<span class="preprocessor">#define ETM_SCR_PortModeSupported(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_SCR_PortModeSupported_SHIFT))&amp;ETM_SCR_PortModeSupported_MASK) </span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga263eb4ad87298d614e16064229beafb6"> 2212</a></span>&#160;<span class="preprocessor">#define ETM_SCR_N_MASK                           (0x07UL &lt;&lt; ETM_SCR_N_SHIFT)                         </span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga164c96701683a35b8822f675bdcd6148"> 2213</a></span>&#160;<span class="preprocessor">#define ETM_SCR_N_SHIFT                          12                                                  </span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga587ede117ec7f7039a621e396e5689b1"> 2214</a></span>&#160;<span class="preprocessor">#define ETM_SCR_N(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_SCR_N_SHIFT))&amp;ETM_SCR_N_MASK) </span></div>
<div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga9d9196f8c8786218f5a0d29bd42c8e51"> 2215</a></span>&#160;<span class="preprocessor">#define ETM_SCR_NoFetchComparisons_MASK          (0x01UL &lt;&lt; ETM_SCR_NoFetchComparisons_SHIFT)        </span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaca507773ccf5d311d12a1be3a8eba3f9"> 2216</a></span>&#160;<span class="preprocessor">#define ETM_SCR_NoFetchComparisons_SHIFT         17                                                  </span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga13374feab9b32fc4b289b60ee7daacc7"> 2217</a></span>&#160;<span class="preprocessor">#define ETM_SCR_NoFetchComparisons(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_SCR_NoFetchComparisons_SHIFT))&amp;ETM_SCR_NoFetchComparisons_MASK) </span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- EEVR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga101de68ff18ff806841e373c74d5ae78"> 2219</a></span>&#160;<span class="preprocessor">#define ETM_EEVR_TraceEnableEvent_MASK           (0x1FFFFUL &lt;&lt; ETM_EEVR_TraceEnableEvent_SHIFT)      </span></div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gae7bcd2628cf1e7e36878374750cedb2e"> 2220</a></span>&#160;<span class="preprocessor">#define ETM_EEVR_TraceEnableEvent_SHIFT          0                                                   </span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gabac050a8eb1025fb854aef517f40069a"> 2221</a></span>&#160;<span class="preprocessor">#define ETM_EEVR_TraceEnableEvent(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_EEVR_TraceEnableEvent_SHIFT))&amp;ETM_EEVR_TraceEnableEvent_MASK) </span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TECR1 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gab1d288993b678a595d6217d180b8181d"> 2223</a></span>&#160;<span class="preprocessor">#define ETM_TECR1_TraceControlEnable_MASK        (0x01UL &lt;&lt; ETM_TECR1_TraceControlEnable_SHIFT)      </span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gac9fc37ccf58166ccd933ce18747a22aa"> 2224</a></span>&#160;<span class="preprocessor">#define ETM_TECR1_TraceControlEnable_SHIFT       25                                                  </span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga298f405252d4963598b6ea4d90f55ffa"> 2225</a></span>&#160;<span class="preprocessor">#define ETM_TECR1_TraceControlEnable(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_TECR1_TraceControlEnable_SHIFT))&amp;ETM_TECR1_TraceControlEnable_MASK) </span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FFLR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga440c40bc43f2cbe5967e47230e43d2a6"> 2227</a></span>&#160;<span class="preprocessor">#define ETM_FFLR_FIFOFullLevel_MASK              (0xFFUL &lt;&lt; ETM_FFLR_FIFOFullLevel_SHIFT)            </span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gadfdb8dc77fc6a286b63c1462033cbbec"> 2228</a></span>&#160;<span class="preprocessor">#define ETM_FFLR_FIFOFullLevel_SHIFT             0                                                   </span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga0f26633705998febc44c5d04ea72a4df"> 2229</a></span>&#160;<span class="preprocessor">#define ETM_FFLR_FIFOFullLevel(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_FFLR_FIFOFullLevel_SHIFT))&amp;ETM_FFLR_FIFOFullLevel_MASK) </span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CNTRLDVR1 Bit Fields                     ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaaa71d8338cdc2f23fd55749bf00a4b89"> 2231</a></span>&#160;<span class="preprocessor">#define ETM_CNTRLDVR1_IntitialCount_MASK         (0xFFFFUL &lt;&lt; ETM_CNTRLDVR1_IntitialCount_SHIFT)     </span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gabd1c5922fd0e2ab8f28f186f5baadf01"> 2232</a></span>&#160;<span class="preprocessor">#define ETM_CNTRLDVR1_IntitialCount_SHIFT        0                                                   </span></div>
<div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga577b4311940ba303e91f05b4358d125d"> 2233</a></span>&#160;<span class="preprocessor">#define ETM_CNTRLDVR1_IntitialCount(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CNTRLDVR1_IntitialCount_SHIFT))&amp;ETM_CNTRLDVR1_IntitialCount_MASK) </span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SYNCFR Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaddc9d8a05243d181761cce4918408a75"> 2235</a></span>&#160;<span class="preprocessor">#define ETM_SYNCFR_SyncFrequency_MASK            (0xFFFUL &lt;&lt; ETM_SYNCFR_SyncFrequency_SHIFT)         </span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gabc753c9f7e0e0bc11ca50e9da327a1a9"> 2236</a></span>&#160;<span class="preprocessor">#define ETM_SYNCFR_SyncFrequency_SHIFT           0                                                   </span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaaa76f0e5e527be15867f0d573d7bd990"> 2237</a></span>&#160;<span class="preprocessor">#define ETM_SYNCFR_SyncFrequency(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_SYNCFR_SyncFrequency_SHIFT))&amp;ETM_SYNCFR_SyncFrequency_MASK) </span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- IDR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga6126989123f13634f1b73ebaac1e45e1"> 2239</a></span>&#160;<span class="preprocessor">#define ETM_IDR_ImplementationRevision_MASK      (0x0FUL &lt;&lt; ETM_IDR_ImplementationRevision_SHIFT)    </span></div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gab3571f08183abc76f4037ff11767f9b7"> 2240</a></span>&#160;<span class="preprocessor">#define ETM_IDR_ImplementationRevision_SHIFT     0                                                   </span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga25c50b8d312a8b01d45a05d7644b2391"> 2241</a></span>&#160;<span class="preprocessor">#define ETM_IDR_ImplementationRevision(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_IDR_ImplementationRevision_SHIFT))&amp;ETM_IDR_ImplementationRevision_MASK) </span></div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga3406af56d84bc59e8e8343dfd31a1c22"> 2242</a></span>&#160;<span class="preprocessor">#define ETM_IDR_MinorETMarchitectureVersion_MASK (0x0FUL &lt;&lt; ETM_IDR_MinorETMarchitectureVersion_SHIFT) </span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga1a83178299b4dfc43ee56212ecdbc65c"> 2243</a></span>&#160;<span class="preprocessor">#define ETM_IDR_MinorETMarchitectureVersion_SHIFT 4                                                  </span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gab3f7a6665ecc844e08f5446b67c34d6d"> 2244</a></span>&#160;<span class="preprocessor">#define ETM_IDR_MinorETMarchitectureVersion(x)   (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_IDR_MinorETMarchitectureVersion_SHIFT))&amp;ETM_IDR_MinorETMarchitectureVersion_MASK) </span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga964b0d9cf86c44521e18007f9be62e72"> 2245</a></span>&#160;<span class="preprocessor">#define ETM_IDR_MajorETMarchitectureVersion_MASK (0x0FUL &lt;&lt; ETM_IDR_MajorETMarchitectureVersion_SHIFT) </span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gac63c0a9e867f100ff9e38e24bdeb05e0"> 2246</a></span>&#160;<span class="preprocessor">#define ETM_IDR_MajorETMarchitectureVersion_SHIFT 8                                                  </span></div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga4dcde67842596eec9ad162aa5ed084f6"> 2247</a></span>&#160;<span class="preprocessor">#define ETM_IDR_MajorETMarchitectureVersion(x)   (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_IDR_MajorETMarchitectureVersion_SHIFT))&amp;ETM_IDR_MajorETMarchitectureVersion_MASK) </span></div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga3c21da659e7e14841daf4b9fbee1566f"> 2248</a></span>&#160;<span class="preprocessor">#define ETM_IDR_ProcessorFamily_MASK             (0x0FUL &lt;&lt; ETM_IDR_ProcessorFamily_SHIFT)           </span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gafb5f18bab8d956500d01766300dce8da"> 2249</a></span>&#160;<span class="preprocessor">#define ETM_IDR_ProcessorFamily_SHIFT            12                                                  </span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gae57e236c788c2f4a5aef868187a601d2"> 2250</a></span>&#160;<span class="preprocessor">#define ETM_IDR_ProcessorFamily(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_IDR_ProcessorFamily_SHIFT))&amp;ETM_IDR_ProcessorFamily_MASK) </span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga454005707c780567d2a1dcdbe2941d02"> 2251</a></span>&#160;<span class="preprocessor">#define ETM_IDR_LoadPCfirst_MASK                 (0x01UL &lt;&lt; ETM_IDR_LoadPCfirst_SHIFT)               </span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga570da902a90daac4fbba9dc1fde43116"> 2252</a></span>&#160;<span class="preprocessor">#define ETM_IDR_LoadPCfirst_SHIFT                16                                                  </span></div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga6f5f088d5d8a43300add0caf129c03b3"> 2253</a></span>&#160;<span class="preprocessor">#define ETM_IDR_LoadPCfirst(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_IDR_LoadPCfirst_SHIFT))&amp;ETM_IDR_LoadPCfirst_MASK) </span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga473855df8a53c6ad701cb69e4406efd6"> 2254</a></span>&#160;<span class="preprocessor">#define ETM_IDR_ThumbInstructionTracing_MASK     (0x01UL &lt;&lt; ETM_IDR_ThumbInstructionTracing_SHIFT)   </span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga779c9f69e3d033368902e30b975316aa"> 2255</a></span>&#160;<span class="preprocessor">#define ETM_IDR_ThumbInstructionTracing_SHIFT    18                                                  </span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga39a16839c49ec8a8058dac723af11eaa"> 2256</a></span>&#160;<span class="preprocessor">#define ETM_IDR_ThumbInstructionTracing(x)       (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_IDR_ThumbInstructionTracing_SHIFT))&amp;ETM_IDR_ThumbInstructionTracing_MASK) </span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga36d0aa45b0f146ec3b4bffeab187d2bc"> 2257</a></span>&#160;<span class="preprocessor">#define ETM_IDR_SecurityExtensionSupport_MASK    (0x01UL &lt;&lt; ETM_IDR_SecurityExtensionSupport_SHIFT)  </span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gab96b73a9de81f95280a58cfb5ade0f55"> 2258</a></span>&#160;<span class="preprocessor">#define ETM_IDR_SecurityExtensionSupport_SHIFT   19                                                  </span></div>
<div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga422d3d1fa41ae01dcefa29ff3ed9c330"> 2259</a></span>&#160;<span class="preprocessor">#define ETM_IDR_SecurityExtensionSupport(x)      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_IDR_SecurityExtensionSupport_SHIFT))&amp;ETM_IDR_SecurityExtensionSupport_MASK) </span></div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gadbd63e2b2955cc1f2ffe8b70f6174ad1"> 2260</a></span>&#160;<span class="preprocessor">#define ETM_IDR_BranchPacketEncoding_MASK        (0x01UL &lt;&lt; ETM_IDR_BranchPacketEncoding_SHIFT)      </span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga01cb1d1c48f3cb7867fd57881caca055"> 2261</a></span>&#160;<span class="preprocessor">#define ETM_IDR_BranchPacketEncoding_SHIFT       20                                                  </span></div>
<div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gac594b55db09cf6e90b809cc4e0674077"> 2262</a></span>&#160;<span class="preprocessor">#define ETM_IDR_BranchPacketEncoding(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_IDR_BranchPacketEncoding_SHIFT))&amp;ETM_IDR_BranchPacketEncoding_MASK) </span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga4b046a9ccc5be9d3f5ee855c6eca4711"> 2263</a></span>&#160;<span class="preprocessor">#define ETM_IDR_ImplementorCode_MASK             (0xFFUL &lt;&lt; ETM_IDR_ImplementorCode_SHIFT)           </span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga1c02433bc9464717e06a1a564bb1d9eb"> 2264</a></span>&#160;<span class="preprocessor">#define ETM_IDR_ImplementorCode_SHIFT            24                                                  </span></div>
<div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gad6a7db12425f96091e7adba199502db1"> 2265</a></span>&#160;<span class="preprocessor">#define ETM_IDR_ImplementorCode(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_IDR_ImplementorCode_SHIFT))&amp;ETM_IDR_ImplementorCode_MASK) </span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CCER Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gae9db167ac371734e37bfda990470f663"> 2267</a></span>&#160;<span class="preprocessor">#define ETM_CCER_ExtendedExternalInputSelectors_MASK (0x07UL &lt;&lt; ETM_CCER_ExtendedExternalInputSelectors_SHIFT) </span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga386dfb3d7a44ebe5a9c4d59567aa7195"> 2268</a></span>&#160;<span class="preprocessor">#define ETM_CCER_ExtendedExternalInputSelectors_SHIFT 0                                              </span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga57268781bf7d34c518bb20f13243628d"> 2269</a></span>&#160;<span class="preprocessor">#define ETM_CCER_ExtendedExternalInputSelectors(x) (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCER_ExtendedExternalInputSelectors_SHIFT))&amp;ETM_CCER_ExtendedExternalInputSelectors_MASK) </span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga410a3469b9356b56e5ced5ccd4129b2e"> 2270</a></span>&#160;<span class="preprocessor">#define ETM_CCER_ExtendedExternalInputBus_MASK   (0xFFUL &lt;&lt; ETM_CCER_ExtendedExternalInputBus_SHIFT) </span></div>
<div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga99f35b455311b593098a127822f32baa"> 2271</a></span>&#160;<span class="preprocessor">#define ETM_CCER_ExtendedExternalInputBus_SHIFT  3                                                   </span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga63dee24a537f157aece917c720b61a78"> 2272</a></span>&#160;<span class="preprocessor">#define ETM_CCER_ExtendedExternalInputBus(x)     (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCER_ExtendedExternalInputBus_SHIFT))&amp;ETM_CCER_ExtendedExternalInputBus_MASK) </span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gafd7fd4a91d394fbfd2b987868a4605a5"> 2273</a></span>&#160;<span class="preprocessor">#define ETM_CCER_ReadableRegisters_MASK          (0x01UL &lt;&lt; ETM_CCER_ReadableRegisters_SHIFT)        </span></div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gafaabe8290b070d491740be32e7202571"> 2274</a></span>&#160;<span class="preprocessor">#define ETM_CCER_ReadableRegisters_SHIFT         11                                                  </span></div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga6ab6e56d64e3e2fb9985aa05b045e610"> 2275</a></span>&#160;<span class="preprocessor">#define ETM_CCER_ReadableRegisters(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCER_ReadableRegisters_SHIFT))&amp;ETM_CCER_ReadableRegisters_MASK) </span></div>
<div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga5f0aacb937caa1365bb10106705f9fbb"> 2276</a></span>&#160;<span class="preprocessor">#define ETM_CCER_DataAddressComparisons_MASK     (0x01UL &lt;&lt; ETM_CCER_DataAddressComparisons_SHIFT)   </span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaa2aef580b8029f6c1b1c0b359991474d"> 2277</a></span>&#160;<span class="preprocessor">#define ETM_CCER_DataAddressComparisons_SHIFT    12                                                  </span></div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga93dcf68a1df39828be022aee24a50ec4"> 2278</a></span>&#160;<span class="preprocessor">#define ETM_CCER_DataAddressComparisons(x)       (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCER_DataAddressComparisons_SHIFT))&amp;ETM_CCER_DataAddressComparisons_MASK) </span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga0697d223da062b22d7b42b35d55dedcb"> 2279</a></span>&#160;<span class="preprocessor">#define ETM_CCER_InstrumentationResources_MASK   (0x07UL &lt;&lt; ETM_CCER_InstrumentationResources_SHIFT) </span></div>
<div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gae539718fde8d6bed6e87af79d81bca17"> 2280</a></span>&#160;<span class="preprocessor">#define ETM_CCER_InstrumentationResources_SHIFT  13                                                  </span></div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga4ad81963e3c8e9fc99e597abcc0aa617"> 2281</a></span>&#160;<span class="preprocessor">#define ETM_CCER_InstrumentationResources(x)     (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCER_InstrumentationResources_SHIFT))&amp;ETM_CCER_InstrumentationResources_MASK) </span></div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gabc5d432e6ad1540ba2bb9b1253c0a04b"> 2282</a></span>&#160;<span class="preprocessor">#define ETM_CCER_EmbeddedICEwatchpointInputs_MASK (0x0FUL &lt;&lt; ETM_CCER_EmbeddedICEwatchpointInputs_SHIFT) </span></div>
<div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga4e8aa89b499aa525acb85076f189da4e"> 2283</a></span>&#160;<span class="preprocessor">#define ETM_CCER_EmbeddedICEwatchpointInputs_SHIFT 16                                                </span></div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga8ab1cbffdaf2eb78ba2d58336d2cd9a0"> 2284</a></span>&#160;<span class="preprocessor">#define ETM_CCER_EmbeddedICEwatchpointInputs(x)  (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCER_EmbeddedICEwatchpointInputs_SHIFT))&amp;ETM_CCER_EmbeddedICEwatchpointInputs_MASK) </span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gacf8b099a5ee6e001e007017803e1e426"> 2285</a></span>&#160;<span class="preprocessor">#define ETM_CCER_TraceStartStopBlockUsesEmbeddedICEwatchpointInputs_MASK (0x01UL &lt;&lt; ETM_CCER_TraceStartStopBlockUsesEmbeddedICEwatchpointInputs_SHIFT) </span></div>
<div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga76508f39e418a7e4ea2c67d606572551"> 2286</a></span>&#160;<span class="preprocessor">#define ETM_CCER_TraceStartStopBlockUsesEmbeddedICEwatchpointInputs_SHIFT 20                         </span></div>
<div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaff565868170d7bd05430833c3155fe75"> 2287</a></span>&#160;<span class="preprocessor">#define ETM_CCER_TraceStartStopBlockUsesEmbeddedICEwatchpointInputs(x) (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCER_TraceStartStopBlockUsesEmbeddedICEwatchpointInputs_SHIFT))&amp;ETM_CCER_TraceStartStopBlockUsesEmbeddedICEwatchpointInputs_MASK) </span></div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gabbe9b3cfcbf787e35af26196f1e63ff5"> 2288</a></span>&#160;<span class="preprocessor">#define ETM_CCER_EmbeddedICEbehaviorControlImplemented_MASK (0x01UL &lt;&lt; ETM_CCER_EmbeddedICEbehaviorControlImplemented_SHIFT) </span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga5ca1cef665bb3152b90bea1a22f535fc"> 2289</a></span>&#160;<span class="preprocessor">#define ETM_CCER_EmbeddedICEbehaviorControlImplemented_SHIFT 21                                      </span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga680c4b62c42fcd3f410d1edbab6460de"> 2290</a></span>&#160;<span class="preprocessor">#define ETM_CCER_EmbeddedICEbehaviorControlImplemented(x) (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCER_EmbeddedICEbehaviorControlImplemented_SHIFT))&amp;ETM_CCER_EmbeddedICEbehaviorControlImplemented_MASK) </span></div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga3620aa54e3c5c1dcfc5778f33626378f"> 2291</a></span>&#160;<span class="preprocessor">#define ETM_CCER_TimestampingImplemented_MASK    (0x01UL &lt;&lt; ETM_CCER_TimestampingImplemented_SHIFT)  </span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga04d64cf1f585941cee5f7f3dae70fb22"> 2292</a></span>&#160;<span class="preprocessor">#define ETM_CCER_TimestampingImplemented_SHIFT   22                                                  </span></div>
<div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga62143fd4aa4a85d9e4b65b8fdfafb162"> 2293</a></span>&#160;<span class="preprocessor">#define ETM_CCER_TimestampingImplemented(x)      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCER_TimestampingImplemented_SHIFT))&amp;ETM_CCER_TimestampingImplemented_MASK) </span></div>
<div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gac4d0bf126c21adcb30d9f1dd188b9c9f"> 2294</a></span>&#160;<span class="preprocessor">#define ETM_CCER_ReducedFunctionCounter_MASK     (0x01UL &lt;&lt; ETM_CCER_ReducedFunctionCounter_SHIFT)   </span></div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga4a3cb0b7fae51249630db71076f6c603"> 2295</a></span>&#160;<span class="preprocessor">#define ETM_CCER_ReducedFunctionCounter_SHIFT    27                                                  </span></div>
<div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga9292a34f9f92d677957bae1e86fd90af"> 2296</a></span>&#160;<span class="preprocessor">#define ETM_CCER_ReducedFunctionCounter(x)       (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCER_ReducedFunctionCounter_SHIFT))&amp;ETM_CCER_ReducedFunctionCounter_MASK) </span></div>
<div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga738bd2968acc5bb05da56af2d5caeca1"> 2297</a></span>&#160;<span class="preprocessor">#define ETM_CCER_TimestampEncoding_MASK          (0x01UL &lt;&lt; ETM_CCER_TimestampEncoding_SHIFT)        </span></div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gadae8ce46cd92fcfff234e8f52da2ee1f"> 2298</a></span>&#160;<span class="preprocessor">#define ETM_CCER_TimestampEncoding_SHIFT         28                                                  </span></div>
<div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga75e0349527afa28c21952f618f39e587"> 2299</a></span>&#160;<span class="preprocessor">#define ETM_CCER_TimestampEncoding(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCER_TimestampEncoding_SHIFT))&amp;ETM_CCER_TimestampEncoding_MASK) </span></div>
<div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga7cb13eeaa3d1117d12a3af2dcb2d948c"> 2300</a></span>&#160;<span class="preprocessor">#define ETM_CCER_TimestampSize_MASK              (0x01UL &lt;&lt; ETM_CCER_TimestampSize_SHIFT)            </span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga46647a9c0851199e2686b5e62971f5f6"> 2301</a></span>&#160;<span class="preprocessor">#define ETM_CCER_TimestampSize_SHIFT             29                                                  </span></div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga0361db4d1dc8c7951eb9e9ff35738ccd"> 2302</a></span>&#160;<span class="preprocessor">#define ETM_CCER_TimestampSize(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CCER_TimestampSize_SHIFT))&amp;ETM_CCER_TimestampSize_MASK) </span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TESSEICR Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga5e40cf77f034864605dd2ba5025bddd0"> 2304</a></span>&#160;<span class="preprocessor">#define ETM_TESSEICR_StartResourceSelection_MASK (0x0FUL &lt;&lt; ETM_TESSEICR_StartResourceSelection_SHIFT) </span></div>
<div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga7eb2aac72dc007cb282a139c735ee27c"> 2305</a></span>&#160;<span class="preprocessor">#define ETM_TESSEICR_StartResourceSelection_SHIFT 0                                                  </span></div>
<div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gab741968fb31b70cef88776f8351012de"> 2306</a></span>&#160;<span class="preprocessor">#define ETM_TESSEICR_StartResourceSelection(x)   (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_TESSEICR_StartResourceSelection_SHIFT))&amp;ETM_TESSEICR_StartResourceSelection_MASK) </span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gad4f4d1ee939df687485f940d898d78b0"> 2307</a></span>&#160;<span class="preprocessor">#define ETM_TESSEICR_StopResourceSelection_MASK  (0x0FUL &lt;&lt; ETM_TESSEICR_StopResourceSelection_SHIFT) </span></div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gac60a229d8ef369999e71903e433c41cb"> 2308</a></span>&#160;<span class="preprocessor">#define ETM_TESSEICR_StopResourceSelection_SHIFT 16                                                  </span></div>
<div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaea4f9f1ff788d65b17c0becd83cd5af6"> 2309</a></span>&#160;<span class="preprocessor">#define ETM_TESSEICR_StopResourceSelection(x)    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_TESSEICR_StopResourceSelection_SHIFT))&amp;ETM_TESSEICR_StopResourceSelection_MASK) </span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TSEVR Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga39a2467cff8a8eaea144039e7fd9390f"> 2311</a></span>&#160;<span class="preprocessor">#define ETM_TSEVR_TimestampEvent_MASK            (0xFFFUL &lt;&lt; ETM_TSEVR_TimestampEvent_SHIFT)         </span></div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf51321bcc563a43c060de590f90a2ad7"> 2312</a></span>&#160;<span class="preprocessor">#define ETM_TSEVR_TimestampEvent_SHIFT           0                                                   </span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gac13cd8015346339cb94b03507da5d7e3"> 2313</a></span>&#160;<span class="preprocessor">#define ETM_TSEVR_TimestampEvent(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_TSEVR_TimestampEvent_SHIFT))&amp;ETM_TSEVR_TimestampEvent_MASK) </span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TRACEIDR Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga10ce95e18439d233272eb7d5e8622543"> 2315</a></span>&#160;<span class="preprocessor">#define ETM_TRACEIDR_TraceID_MASK                (0x7FUL &lt;&lt; ETM_TRACEIDR_TraceID_SHIFT)              </span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga2999a89f1d73a28431d0e03d91ab1b75"> 2316</a></span>&#160;<span class="preprocessor">#define ETM_TRACEIDR_TraceID_SHIFT               0                                                   </span></div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga1358eaeca39c952adb2277ceb9438721"> 2317</a></span>&#160;<span class="preprocessor">#define ETM_TRACEIDR_TraceID(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_TRACEIDR_TraceID_SHIFT))&amp;ETM_TRACEIDR_TraceID_MASK) </span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- IDR2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">/* ------- PDSR Bit Fields                          ------ */</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga7e09e929225c6338ea16cc712d83537e"> 2320</a></span>&#160;<span class="preprocessor">#define ETM_PDSR_ETMpoweredup_MASK               (0x01UL &lt;&lt; ETM_PDSR_ETMpoweredup_SHIFT)             </span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga29f3762d64e40e0061f82153d377cbaf"> 2321</a></span>&#160;<span class="preprocessor">#define ETM_PDSR_ETMpoweredup_SHIFT              0                                                   </span></div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gab14a8f62b8686a88afe601eb37c6b21f"> 2322</a></span>&#160;<span class="preprocessor">#define ETM_PDSR_ETMpoweredup(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_PDSR_ETMpoweredup_SHIFT))&amp;ETM_PDSR_ETMpoweredup_MASK) </span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- _ITMISCIN Bit Fields                     ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga69b9194c752f4c2a44510d0e7641ccc6"> 2324</a></span>&#160;<span class="preprocessor">#define ETM__ITMISCIN_EXTIN_MASK                 (0x03UL &lt;&lt; ETM__ITMISCIN_EXTIN_SHIFT)               </span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga8b3af5610717ff12c138834572fa0c81"> 2325</a></span>&#160;<span class="preprocessor">#define ETM__ITMISCIN_EXTIN_SHIFT                0                                                   </span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga08e2b1ce3b53ca37fa71717274d8b7f0"> 2326</a></span>&#160;<span class="preprocessor">#define ETM__ITMISCIN_EXTIN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM__ITMISCIN_EXTIN_SHIFT))&amp;ETM__ITMISCIN_EXTIN_MASK) </span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga4da19cee18d16eabd48e443d38c82a30"> 2327</a></span>&#160;<span class="preprocessor">#define ETM__ITMISCIN_COREHALT_MASK              (0x01UL &lt;&lt; ETM__ITMISCIN_COREHALT_SHIFT)            </span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga829477b29e5596875cd7b58bfacaa01b"> 2328</a></span>&#160;<span class="preprocessor">#define ETM__ITMISCIN_COREHALT_SHIFT             4                                                   </span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf957364417a89b3dada1d469cf92587a"> 2329</a></span>&#160;<span class="preprocessor">#define ETM__ITMISCIN_COREHALT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM__ITMISCIN_COREHALT_SHIFT))&amp;ETM__ITMISCIN_COREHALT_MASK) </span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- _ITTRIGOUT Bit Fields                    ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga13afc43c78104c135f2757ca857d45b6"> 2331</a></span>&#160;<span class="preprocessor">#define ETM__ITTRIGOUT_TRIGGER_MASK              (0x01UL &lt;&lt; ETM__ITTRIGOUT_TRIGGER_SHIFT)            </span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gacca185550cc118b47ded479268ac6c46"> 2332</a></span>&#160;<span class="preprocessor">#define ETM__ITTRIGOUT_TRIGGER_SHIFT             0                                                   </span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf7b1d381d1c17d4f4b736876bd3228dd"> 2333</a></span>&#160;<span class="preprocessor">#define ETM__ITTRIGOUT_TRIGGER(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM__ITTRIGOUT_TRIGGER_SHIFT))&amp;ETM__ITTRIGOUT_TRIGGER_MASK) </span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- _ITATBCTR2 Bit Fields                    ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf1a6552faa92926e875664677415a16f"> 2335</a></span>&#160;<span class="preprocessor">#define ETM__ITATBCTR2_ATREADY_MASK              (0x01UL &lt;&lt; ETM__ITATBCTR2_ATREADY_SHIFT)            </span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga8b28da7ed759f98668155d028ed0e799"> 2336</a></span>&#160;<span class="preprocessor">#define ETM__ITATBCTR2_ATREADY_SHIFT             0                                                   </span></div>
<div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gac7ab09d3cb190c3e07b6f94f4d13291f"> 2337</a></span>&#160;<span class="preprocessor">#define ETM__ITATBCTR2_ATREADY(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM__ITATBCTR2_ATREADY_SHIFT))&amp;ETM__ITATBCTR2_ATREADY_MASK) </span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- _ITATBCTR0 Bit Fields                    ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gadeddb8d4fcfa7f9e1b6df8bc0e4a8f05"> 2339</a></span>&#160;<span class="preprocessor">#define ETM__ITATBCTR0_ATVALID_MASK              (0x01UL &lt;&lt; ETM__ITATBCTR0_ATVALID_SHIFT)            </span></div>
<div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga3f9cefb46569e9a464a91409fdbecee3"> 2340</a></span>&#160;<span class="preprocessor">#define ETM__ITATBCTR0_ATVALID_SHIFT             0                                                   </span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga0e023277fd73ca69783edf68a8a4b3f6"> 2341</a></span>&#160;<span class="preprocessor">#define ETM__ITATBCTR0_ATVALID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM__ITATBCTR0_ATVALID_SHIFT))&amp;ETM__ITATBCTR0_ATVALID_MASK) </span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ITCTRL Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga7be21aad4fc972478fb1694943f3aabf"> 2343</a></span>&#160;<span class="preprocessor">#define ETM_ITCTRL_Mode_MASK                     (0x01UL &lt;&lt; ETM_ITCTRL_Mode_SHIFT)                   </span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga3facda2a38797ab8b82b5021cb5d838f"> 2344</a></span>&#160;<span class="preprocessor">#define ETM_ITCTRL_Mode_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga086485511a404609a1d59dba616e235d"> 2345</a></span>&#160;<span class="preprocessor">#define ETM_ITCTRL_Mode(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_ITCTRL_Mode_SHIFT))&amp;ETM_ITCTRL_Mode_MASK) </span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLAIMSET Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaadb39bde02f73aeca8f5bb1a9d529cc3"> 2347</a></span>&#160;<span class="preprocessor">#define ETM_CLAIMSET_CLAIMSET_MASK               (0x0FUL &lt;&lt; ETM_CLAIMSET_CLAIMSET_SHIFT)             </span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gabd1d79b359ae7d32bd6701439bd0447b"> 2348</a></span>&#160;<span class="preprocessor">#define ETM_CLAIMSET_CLAIMSET_SHIFT              0                                                   </span></div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga5f778ffd9ef4f6a5ef5a80c6b52e52ff"> 2349</a></span>&#160;<span class="preprocessor">#define ETM_CLAIMSET_CLAIMSET(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CLAIMSET_CLAIMSET_SHIFT))&amp;ETM_CLAIMSET_CLAIMSET_MASK) </span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLAIMCLR Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga450a15df9edbc736c6b640b375dd5035"> 2351</a></span>&#160;<span class="preprocessor">#define ETM_CLAIMCLR_CLAIMCLR_MASK               (0x0FUL &lt;&lt; ETM_CLAIMCLR_CLAIMCLR_SHIFT)             </span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga8e016531a06cd5a35acd5088da536165"> 2352</a></span>&#160;<span class="preprocessor">#define ETM_CLAIMCLR_CLAIMCLR_SHIFT              0                                                   </span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaba359e53f1d6bc76943b5205c79014be"> 2353</a></span>&#160;<span class="preprocessor">#define ETM_CLAIMCLR_CLAIMCLR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CLAIMCLR_CLAIMCLR_SHIFT))&amp;ETM_CLAIMCLR_CLAIMCLR_MASK) </span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- LAR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga9598a7d5545188951d4bf584895834ab"> 2355</a></span>&#160;<span class="preprocessor">#define ETM_LAR_WriteAccessCode_MASK             (0xFFFFFFFFUL &lt;&lt; ETM_LAR_WriteAccessCode_SHIFT)     </span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga748c8eae9492eb8ccbf8d642ddeb3f98"> 2356</a></span>&#160;<span class="preprocessor">#define ETM_LAR_WriteAccessCode_SHIFT            0                                                   </span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga8ea9cf57c7a07a4a033e344cb5ce5c6f"> 2357</a></span>&#160;<span class="preprocessor">#define ETM_LAR_WriteAccessCode(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_LAR_WriteAccessCode_SHIFT))&amp;ETM_LAR_WriteAccessCode_MASK) </span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- LSR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gacca9c153d120ef04dec9aef9640c6c9f"> 2359</a></span>&#160;<span class="preprocessor">#define ETM_LSR_IMP_MASK                         (0x01UL &lt;&lt; ETM_LSR_IMP_SHIFT)                       </span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gac23a6c42f06efc99258be16cd3e8fb60"> 2360</a></span>&#160;<span class="preprocessor">#define ETM_LSR_IMP_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga51642296315354811b204f5f3b65c8ad"> 2361</a></span>&#160;<span class="preprocessor">#define ETM_LSR_IMP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_LSR_IMP_SHIFT))&amp;ETM_LSR_IMP_MASK) </span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga236cf9a3fae641d6224aa8cbd47c3b3f"> 2362</a></span>&#160;<span class="preprocessor">#define ETM_LSR_STATUS_MASK                      (0x01UL &lt;&lt; ETM_LSR_STATUS_SHIFT)                    </span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf193218fbd913bf64fbd922d8fdbd624"> 2363</a></span>&#160;<span class="preprocessor">#define ETM_LSR_STATUS_SHIFT                     1                                                   </span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga55d6d23995b8397e3653b96dea5195d5"> 2364</a></span>&#160;<span class="preprocessor">#define ETM_LSR_STATUS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_LSR_STATUS_SHIFT))&amp;ETM_LSR_STATUS_MASK) </span></div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga95be0a58687b037de528a9b397cae4be"> 2365</a></span>&#160;<span class="preprocessor">#define ETM_LSR_s8BIT_MASK                       (0x01UL &lt;&lt; ETM_LSR_s8BIT_SHIFT)                     </span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gae89483e67fe7b4291129f8f9ec303e91"> 2366</a></span>&#160;<span class="preprocessor">#define ETM_LSR_s8BIT_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gabaf1f129ec99bb562633fef684bb7935"> 2367</a></span>&#160;<span class="preprocessor">#define ETM_LSR_s8BIT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_LSR_s8BIT_SHIFT))&amp;ETM_LSR_s8BIT_MASK) </span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- AUTHSTATUS Bit Fields                    ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf117e86f2c5b74fab8adcffd29c5bcee"> 2369</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_NSID_MASK                 (0x03UL &lt;&lt; ETM_AUTHSTATUS_NSID_SHIFT)               </span></div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga2a9752cb2ce71daeaab20be7fb36c0e9"> 2370</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_NSID_SHIFT                0                                                   </span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga169f2f65eedede0de2bf0399203da1ff"> 2371</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_NSID(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_AUTHSTATUS_NSID_SHIFT))&amp;ETM_AUTHSTATUS_NSID_MASK) </span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gabede41f75758c6180f1a29a011455acf"> 2372</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_NSNID_MASK                (0x03UL &lt;&lt; ETM_AUTHSTATUS_NSNID_SHIFT)              </span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga16150cf299728feb6551963e2202d70c"> 2373</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_NSNID_SHIFT               2                                                   </span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga61ba24aa6a1a155dab253d90083e1f4e"> 2374</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_NSNID(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_AUTHSTATUS_NSNID_SHIFT))&amp;ETM_AUTHSTATUS_NSNID_MASK) </span></div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaaf3d9d2b63850993c0b3724c5353cb2e"> 2375</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_SID_MASK                  (0x03UL &lt;&lt; ETM_AUTHSTATUS_SID_SHIFT)                </span></div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gada92833bad8002f5af0c229248dbb7b8"> 2376</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_SID_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga372d210ceb40575e253fcd1d93a3c77c"> 2377</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_SID(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_AUTHSTATUS_SID_SHIFT))&amp;ETM_AUTHSTATUS_SID_MASK) </span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaac138f5c417f227150720c015b25eb9d"> 2378</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_SNID_MASK                 (0x03UL &lt;&lt; ETM_AUTHSTATUS_SNID_SHIFT)               </span></div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga69576d95e857bf0f7602012f14fa4806"> 2379</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_SNID_SHIFT                6                                                   </span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga2ff9453edbd29da75baf382dbd74b117"> 2380</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_SNID(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_AUTHSTATUS_SNID_SHIFT))&amp;ETM_AUTHSTATUS_SNID_MASK) </span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DEVTYPE Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga2407de72c350f52aed3c5ba620b67066"> 2382</a></span>&#160;<span class="preprocessor">#define ETM_DEVTYPE_MajorType_MASK               (0x0FUL &lt;&lt; ETM_DEVTYPE_MajorType_SHIFT)             </span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga1f69cbc0a45193dc7d32ca08f7ff2ac0"> 2383</a></span>&#160;<span class="preprocessor">#define ETM_DEVTYPE_MajorType_SHIFT              0                                                   </span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gabfcd45ac829745a34818bcb2a888859f"> 2384</a></span>&#160;<span class="preprocessor">#define ETM_DEVTYPE_MajorType(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_DEVTYPE_MajorType_SHIFT))&amp;ETM_DEVTYPE_MajorType_MASK) </span></div>
<div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaa3e262ca931437fc66f348a9d21fb45f"> 2385</a></span>&#160;<span class="preprocessor">#define ETM_DEVTYPE_SubType_MASK                 (0x0FUL &lt;&lt; ETM_DEVTYPE_SubType_SHIFT)               </span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga26a64c19173816c9c42e15958b3878cf"> 2386</a></span>&#160;<span class="preprocessor">#define ETM_DEVTYPE_SubType_SHIFT                4                                                   </span></div>
<div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga9fde1a4a2e20c27e70404e9b08f84b04"> 2387</a></span>&#160;<span class="preprocessor">#define ETM_DEVTYPE_SubType(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_DEVTYPE_SubType_SHIFT))&amp;ETM_DEVTYPE_SubType_MASK) </span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PIDR4 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga868085b5d288ced559ae10d74197e6e1"> 2389</a></span>&#160;<span class="preprocessor">#define ETM_PIDR4_JEP106_MASK                    (0x0FUL &lt;&lt; ETM_PIDR4_JEP106_SHIFT)                  </span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga96d3e97a10407574304f2b6ed4bdaca6"> 2390</a></span>&#160;<span class="preprocessor">#define ETM_PIDR4_JEP106_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga09f5966576f08b8504e85e38763fcaf7"> 2391</a></span>&#160;<span class="preprocessor">#define ETM_PIDR4_JEP106(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_PIDR4_JEP106_SHIFT))&amp;ETM_PIDR4_JEP106_MASK) </span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga21caa65fd2b21cbcdc22b4e535d162b1"> 2392</a></span>&#160;<span class="preprocessor">#define ETM_PIDR4_c4KB_MASK                      (0x0FUL &lt;&lt; ETM_PIDR4_c4KB_SHIFT)                    </span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga6ab19c8200e735d2ca2a100967a62888"> 2393</a></span>&#160;<span class="preprocessor">#define ETM_PIDR4_c4KB_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga3603dfe767b94e89e6118fad458b4fc2"> 2394</a></span>&#160;<span class="preprocessor">#define ETM_PIDR4_c4KB(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_PIDR4_c4KB_SHIFT))&amp;ETM_PIDR4_c4KB_MASK) </span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PIDR5 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">/* ------- PIDR6 Bit Fields                         ------ */</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">/* ------- PIDR7 Bit Fields                         ------ */</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment">/* ------- PIDR0 Bit Fields                         ------ */</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gafd2f753fbbac715b0006f1c38ba73908"> 2399</a></span>&#160;<span class="preprocessor">#define ETM_PIDR0_PartNumber_MASK                (0xFFUL &lt;&lt; ETM_PIDR0_PartNumber_SHIFT)              </span></div>
<div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga70a016ed991c584bbbfa08648a0ab5e6"> 2400</a></span>&#160;<span class="preprocessor">#define ETM_PIDR0_PartNumber_SHIFT               0                                                   </span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga94d076b22e2e0217fe15a4c4e3a532ef"> 2401</a></span>&#160;<span class="preprocessor">#define ETM_PIDR0_PartNumber(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_PIDR0_PartNumber_SHIFT))&amp;ETM_PIDR0_PartNumber_MASK) </span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PIDR1 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gae6c3f28de09460f5b683e80af4952460"> 2403</a></span>&#160;<span class="preprocessor">#define ETM_PIDR1_PartNumber_MASK                (0x0FUL &lt;&lt; ETM_PIDR1_PartNumber_SHIFT)              </span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga14d242bcba8abc1f04c9bac002dd5981"> 2404</a></span>&#160;<span class="preprocessor">#define ETM_PIDR1_PartNumber_SHIFT               0                                                   </span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga46e83e99cdfc8c4deb32663d5834f72f"> 2405</a></span>&#160;<span class="preprocessor">#define ETM_PIDR1_PartNumber(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_PIDR1_PartNumber_SHIFT))&amp;ETM_PIDR1_PartNumber_MASK) </span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga1ab3c7208130d7425221b8586e6fe65f"> 2406</a></span>&#160;<span class="preprocessor">#define ETM_PIDR1_JEP106_identity_code_MASK      (0x0FUL &lt;&lt; ETM_PIDR1_JEP106_identity_code_SHIFT)    </span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga158d15f5ee266d679a6e5f43164c2ea6"> 2407</a></span>&#160;<span class="preprocessor">#define ETM_PIDR1_JEP106_identity_code_SHIFT     4                                                   </span></div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gae68c2de054da68aa78e07d8dc3d999e9"> 2408</a></span>&#160;<span class="preprocessor">#define ETM_PIDR1_JEP106_identity_code(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_PIDR1_JEP106_identity_code_SHIFT))&amp;ETM_PIDR1_JEP106_identity_code_MASK) </span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PIDR2 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaecd51139332d68c911b0f8e25ea2140f"> 2410</a></span>&#160;<span class="preprocessor">#define ETM_PIDR2_JEP106_identity_code_MASK      (0x07UL &lt;&lt; ETM_PIDR2_JEP106_identity_code_SHIFT)    </span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga592107b5b09eb043bf1eabd11d9de54e"> 2411</a></span>&#160;<span class="preprocessor">#define ETM_PIDR2_JEP106_identity_code_SHIFT     0                                                   </span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gabdb916e692b47946aa35856b50646ef1"> 2412</a></span>&#160;<span class="preprocessor">#define ETM_PIDR2_JEP106_identity_code(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_PIDR2_JEP106_identity_code_SHIFT))&amp;ETM_PIDR2_JEP106_identity_code_MASK) </span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga18ff3ba97336d46cdbca5c1fabc6ba84"> 2413</a></span>&#160;<span class="preprocessor">#define ETM_PIDR2_Revision_MASK                  (0x0FUL &lt;&lt; ETM_PIDR2_Revision_SHIFT)                </span></div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga7beaa3c70a244cc139b8d9a3a97fd79c"> 2414</a></span>&#160;<span class="preprocessor">#define ETM_PIDR2_Revision_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gab60a3afd904d188241677becdba30b75"> 2415</a></span>&#160;<span class="preprocessor">#define ETM_PIDR2_Revision(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_PIDR2_Revision_SHIFT))&amp;ETM_PIDR2_Revision_MASK) </span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PIDR3 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga02b4191f5e73517763ff5ed6715e9485"> 2417</a></span>&#160;<span class="preprocessor">#define ETM_PIDR3_CustomerModified_MASK          (0x0FUL &lt;&lt; ETM_PIDR3_CustomerModified_SHIFT)        </span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga7f821ebbac67a8ee547edd2376ad8cda"> 2418</a></span>&#160;<span class="preprocessor">#define ETM_PIDR3_CustomerModified_SHIFT         0                                                   </span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga9e937eb0cafe2a13b46687f0304b5ff1"> 2419</a></span>&#160;<span class="preprocessor">#define ETM_PIDR3_CustomerModified(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_PIDR3_CustomerModified_SHIFT))&amp;ETM_PIDR3_CustomerModified_MASK) </span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaff24a0ab06c426c6a3d2f7b199f7b5cf"> 2420</a></span>&#160;<span class="preprocessor">#define ETM_PIDR3_RevAnd_MASK                    (0x0FUL &lt;&lt; ETM_PIDR3_RevAnd_SHIFT)                  </span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaa67cbe11f4ba77366e20c0c451dc0f91"> 2421</a></span>&#160;<span class="preprocessor">#define ETM_PIDR3_RevAnd_SHIFT                   4                                                   </span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga39f0f9b7345d75ea4bfb1375e4766d35"> 2422</a></span>&#160;<span class="preprocessor">#define ETM_PIDR3_RevAnd(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_PIDR3_RevAnd_SHIFT))&amp;ETM_PIDR3_RevAnd_MASK) </span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CIDR0 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gabfa12efebfa3989e01e3366969f917f9"> 2424</a></span>&#160;<span class="preprocessor">#define ETM_CIDR0_Preamble_MASK                  (0xFFUL &lt;&lt; ETM_CIDR0_Preamble_SHIFT)                </span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga05dfd0dc3649b294df8ddd67e2d0cb28"> 2425</a></span>&#160;<span class="preprocessor">#define ETM_CIDR0_Preamble_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga1184bd78c098d6c748d9c57ab3d20131"> 2426</a></span>&#160;<span class="preprocessor">#define ETM_CIDR0_Preamble(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CIDR0_Preamble_SHIFT))&amp;ETM_CIDR0_Preamble_MASK) </span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CIDR1 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga6e475168e3653d43c972bfcb28e52602"> 2428</a></span>&#160;<span class="preprocessor">#define ETM_CIDR1_Preamble_MASK                  (0x0FUL &lt;&lt; ETM_CIDR1_Preamble_SHIFT)                </span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gac305bac528aeafae12a42b177ed4d880"> 2429</a></span>&#160;<span class="preprocessor">#define ETM_CIDR1_Preamble_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gafdbad5577adc7f87d9f0cfe141cd4ef3"> 2430</a></span>&#160;<span class="preprocessor">#define ETM_CIDR1_Preamble(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CIDR1_Preamble_SHIFT))&amp;ETM_CIDR1_Preamble_MASK) </span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga50b3b65c4c71be46c095b3b4c97fec7b"> 2431</a></span>&#160;<span class="preprocessor">#define ETM_CIDR1_ComponentClass_MASK            (0x0FUL &lt;&lt; ETM_CIDR1_ComponentClass_SHIFT)          </span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga6c920ba85b9214de6b5b382ee2d428e8"> 2432</a></span>&#160;<span class="preprocessor">#define ETM_CIDR1_ComponentClass_SHIFT           4                                                   </span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gae1050d3a1f08f52b78524b766516f5e6"> 2433</a></span>&#160;<span class="preprocessor">#define ETM_CIDR1_ComponentClass(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CIDR1_ComponentClass_SHIFT))&amp;ETM_CIDR1_ComponentClass_MASK) </span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CIDR2 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga17407c7cdae2feeaf4f1e5f72c821938"> 2435</a></span>&#160;<span class="preprocessor">#define ETM_CIDR2_Preamble_MASK                  (0xFFUL &lt;&lt; ETM_CIDR2_Preamble_SHIFT)                </span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaa020cb2d039907564e6c0067a6f26954"> 2436</a></span>&#160;<span class="preprocessor">#define ETM_CIDR2_Preamble_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#gaf6ce5b4e211109b9e982fc2117df722c"> 2437</a></span>&#160;<span class="preprocessor">#define ETM_CIDR2_Preamble(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CIDR2_Preamble_SHIFT))&amp;ETM_CIDR2_Preamble_MASK) </span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CIDR3 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga16ee0d9dc4c9b53a71c815344fe35fbd"> 2439</a></span>&#160;<span class="preprocessor">#define ETM_CIDR3_Preamble_MASK                  (0xFFUL &lt;&lt; ETM_CIDR3_Preamble_SHIFT)                </span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga7f4c93ca59b72e8165dee41b9ad54f57"> 2440</a></span>&#160;<span class="preprocessor">#define ETM_CIDR3_Preamble_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___e_t_m___register___masks___g_r_o_u_p.html#ga43aebffa090e8c4469c7893e362b71c0"> 2441</a></span>&#160;<span class="preprocessor">#define ETM_CIDR3_Preamble(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ETM_CIDR3_Preamble_SHIFT))&amp;ETM_CIDR3_Preamble_MASK)  </span><span class="comment">/* End group ETM_Register_Masks_GROUP </span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment">/* ETM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___e_t_m___peripheral__access__layer___g_r_o_u_p.html#ga02255feb8601eae5e9b29e55236940df"> 2447</a></span>&#160;<span class="preprocessor">#define ETM_BasePtr                    0xE0041000UL </span></div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___e_t_m___peripheral__access__layer___g_r_o_u_p.html#ga0c9f8ac491a1f0ee3073dc97265137d6"> 2448</a></span>&#160;<span class="preprocessor">#define ETM                            ((ETM_Type *) ETM_BasePtr) </span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___e_t_m___peripheral__access__layer___g_r_o_u_p.html#ga5f573e73b1defe379e4a2e666d2e47c7"> 2449</a></span>&#160;<span class="preprocessor">#define ETM_BASE_PTR                   (ETM) </span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group ETM_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment">/* ================           EWM (file:EWM_2)                     ================ */</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;</div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html"> 2471</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       EWM Structure                                                */</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a34e0683325e0f6e1eff6c5429087c5b3"> 2472</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_e_w_m___type.html#a34e0683325e0f6e1eff6c5429087c5b3">CTRL</a>;                         </div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a8b8265f982b05d0280305caedc159e37"> 2473</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t   <a class="code" href="struct_e_w_m___type.html#a8b8265f982b05d0280305caedc159e37">SERV</a>;                         </div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a9b687b81f145fcac20991b7302df9f55"> 2474</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_e_w_m___type.html#a9b687b81f145fcac20991b7302df9f55">CMPL</a>;                         </div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a940a0c8d92c5a00f70deb5b198980e43"> 2475</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_e_w_m___type.html#a940a0c8d92c5a00f70deb5b198980e43">CMPH</a>;                         </div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;} <a class="code" href="struct_e_w_m___type.html">EWM_Type</a>;</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160; <span class="comment">/* End group EWM_structs_GROUP </span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;</div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment">/* -----------     &#39;EWM&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment">/* ------- CTRL Bit Fields                          ------ */</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#ga7426f0a484ad28b92efb90ef0e3f01fd"> 2492</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_MASK                      (0x01UL &lt;&lt; EWM_CTRL_EWMEN_SHIFT)                    </span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#gafac96f184ce423d5872e0ca6e258d004"> 2493</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#ga2b23b7325df8fa73742feac3fbf5863a"> 2494</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_EWMEN_SHIFT))&amp;EWM_CTRL_EWMEN_MASK) </span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#ga24fe6289cbd9e813f99fb721d28b7bb5"> 2495</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_MASK                      (0x01UL &lt;&lt; EWM_CTRL_ASSIN_SHIFT)                    </span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#gac397960fb320e62f5c89e057e9f5ce13"> 2496</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_SHIFT                     1                                                   </span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#gaaca88cbfdf1d00590a8ef3be3db9e06d"> 2497</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_ASSIN_SHIFT))&amp;EWM_CTRL_ASSIN_MASK) </span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#ga4366a1e4b346e8a61898588faa0ca7df"> 2498</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_MASK                       (0x01UL &lt;&lt; EWM_CTRL_INEN_SHIFT)                     </span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#ga64cbcf45aac428b81d2ed6aab3cd0fe2"> 2499</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#ga07a59561c5e9261bd36e72c86b93ba30"> 2500</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_INEN_SHIFT))&amp;EWM_CTRL_INEN_MASK) </span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#gab5aba63161ed0c5524fff6007d84f06b"> 2501</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_MASK                      (0x01UL &lt;&lt; EWM_CTRL_INTEN_SHIFT)                    </span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#gae89666da54b9dba35d0ac6e74542413d"> 2502</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_SHIFT                     3                                                   </span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#ga0e534c5fa10e7006e9d09c61908faca4"> 2503</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_INTEN_SHIFT))&amp;EWM_CTRL_INTEN_MASK) </span></div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SERV Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#ga45e5d6d64deeb807800e044bb82f318f"> 2505</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_MASK                    (0xFFUL &lt;&lt; EWM_SERV_SERVICE_SHIFT)                  </span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#ga4aacdb92f0d1a2edcdf651328e741c6a"> 2506</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#gae68020a38e5cb5c1b85060cdfcaad1ef"> 2507</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_SERV_SERVICE_SHIFT))&amp;EWM_SERV_SERVICE_MASK) </span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CMPL Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#gaed4764277fd6da7338abe074b6ca509e"> 2509</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_MASK                   (0xFFUL &lt;&lt; EWM_CMPL_COMPAREL_SHIFT)                 </span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#ga34ba2acd3dfb6ac825d6ca812b4461fd"> 2510</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#gab21f922dd31c0389d2431b0bad15c34a"> 2511</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPL_COMPAREL_SHIFT))&amp;EWM_CMPL_COMPAREL_MASK) </span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CMPH Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#ga2bba159a8c0eaace911da192c1747c73"> 2513</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_MASK                   (0xFFUL &lt;&lt; EWM_CMPH_COMPAREH_SHIFT)                 </span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#ga02d5e37ee2e38be4d3654c4eb0854cb5"> 2514</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks___g_r_o_u_p.html#gae012c25873f36888e3d0302060c97be5"> 2515</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPH_COMPAREH_SHIFT))&amp;EWM_CMPH_COMPAREH_MASK)  </span><span class="comment">/* End group EWM_Register_Masks_GROUP </span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">/* EWM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral__access__layer___g_r_o_u_p.html#gafe607ad46ef91535a4ade2e074d899ff"> 2521</a></span>&#160;<span class="preprocessor">#define EWM_BasePtr                    0x40061000UL </span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral__access__layer___g_r_o_u_p.html#ga4c690a7633d3de9e8469adc23f784085"> 2522</a></span>&#160;<span class="preprocessor">#define EWM                            ((EWM_Type *) EWM_BasePtr) </span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral__access__layer___g_r_o_u_p.html#gae3454b5b37183b746362498d1fafc40c"> 2523</a></span>&#160;<span class="preprocessor">#define EWM_BASE_PTR                   (EWM) </span></div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group EWM_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment">/* ================           FMC (file:FMC_MK11D5)                ================ */</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;</div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html"> 2545</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       FMC Structure                                                */</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#ab9738b2970c2c6c4a0c5948b181154f8"> 2546</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_m_c___type.html#ab9738b2970c2c6c4a0c5948b181154f8">PFAPR</a>;                        </div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#addc2732843e4b2b25a50de98f9db47ab"> 2547</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_m_c___type.html#addc2732843e4b2b25a50de98f9db47ab">PFB0CR</a>;                       </div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#afa824c39043a1b8cc1c25fe55f72a389"> 2548</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_m_c___type.html#afa824c39043a1b8cc1c25fe55f72a389">PFB1CR</a>;                       </div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#a265f35c0555a3bcb2afb313cd9fee973"> 2549</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[61];               </div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#a82892416486ec3c1b898f3c17542fe72"> 2551</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_m_c___type.html#a82892416486ec3c1b898f3c17542fe72">S0</a>;                        </div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#a7d5486fdbe2ae89f2bb6e71f874e4ded"> 2552</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_m_c___type.html#a7d5486fdbe2ae89f2bb6e71f874e4ded">S1</a>;                        </div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;   } TAGVDW[4];                                 </div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#aa89380958b4f35d25c5e4a36a4883e5b"> 2554</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED1[56];               </div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#ab2ca30d075f0d0c38652a6fd1a3da9c9"> 2556</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_m_c___type.html#ab2ca30d075f0d0c38652a6fd1a3da9c9">S0U</a>;                       </div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#a1a937c626a9a3533c9c8ffd206f5f97e"> 2557</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_m_c___type.html#a1a937c626a9a3533c9c8ffd206f5f97e">S0L</a>;                       </div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#af4ae008985fd5b800950e6bcb3a49ffb"> 2558</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_m_c___type.html#af4ae008985fd5b800950e6bcb3a49ffb">S1U</a>;                       </div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#a3b05eb87d05de1b874b67da3af9fac0e"> 2559</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_m_c___type.html#a3b05eb87d05de1b874b67da3af9fac0e">S1L</a>;                       </div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;   } DATAW[4];                                  </div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;} <a class="code" href="struct_f_m_c___type.html">FMC_Type</a>;</div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160; <span class="comment">/* End group FMC_structs_GROUP </span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;</div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">/* -----------     &#39;FMC&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;</div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">/* ------- PFAPR Bit Fields                         ------ */</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gac1ee4a2aca52fe6f68d05ce0b43dd6b8"> 2577</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_MASK                      (0x03UL &lt;&lt; FMC_PFAPR_M0AP_SHIFT)                    </span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaff9b97ca7b6e58fe7aa92c088e2f2fe1"> 2578</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gab97b8b95ec08fb228b89f8d69109e233"> 2579</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M0AP_SHIFT))&amp;FMC_PFAPR_M0AP_MASK) </span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga8b0888db1811509a1b7581445a8a1573"> 2580</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_MASK                      (0x03UL &lt;&lt; FMC_PFAPR_M1AP_SHIFT)                    </span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gac50a9d09140ddfce2457e804b44d2ce5"> 2581</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_SHIFT                     2                                                   </span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gad2184109a8267fe065c175e7121dc572"> 2582</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M1AP_SHIFT))&amp;FMC_PFAPR_M1AP_MASK) </span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gab3e23f648e34da06b351ac745476f30c"> 2583</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_MASK                      (0x03UL &lt;&lt; FMC_PFAPR_M2AP_SHIFT)                    </span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga05f65455021f093de56e9e086f7185ee"> 2584</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga625b34ad30829e1f89f056738b94bcff"> 2585</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M2AP_SHIFT))&amp;FMC_PFAPR_M2AP_MASK) </span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gae2347dc5794bb1de5793cd2a1c31854f"> 2586</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_MASK                      (0x03UL &lt;&lt; FMC_PFAPR_M3AP_SHIFT)                    </span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gacb37659011a95dffc2216ccedfafb212"> 2587</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_SHIFT                     6                                                   </span></div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga958e56a4db58fd1840e7460f611af1fa"> 2588</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M3AP_SHIFT))&amp;FMC_PFAPR_M3AP_MASK) </span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga7a4045976082b3e527eddd6a51204aaa"> 2589</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_MASK                      (0x03UL &lt;&lt; FMC_PFAPR_M4AP_SHIFT)                    </span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gab5d59455fa080c08cf37d632a2b698cc"> 2590</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_SHIFT                     8                                                   </span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga20f0161a402dbe046613f474f38ab1e7"> 2591</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M4AP_SHIFT))&amp;FMC_PFAPR_M4AP_MASK) </span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga85d2b86b0ca3d8a66162fbf7b5394ad7"> 2592</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_MASK                      (0x03UL &lt;&lt; FMC_PFAPR_M5AP_SHIFT)                    </span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaf26c0e236405436e3ceb23fa596ce8a5"> 2593</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_SHIFT                     10                                                  </span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga999fd0b70fe768b1d7171fecf2914776"> 2594</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M5AP_SHIFT))&amp;FMC_PFAPR_M5AP_MASK) </span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaa369bff90649d5651eec5c6a306b3502"> 2595</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_MASK                      (0x03UL &lt;&lt; FMC_PFAPR_M6AP_SHIFT)                    </span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga20c7a1c28737c267b2210e13f7483628"> 2596</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_SHIFT                     12                                                  </span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga3b0984be7cff1cbfc30c8c9fe2402b9b"> 2597</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M6AP_SHIFT))&amp;FMC_PFAPR_M6AP_MASK) </span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga87c7451b98f752717c6122892b4fc9a9"> 2598</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_MASK                      (0x03UL &lt;&lt; FMC_PFAPR_M7AP_SHIFT)                    </span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga8117d628a5889cb4983db0cc892e669c"> 2599</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_SHIFT                     14                                                  </span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga9b319489763e3896418dc291ca062b1e"> 2600</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M7AP_SHIFT))&amp;FMC_PFAPR_M7AP_MASK) </span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga5f6efa8c02f2a2f04d5b62f8de35e9a9"> 2601</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_MASK                     (0x01UL &lt;&lt; FMC_PFAPR_M0PFD_SHIFT)                   </span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga5d7609bb54910d8b7be4dc3b868c040c"> 2602</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_SHIFT                    16                                                  </span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gab54c300418c80f8c0a8d4a67895c99f9"> 2603</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M0PFD_SHIFT))&amp;FMC_PFAPR_M0PFD_MASK) </span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga3288aee0551874c34ce18211489a5f74"> 2604</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_MASK                     (0x01UL &lt;&lt; FMC_PFAPR_M1PFD_SHIFT)                   </span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaf51c3aa2255cc9c8efe5c2a705593f8f"> 2605</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_SHIFT                    17                                                  </span></div>
<div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga13ec188ae626381ef51240795e79e578"> 2606</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M1PFD_SHIFT))&amp;FMC_PFAPR_M1PFD_MASK) </span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga25320b4377f5b7137bece86c278122a4"> 2607</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_MASK                     (0x01UL &lt;&lt; FMC_PFAPR_M2PFD_SHIFT)                   </span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga52792f2b60fa3fef0d38b172867adfe9"> 2608</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_SHIFT                    18                                                  </span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga3c5604b06e0733bd2f23b70524a6f62e"> 2609</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M2PFD_SHIFT))&amp;FMC_PFAPR_M2PFD_MASK) </span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga7ec6298e08ea7c43a5233d895ebb3c06"> 2610</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_MASK                     (0x01UL &lt;&lt; FMC_PFAPR_M3PFD_SHIFT)                   </span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga0de5ac6c72c9bc67057f028f4a946539"> 2611</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_SHIFT                    19                                                  </span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga270027d05b04addfaae16ac82af70b66"> 2612</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M3PFD_SHIFT))&amp;FMC_PFAPR_M3PFD_MASK) </span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaa1b82d16461f952ac2b92896f79059a3"> 2613</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_MASK                     (0x01UL &lt;&lt; FMC_PFAPR_M4PFD_SHIFT)                   </span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaf06886cc4a8e2d455cef47f111ac8a4b"> 2614</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_SHIFT                    20                                                  </span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga411ec0a4f3c1c200d714083d197b9042"> 2615</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M4PFD_SHIFT))&amp;FMC_PFAPR_M4PFD_MASK) </span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga4ac647b6c05fcd080c70febe293bd169"> 2616</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_MASK                     (0x01UL &lt;&lt; FMC_PFAPR_M5PFD_SHIFT)                   </span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga1efe3150392c8b3b9e4f42ec43bfef39"> 2617</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_SHIFT                    21                                                  </span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga4448839ccd42f5a5d64fd7f425cf3be4"> 2618</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M5PFD_SHIFT))&amp;FMC_PFAPR_M5PFD_MASK) </span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga6d5a68ef8363082c0c7077c380e7aad6"> 2619</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_MASK                     (0x01UL &lt;&lt; FMC_PFAPR_M6PFD_SHIFT)                   </span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga5ff1d949214bab253e7b426ca8fb6884"> 2620</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_SHIFT                    22                                                  </span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga7527356c0e733f4e6fcaee21182a2d0f"> 2621</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M6PFD_SHIFT))&amp;FMC_PFAPR_M6PFD_MASK) </span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gac0652379651a8388e65f2e96358b72f1"> 2622</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_MASK                     (0x01UL &lt;&lt; FMC_PFAPR_M7PFD_SHIFT)                   </span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga4589e8d60db033a3ab174e976a5d3dcf"> 2623</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_SHIFT                    23                                                  </span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga41759a32af7ed16b8a06686eca6de953"> 2624</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M7PFD_SHIFT))&amp;FMC_PFAPR_M7PFD_MASK) </span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PFB0CR Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga9eede1bc45bf3cbaf00b4e9960f5e7eb"> 2626</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_MASK                   (0x01UL &lt;&lt; FMC_PFB0CR_B0SEBE_SHIFT)                 </span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gac7bd1c5a4c5f35eb2d02351977e6a274"> 2627</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga7ef26c8091ac909b1b5628e741e53f77"> 2628</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0SEBE_SHIFT))&amp;FMC_PFB0CR_B0SEBE_MASK) </span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gab46173be15cdda210e83a041f8eeb809"> 2629</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE_MASK                    (0x01UL &lt;&lt; FMC_PFB0CR_B0IPE_SHIFT)                  </span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga9fccb996200782cf4a1ec8d2418da2e5"> 2630</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE_SHIFT                   1                                                   </span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gac9938eb8b3ad20c4ca552dc70770b1de"> 2631</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0IPE_SHIFT))&amp;FMC_PFB0CR_B0IPE_MASK) </span></div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaff35af9c8bc3c5cf2f6bf9dd76253a02"> 2632</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE_MASK                    (0x01UL &lt;&lt; FMC_PFB0CR_B0DPE_SHIFT)                  </span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gabe5b35383e6d2198f45bc66429b0ce61"> 2633</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE_SHIFT                   2                                                   </span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaa9a868df0189cdc8930a696737661ea4"> 2634</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0DPE_SHIFT))&amp;FMC_PFB0CR_B0DPE_MASK) </span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga093ec774220ef7557784c2cea999502e"> 2635</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE_MASK                    (0x01UL &lt;&lt; FMC_PFB0CR_B0ICE_SHIFT)                  </span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga7595313d5ea6aa0ddb4fa755bad06110"> 2636</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga9d640081bb0aa626c47858ddc673ae41"> 2637</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0ICE_SHIFT))&amp;FMC_PFB0CR_B0ICE_MASK) </span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga2ef77cab94225466d9301d03fc02b432"> 2638</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE_MASK                    (0x01UL &lt;&lt; FMC_PFB0CR_B0DCE_SHIFT)                  </span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaf25cde827cdccda0268d84a381fb8ab2"> 2639</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE_SHIFT                   4                                                   </span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga8d3548cde9ffc9f27b7cfc31d3160c12"> 2640</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0DCE_SHIFT))&amp;FMC_PFB0CR_B0DCE_MASK) </span></div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga2ba15c609c4ff7e43ed4d6119b704ddd"> 2641</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC_MASK                      (0x07UL &lt;&lt; FMC_PFB0CR_CRC_SHIFT)                    </span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga45e4e9c3fff1241f2d1fffa05825efc8"> 2642</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC_SHIFT                     5                                                   </span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gadcd46a402d7624898e087fc4bb20c38d"> 2643</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CRC_SHIFT))&amp;FMC_PFB0CR_CRC_MASK) </span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gac03a4c507c37a0a18312d87c64e1ec5d"> 2644</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW_MASK                     (0x03UL &lt;&lt; FMC_PFB0CR_B0MW_SHIFT)                   </span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gacfb3dd701c01e307d578e1fd0d048149"> 2645</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW_SHIFT                    17                                                  </span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga5a6f11afbd35da0cef573491fa35d7b7"> 2646</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0MW_SHIFT))&amp;FMC_PFB0CR_B0MW_MASK) </span></div>
<div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga74a064f6c3eaf054162fde2404485904"> 2647</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV_MASK                  (0x01UL &lt;&lt; FMC_PFB0CR_S_B_INV_SHIFT)                </span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaa086ecdb24a1217c39116b73aca5ac4f"> 2648</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV_SHIFT                 19                                                  </span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaba1d30d1af3d7485fcdb6ab4fad6c4b1"> 2649</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_S_B_INV_SHIFT))&amp;FMC_PFB0CR_S_B_INV_MASK) </span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gad64b080bc4174e9af7d04246befca017"> 2650</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_MASK                 (0x0FUL &lt;&lt; FMC_PFB0CR_CINV_WAY_SHIFT)               </span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga987dfe8d13ee805246f048943fcb9ee5"> 2651</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_SHIFT                20                                                  </span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga7479958e36ef48e44a9342dde2f075df"> 2652</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CINV_WAY_SHIFT))&amp;FMC_PFB0CR_CINV_WAY_MASK) </span></div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga84cd7c7d92e93b07f7c0f8d7cf003b98"> 2653</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_MASK                 (0x0FUL &lt;&lt; FMC_PFB0CR_CLCK_WAY_SHIFT)               </span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga3629d923b58bcbe6202254d72c69fab9"> 2654</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_SHIFT                24                                                  </span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga891aff14fe52073658bd2479dffb4681"> 2655</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CLCK_WAY_SHIFT))&amp;FMC_PFB0CR_CLCK_WAY_MASK) </span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga6231856131c9747d8bf0b2bebcf4f172"> 2656</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC_MASK                   (0x0FUL &lt;&lt; FMC_PFB0CR_B0RWSC_SHIFT)                 </span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gafc34ff86025a1657d05d3f6a2de1ec7f"> 2657</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC_SHIFT                  28                                                  </span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga0741c38adeb4e926ab47b65f71ab369d"> 2658</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0RWSC_SHIFT))&amp;FMC_PFB0CR_B0RWSC_MASK) </span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PFB1CR Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga420c5676807fc85197707ac092c58221"> 2660</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_MASK                   (0x01UL &lt;&lt; FMC_PFB1CR_B1SEBE_SHIFT)                 </span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga8666915cae16d07904756da796935f3c"> 2661</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga55025cfccb1b909fc00617c407df7b60"> 2662</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1SEBE_SHIFT))&amp;FMC_PFB1CR_B1SEBE_MASK) </span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga282ed00b64bb32336610c04d1404e86d"> 2663</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE_MASK                    (0x01UL &lt;&lt; FMC_PFB1CR_B1IPE_SHIFT)                  </span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga6685876e76f4ea584622a68f6bea6b56"> 2664</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE_SHIFT                   1                                                   </span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga53af3def25653a71796468a4910dfd09"> 2665</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1IPE_SHIFT))&amp;FMC_PFB1CR_B1IPE_MASK) </span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gad8ceabcc8b8c9f94ac2216c3bf87f3af"> 2666</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE_MASK                    (0x01UL &lt;&lt; FMC_PFB1CR_B1DPE_SHIFT)                  </span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga9a6d2f7bfce24b100a34731744602db7"> 2667</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE_SHIFT                   2                                                   </span></div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga914e569e482b82ed71fb64527e1fee3d"> 2668</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1DPE_SHIFT))&amp;FMC_PFB1CR_B1DPE_MASK) </span></div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga54e7a000de93d88f2b6287e197890347"> 2669</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE_MASK                    (0x01UL &lt;&lt; FMC_PFB1CR_B1ICE_SHIFT)                  </span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gab0d831cd340d45b11c048d8a51bb9e15"> 2670</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gab4bbc910ce20842605a3ffd0760fdda6"> 2671</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1ICE_SHIFT))&amp;FMC_PFB1CR_B1ICE_MASK) </span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaa101cb7bed362dfe0e710d0215b4b150"> 2672</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE_MASK                    (0x01UL &lt;&lt; FMC_PFB1CR_B1DCE_SHIFT)                  </span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga47fc3edc8a93d72c87293c77167eb953"> 2673</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE_SHIFT                   4                                                   </span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga7ec9057e4aa626be90691effa78513c8"> 2674</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1DCE_SHIFT))&amp;FMC_PFB1CR_B1DCE_MASK) </span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga06524893e4c90b6159ef3dbd4ad4c876"> 2675</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW_MASK                     (0x03UL &lt;&lt; FMC_PFB1CR_B1MW_SHIFT)                   </span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga2a6575dba057107bf40bb006ff912294"> 2676</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW_SHIFT                    17                                                  </span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga57e60313cf505baa2cbfb48138a4d746"> 2677</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1MW_SHIFT))&amp;FMC_PFB1CR_B1MW_MASK) </span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga3ab917a9071f70118eaabd80f2ec08e4"> 2678</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC_MASK                   (0x0FUL &lt;&lt; FMC_PFB1CR_B1RWSC_SHIFT)                 </span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga72daab1c5e2db3b1e521590edc2a153a"> 2679</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC_SHIFT                  28                                                  </span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga6559adf24ec0a32fe28703fafd6a235e"> 2680</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1RWSC_SHIFT))&amp;FMC_PFB1CR_B1RWSC_MASK) </span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- S0 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga113db471a827f726f32c7b152b3e7443"> 2682</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD0_valid_MASK                    (0x01UL &lt;&lt; FMC_TAGVD0_valid_SHIFT)                  </span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gac326dfee81860dc2b097f0583e1c656a"> 2683</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD0_valid_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaf1d2cf373dad700c93f1d4ac5558d851"> 2684</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD0_valid(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVD0_valid_SHIFT))&amp;FMC_TAGVD0_valid_MASK) </span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gabda92609367a289d8c1fe5b854f8251e"> 2685</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD0_tag_MASK                      (0x7FFFUL &lt;&lt; FMC_TAGVD0_tag_SHIFT)                  </span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gad6a6ae2256ddf60524d1c889e681154c"> 2686</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD0_tag_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga3396b321ea3e00b79a0548250557b50f"> 2687</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD0_tag(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVD0_tag_SHIFT))&amp;FMC_TAGVD0_tag_MASK) </span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- S0U Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaa739d18be79dd1a5f85f2e52c28c2429"> 2689</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0U_data_MASK                    (0xFFFFFFFFUL &lt;&lt; FMC_DATAW0U_data_SHIFT)            </span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga0bc83dbdeb72be433ed9ca21550a1b95"> 2690</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0U_data_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gab8c2accebb1643d919fbdc5f59e5bf34"> 2691</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0U_data(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATAW0U_data_SHIFT))&amp;FMC_DATAW0U_data_MASK) </span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- S0L Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#gaacf185b20dbe3e2cf798100ff418ab81"> 2693</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0L_data_MASK                    (0xFFFFFFFFUL &lt;&lt; FMC_DATAW0L_data_SHIFT)            </span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga2b25022de44ecf4d0de06e01df854827"> 2694</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0L_data_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks___g_r_o_u_p.html#ga852689e35628a9cbaa8bad320dc2b02d"> 2695</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0L_data(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATAW0L_data_SHIFT))&amp;FMC_DATAW0L_data_MASK)  </span><span class="comment">/* End group FMC_Register_Masks_GROUP </span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;</div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">/* FMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral__access__layer___g_r_o_u_p.html#ga0a324493d89cf42284f76e8cc2641728"> 2701</a></span>&#160;<span class="preprocessor">#define FMC_BasePtr                    0x4001F000UL </span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral__access__layer___g_r_o_u_p.html#ga970254e6dadedc433f57d43709636664"> 2702</a></span>&#160;<span class="preprocessor">#define FMC                            ((FMC_Type *) FMC_BasePtr) </span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral__access__layer___g_r_o_u_p.html#ga0a740437b573e32e6b932bf729485fd9"> 2703</a></span>&#160;<span class="preprocessor">#define FMC_BASE_PTR                   (FMC) </span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group FMC_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;</div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="comment">/* ================           FPB (file:FPB)                       ================ */</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;</div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html"> 2725</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       FPB Structure                                                */</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#a7cbfc65e88cb031cc84ea3761c8298a1"> 2726</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_p_b___type.html#a7cbfc65e88cb031cc84ea3761c8298a1">CTRL</a>;                         </div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#ab77b4864da3901a8851ebe0b4984664d"> 2727</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_p_b___type.html#ab77b4864da3901a8851ebe0b4984664d">REMAP</a>;                        </div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#a4c7c535d6aaff1d260d18381eca14327"> 2728</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  COMP[8];                      </div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#aded43b36f1443e02715449ec8c0f7e86"> 2729</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[1002];             </div>
<div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#a3830672923b12b0276c5b5142ae30bf9"> 2730</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_f_p_b___type.html#a3830672923b12b0276c5b5142ae30bf9">PID4</a>;                         </div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#a78876dcd7588e59082a0610d16e2f668"> 2731</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_f_p_b___type.html#a78876dcd7588e59082a0610d16e2f668">PID5</a>;                         </div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#a2faa453602a0e57b60078d452755dccc"> 2732</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_f_p_b___type.html#a2faa453602a0e57b60078d452755dccc">PID6</a>;                         </div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#acff6ba1e632154de51fb3e52a46d0804"> 2733</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_f_p_b___type.html#acff6ba1e632154de51fb3e52a46d0804">PID7</a>;                         </div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#a1ae6d941059f28f20cd19703eb0008a3"> 2734</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_f_p_b___type.html#a1ae6d941059f28f20cd19703eb0008a3">PID0</a>;                         </div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#acc3393e4c5db6d49c70d98454d72ab15"> 2735</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_f_p_b___type.html#acc3393e4c5db6d49c70d98454d72ab15">PID1</a>;                         </div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#a62d67a0c35d0a80491245a97c30d2be3"> 2736</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_f_p_b___type.html#a62d67a0c35d0a80491245a97c30d2be3">PID2</a>;                         </div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#a095cd55347164827d0fcf24209236aca"> 2737</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_f_p_b___type.html#a095cd55347164827d0fcf24209236aca">PID3</a>;                         </div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#a51e32d3e39c32c4e2b5c9272fcb7a12c"> 2738</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_f_p_b___type.html#a51e32d3e39c32c4e2b5c9272fcb7a12c">CID0</a>;                         </div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#a3657c1d3ec328fa170c1384d36bbccfc"> 2739</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_f_p_b___type.html#a3657c1d3ec328fa170c1384d36bbccfc">CID1</a>;                         </div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#aa71311e6b1a9e9a2c32a154a46273627"> 2740</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_f_p_b___type.html#aa71311e6b1a9e9a2c32a154a46273627">CID2</a>;                         </div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="struct_f_p_b___type.html#aaad047ec5ede78fa7863ce8ac1c36723"> 2741</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_f_p_b___type.html#aaad047ec5ede78fa7863ce8ac1c36723">CID3</a>;                         </div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;} <a class="code" href="struct_f_p_b___type.html">FPB_Type</a>;</div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160; <span class="comment">/* End group FPB_structs_GROUP </span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;</div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment">/* -----------     &#39;FPB&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">/* ------- CTRL Bit Fields                          ------ */</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga454b7bcafada1e9475a7b7ddecce3ab9"> 2758</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_ENABLE_MASK                     (0x01UL &lt;&lt; FPB_CTRL_ENABLE_SHIFT)                   </span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga579e70bb6523be8b1b4d071726e1bba8"> 2759</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_ENABLE_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gadc6aa73d47a308e1ae65bbf891e6a320"> 2760</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_ENABLE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_CTRL_ENABLE_SHIFT))&amp;FPB_CTRL_ENABLE_MASK) </span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga0047a440118e9569f60542793b504a01"> 2761</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_KEY_MASK                        (0x01UL &lt;&lt; FPB_CTRL_KEY_SHIFT)                      </span></div>
<div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga9ff08b4be83876b950d25d7f02d89ed5"> 2762</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_KEY_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gaeb43dab9297b7e272b5aa1950dad59af"> 2763</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_KEY(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_CTRL_KEY_SHIFT))&amp;FPB_CTRL_KEY_MASK) </span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga109296570e6b850e53b6c0b421109925"> 2764</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_NUM_CODE_least_MASK             (0x0FUL &lt;&lt; FPB_CTRL_NUM_CODE_least_SHIFT)           </span></div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga8b563bbf353682eb3869a5776c916564"> 2765</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_NUM_CODE_least_SHIFT            4                                                   </span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga978920dd8de2b1847665db11eb40ad02"> 2766</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_NUM_CODE_least(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_CTRL_NUM_CODE_least_SHIFT))&amp;FPB_CTRL_NUM_CODE_least_MASK) </span></div>
<div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gaa621fd596a273155a561d3bda7744f6c"> 2767</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_NUM_LIT_MASK                    (0x0FUL &lt;&lt; FPB_CTRL_NUM_LIT_SHIFT)                  </span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga93df705d8808fbb68e43c3a1e7ad3e69"> 2768</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_NUM_LIT_SHIFT                   8                                                   </span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gaea40e96fde2d586cb86354d44b548ff7"> 2769</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_NUM_LIT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_CTRL_NUM_LIT_SHIFT))&amp;FPB_CTRL_NUM_LIT_MASK) </span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga97421fcb72eefebe3d2e9a587fc23d6d"> 2770</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_NUM_CODE_most_MASK              (0x07UL &lt;&lt; FPB_CTRL_NUM_CODE_most_SHIFT)            </span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga3fe1542f7ff389dbf239a5f408ef14bb"> 2771</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_NUM_CODE_most_SHIFT             12                                                  </span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gaa8ac31684871dd4336325401675c21b1"> 2772</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_NUM_CODE_most(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_CTRL_NUM_CODE_most_SHIFT))&amp;FPB_CTRL_NUM_CODE_most_MASK) </span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- REMAP Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gab30c3eb374808d8e624a46ef5db38919"> 2774</a></span>&#160;<span class="preprocessor">#define FPB_REMAP_REMAP_MASK                     (0xFFFFFFUL &lt;&lt; FPB_REMAP_REMAP_SHIFT)               </span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga3bb732f37fb64e9ce7d12e6f78893a67"> 2775</a></span>&#160;<span class="preprocessor">#define FPB_REMAP_REMAP_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gae7b93564562ef78eff065497d53a6f0b"> 2776</a></span>&#160;<span class="preprocessor">#define FPB_REMAP_REMAP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_REMAP_REMAP_SHIFT))&amp;FPB_REMAP_REMAP_MASK) </span></div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gac95e114139118537c0decef632997113"> 2777</a></span>&#160;<span class="preprocessor">#define FPB_REMAP_RMPSPT_MASK                    (0x01UL &lt;&lt; FPB_REMAP_RMPSPT_SHIFT)                  </span></div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gae045abf24d30c676dd93f47217195801"> 2778</a></span>&#160;<span class="preprocessor">#define FPB_REMAP_RMPSPT_SHIFT                   29                                                  </span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga2bf19b925ce5677334330cfa79adff5d"> 2779</a></span>&#160;<span class="preprocessor">#define FPB_REMAP_RMPSPT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_REMAP_RMPSPT_SHIFT))&amp;FPB_REMAP_RMPSPT_MASK) </span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- COMP Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga75135773736c289be7f707ceeae54a1f"> 2781</a></span>&#160;<span class="preprocessor">#define FPB_COMP_ENABLE_MASK                     (0x01UL &lt;&lt; FPB_COMP_ENABLE_SHIFT)                   </span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga7586e188cee1109692a00befcb77e4bc"> 2782</a></span>&#160;<span class="preprocessor">#define FPB_COMP_ENABLE_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga7cba94b5e6a7bffbf72fe3668ee39b72"> 2783</a></span>&#160;<span class="preprocessor">#define FPB_COMP_ENABLE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_COMP_ENABLE_SHIFT))&amp;FPB_COMP_ENABLE_MASK) </span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga17a36d157113bf5fe37538e34d6c391d"> 2784</a></span>&#160;<span class="preprocessor">#define FPB_COMP_COMP_MASK                       (0x7FFFFFFUL &lt;&lt; FPB_COMP_COMP_SHIFT)                </span></div>
<div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga5e8ee2403ffb0e9b899af39396a8527f"> 2785</a></span>&#160;<span class="preprocessor">#define FPB_COMP_COMP_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga7b4830aa38e13d8705376ecb0522aca5"> 2786</a></span>&#160;<span class="preprocessor">#define FPB_COMP_COMP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_COMP_COMP_SHIFT))&amp;FPB_COMP_COMP_MASK) </span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gafe084d8a9e82d415ff7785e3105ba91f"> 2787</a></span>&#160;<span class="preprocessor">#define FPB_COMP_REPLACE_MASK                    (0x03UL &lt;&lt; FPB_COMP_REPLACE_SHIFT)                  </span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gaf6de35cf03437fd222a177127cb25387"> 2788</a></span>&#160;<span class="preprocessor">#define FPB_COMP_REPLACE_SHIFT                   30                                                  </span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gada7926c118d1c3fd8dde6caa9b580c66"> 2789</a></span>&#160;<span class="preprocessor">#define FPB_COMP_REPLACE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_COMP_REPLACE_SHIFT))&amp;FPB_COMP_REPLACE_MASK) </span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PID4 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga8d0550759ea0041678f7de3fc9067b4d"> 2791</a></span>&#160;<span class="preprocessor">#define FPB_PID4_JEP106_MASK                     (0x0FUL &lt;&lt; FPB_PID4_JEP106_SHIFT)                   </span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga1cb381285ae8a5fa74e0524a5284f9ad"> 2792</a></span>&#160;<span class="preprocessor">#define FPB_PID4_JEP106_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga7039f4d32c4021fbe424e206aacbecb2"> 2793</a></span>&#160;<span class="preprocessor">#define FPB_PID4_JEP106(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_PID4_JEP106_SHIFT))&amp;FPB_PID4_JEP106_MASK) </span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga5b0e1ea435e4f0b630bb78641763cbe3"> 2794</a></span>&#160;<span class="preprocessor">#define FPB_PID4_c4KB_MASK                       (0x0FUL &lt;&lt; FPB_PID4_c4KB_SHIFT)                     </span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga2f0264af31515fa7230020cdf40a69c7"> 2795</a></span>&#160;<span class="preprocessor">#define FPB_PID4_c4KB_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga160b6e3fe3519657189455b75ac26ffa"> 2796</a></span>&#160;<span class="preprocessor">#define FPB_PID4_c4KB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_PID4_c4KB_SHIFT))&amp;FPB_PID4_c4KB_MASK) </span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PID5 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">/* ------- PID6 Bit Fields                          ------ */</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">/* ------- PID7 Bit Fields                          ------ */</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">/* ------- PID0 Bit Fields                          ------ */</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga0e6ff5c750ce31e507a4301477291b24"> 2801</a></span>&#160;<span class="preprocessor">#define FPB_PID0_PartNumber_MASK                 (0xFFUL &lt;&lt; FPB_PID0_PartNumber_SHIFT)               </span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga2ded49d53facb423a161a5057f419b46"> 2802</a></span>&#160;<span class="preprocessor">#define FPB_PID0_PartNumber_SHIFT                0                                                   </span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga26753b9a8c36422195029ba22969d740"> 2803</a></span>&#160;<span class="preprocessor">#define FPB_PID0_PartNumber(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_PID0_PartNumber_SHIFT))&amp;FPB_PID0_PartNumber_MASK) </span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PID1 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga7a974cae72d00971f027099a98368ddb"> 2805</a></span>&#160;<span class="preprocessor">#define FPB_PID1_PartNumber_MASK                 (0x0FUL &lt;&lt; FPB_PID1_PartNumber_SHIFT)               </span></div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gac74f13e813c4f3befbba1a52c8c6626e"> 2806</a></span>&#160;<span class="preprocessor">#define FPB_PID1_PartNumber_SHIFT                0                                                   </span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gaab74543a19c5344298ac680011ac761d"> 2807</a></span>&#160;<span class="preprocessor">#define FPB_PID1_PartNumber(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_PID1_PartNumber_SHIFT))&amp;FPB_PID1_PartNumber_MASK) </span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gada6d79576c8c2d170b21c4c280ebcbc5"> 2808</a></span>&#160;<span class="preprocessor">#define FPB_PID1_JEP106_identity_code_MASK       (0x0FUL &lt;&lt; FPB_PID1_JEP106_identity_code_SHIFT)     </span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga0cae696eeccd6e4487022dd154c09856"> 2809</a></span>&#160;<span class="preprocessor">#define FPB_PID1_JEP106_identity_code_SHIFT      4                                                   </span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gac9474abcc95541fdf6d1d9886085a61d"> 2810</a></span>&#160;<span class="preprocessor">#define FPB_PID1_JEP106_identity_code(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_PID1_JEP106_identity_code_SHIFT))&amp;FPB_PID1_JEP106_identity_code_MASK) </span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PID2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga4fe8cbd549080279928c51df00100fce"> 2812</a></span>&#160;<span class="preprocessor">#define FPB_PID2_JEP106_identity_code_MASK       (0x07UL &lt;&lt; FPB_PID2_JEP106_identity_code_SHIFT)     </span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga36fba0ea43a9e3331d6b86a95a64032a"> 2813</a></span>&#160;<span class="preprocessor">#define FPB_PID2_JEP106_identity_code_SHIFT      0                                                   </span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga84ca91d86ba9bfede0ac126c644720d7"> 2814</a></span>&#160;<span class="preprocessor">#define FPB_PID2_JEP106_identity_code(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_PID2_JEP106_identity_code_SHIFT))&amp;FPB_PID2_JEP106_identity_code_MASK) </span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gab5ab79b0610333cb6a1767059daf407b"> 2815</a></span>&#160;<span class="preprocessor">#define FPB_PID2_Revision_MASK                   (0x0FUL &lt;&lt; FPB_PID2_Revision_SHIFT)                 </span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga3bee22725266e727c39750c3fdaa0084"> 2816</a></span>&#160;<span class="preprocessor">#define FPB_PID2_Revision_SHIFT                  4                                                   </span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga8b4795024799cd07fef52c0e69b52a96"> 2817</a></span>&#160;<span class="preprocessor">#define FPB_PID2_Revision(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_PID2_Revision_SHIFT))&amp;FPB_PID2_Revision_MASK) </span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PID3 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gaeb651c5b4119600158f28feca7d862a4"> 2819</a></span>&#160;<span class="preprocessor">#define FPB_PID3_CustomerModified_MASK           (0x0FUL &lt;&lt; FPB_PID3_CustomerModified_SHIFT)         </span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gaefdb313e21ebadcce55f78d659bd56cb"> 2820</a></span>&#160;<span class="preprocessor">#define FPB_PID3_CustomerModified_SHIFT          0                                                   </span></div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga3961658526a650fb8ac475a35ebd021a"> 2821</a></span>&#160;<span class="preprocessor">#define FPB_PID3_CustomerModified(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_PID3_CustomerModified_SHIFT))&amp;FPB_PID3_CustomerModified_MASK) </span></div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga9e5caf046a80700bf3639fa64da66c77"> 2822</a></span>&#160;<span class="preprocessor">#define FPB_PID3_RevAnd_MASK                     (0x0FUL &lt;&lt; FPB_PID3_RevAnd_SHIFT)                   </span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gaa129bca0338ac8ba5787d5922f7044df"> 2823</a></span>&#160;<span class="preprocessor">#define FPB_PID3_RevAnd_SHIFT                    4                                                   </span></div>
<div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga41ae7f27011f45b0337242da97b3330f"> 2824</a></span>&#160;<span class="preprocessor">#define FPB_PID3_RevAnd(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_PID3_RevAnd_SHIFT))&amp;FPB_PID3_RevAnd_MASK) </span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CID0 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga20464e49f07da5aa19cac6eed92fe213"> 2826</a></span>&#160;<span class="preprocessor">#define FPB_CID0_Preamble_MASK                   (0xFFUL &lt;&lt; FPB_CID0_Preamble_SHIFT)                 </span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gad9a9da61a3041b969d56e1e06691cfbe"> 2827</a></span>&#160;<span class="preprocessor">#define FPB_CID0_Preamble_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga7eaee3bb93d7a64bf54060fe850b144b"> 2828</a></span>&#160;<span class="preprocessor">#define FPB_CID0_Preamble(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_CID0_Preamble_SHIFT))&amp;FPB_CID0_Preamble_MASK) </span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CID1 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga8a9db784d5a6402fa5bb956ed99dfdcd"> 2830</a></span>&#160;<span class="preprocessor">#define FPB_CID1_Preamble_MASK                   (0x0FUL &lt;&lt; FPB_CID1_Preamble_SHIFT)                 </span></div>
<div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga6b8758935e7030a4e24f5fe28ea43052"> 2831</a></span>&#160;<span class="preprocessor">#define FPB_CID1_Preamble_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gabdf7dd0b8c2a748705fb5ef824a327e0"> 2832</a></span>&#160;<span class="preprocessor">#define FPB_CID1_Preamble(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_CID1_Preamble_SHIFT))&amp;FPB_CID1_Preamble_MASK) </span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga38c802337e3812b46f8a61f551dcdcb3"> 2833</a></span>&#160;<span class="preprocessor">#define FPB_CID1_ComponentClass_MASK             (0x0FUL &lt;&lt; FPB_CID1_ComponentClass_SHIFT)           </span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gadc8e62c17ce921fe3aea705cc7040998"> 2834</a></span>&#160;<span class="preprocessor">#define FPB_CID1_ComponentClass_SHIFT            4                                                   </span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga80c6d8250da16e9617c02b76fdeb29dc"> 2835</a></span>&#160;<span class="preprocessor">#define FPB_CID1_ComponentClass(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_CID1_ComponentClass_SHIFT))&amp;FPB_CID1_ComponentClass_MASK) </span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CID2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gabed94bee85d6977ae074c392385b6881"> 2837</a></span>&#160;<span class="preprocessor">#define FPB_CID2_Preamble_MASK                   (0xFFUL &lt;&lt; FPB_CID2_Preamble_SHIFT)                 </span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga65f91cd91b9770e119b947957fe2bb02"> 2838</a></span>&#160;<span class="preprocessor">#define FPB_CID2_Preamble_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga52fb870992915b61bd99cadafb5b34b6"> 2839</a></span>&#160;<span class="preprocessor">#define FPB_CID2_Preamble(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_CID2_Preamble_SHIFT))&amp;FPB_CID2_Preamble_MASK) </span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CID3 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#ga6b18a0d89cdc1d3be7e24b6c35fbee26"> 2841</a></span>&#160;<span class="preprocessor">#define FPB_CID3_Preamble_MASK                   (0xFFUL &lt;&lt; FPB_CID3_Preamble_SHIFT)                 </span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gac6015830a0bfb793962ab5eaa03ebfa1"> 2842</a></span>&#160;<span class="preprocessor">#define FPB_CID3_Preamble_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___f_p_b___register___masks___g_r_o_u_p.html#gacde929aac7efbc481d995bbeb20cd608"> 2843</a></span>&#160;<span class="preprocessor">#define FPB_CID3_Preamble(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FPB_CID3_Preamble_SHIFT))&amp;FPB_CID3_Preamble_MASK)  </span><span class="comment">/* End group FPB_Register_Masks_GROUP </span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;</div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="comment">/* FPB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___f_p_b___peripheral__access__layer___g_r_o_u_p.html#ga74a8d4604ba23a53f67d09d450a3649d"> 2849</a></span>&#160;<span class="preprocessor">#define FPB_BasePtr                    0xE0002000UL </span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___f_p_b___peripheral__access__layer___g_r_o_u_p.html#ga2a5de2acdd9267b75652bdc1d9a251a7"> 2850</a></span>&#160;<span class="preprocessor">#define FPB                            ((FPB_Type *) FPB_BasePtr) </span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___f_p_b___peripheral__access__layer___g_r_o_u_p.html#ga95d994c97f967ce02339465def6bac95"> 2851</a></span>&#160;<span class="preprocessor">#define FPB_BASE_PTR                   (FPB) </span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group FPB_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;</div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="comment">/* ================           FTFL (file:FTFL)                     ================ */</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;</div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html"> 2873</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       FTFL Structure                                               */</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a0d820ab31c6df85119c6391dc9f1f051"> 2874</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#a0d820ab31c6df85119c6391dc9f1f051">FSTAT</a>;                        </div>
<div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#af38d2317584c77c0b55dbcd5af6ead65"> 2875</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#af38d2317584c77c0b55dbcd5af6ead65">FCNFG</a>;                        </div>
<div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#ac9e28cd551640600df7f64b7a35180d6"> 2876</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_f_t_f_l___type.html#ac9e28cd551640600df7f64b7a35180d6">FSEC</a>;                         </div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a4206d682df29b11dbf23f4b3940f4dff"> 2877</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_f_t_f_l___type.html#a4206d682df29b11dbf23f4b3940f4dff">FOPT</a>;                         </div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a64e838064f127564420c037cb1facf05"> 2878</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#a64e838064f127564420c037cb1facf05">FCCOB3</a>;                       </div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a865ee1de7d3f4a65d9a077c337f10768"> 2879</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#a865ee1de7d3f4a65d9a077c337f10768">FCCOB2</a>;                       </div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#aa4b75cd929281e4b38c12c9a76a9b78f"> 2880</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#aa4b75cd929281e4b38c12c9a76a9b78f">FCCOB1</a>;                       </div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a5023d599178ad74b4d5762f51d1cba38"> 2881</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#a5023d599178ad74b4d5762f51d1cba38">FCCOB0</a>;                       </div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#aa03eba1524fbb63a8756918660b9a40c"> 2882</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#aa03eba1524fbb63a8756918660b9a40c">FCCOB7</a>;                       </div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a74c3b1724bbc3b00eb6f7f0eedb90a9e"> 2883</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#a74c3b1724bbc3b00eb6f7f0eedb90a9e">FCCOB6</a>;                       </div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a13450abe2f8043f2aecce60a002afa2b"> 2884</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#a13450abe2f8043f2aecce60a002afa2b">FCCOB5</a>;                       </div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#aeec890d71762ab0740e26d25011e2046"> 2885</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#aeec890d71762ab0740e26d25011e2046">FCCOB4</a>;                       </div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#ad4ea1558e87a62850b6e2e830a00ca99"> 2886</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#ad4ea1558e87a62850b6e2e830a00ca99">FCCOBB</a>;                       </div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a92f4fd98cef92514a5b3349a87e251dc"> 2887</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#a92f4fd98cef92514a5b3349a87e251dc">FCCOBA</a>;                       </div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a83e58cd38ec29c970707b3cdc0eede3d"> 2888</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#a83e58cd38ec29c970707b3cdc0eede3d">FCCOB9</a>;                       </div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#af0abb27e1d6d1ca50f4ab54b0f79aee2"> 2889</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#af0abb27e1d6d1ca50f4ab54b0f79aee2">FCCOB8</a>;                       </div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a49744680a0ed6f22223ee4004bc6144c"> 2890</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#a49744680a0ed6f22223ee4004bc6144c">FPROT3</a>;                       </div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a279a8046f2080b0e52742997f48d6dc9"> 2891</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#a279a8046f2080b0e52742997f48d6dc9">FPROT2</a>;                       </div>
<div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a4c6789725037e453d892ad87989c6091"> 2892</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#a4c6789725037e453d892ad87989c6091">FPROT1</a>;                       </div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#aab0f659ba4ee8d05730e11ffc12a9fcf"> 2893</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#aab0f659ba4ee8d05730e11ffc12a9fcf">FPROT0</a>;                       </div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#a2c14abc7353d4b460ceb3fcd1267feef"> 2894</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t  <a class="code" href="struct_f_t_f_l___type.html#a2c14abc7353d4b460ceb3fcd1267feef">RESERVED0</a>;                   </div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#aaae4af1399665688218a908ecd6089f2"> 2895</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#aaae4af1399665688218a908ecd6089f2">FEPROT</a>;                       </div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="struct_f_t_f_l___type.html#ac1b1892634811f3572bfee2f26bf3a63"> 2896</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_f_t_f_l___type.html#ac1b1892634811f3572bfee2f26bf3a63">FDPROT</a>;                       </div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;} <a class="code" href="struct_f_t_f_l___type.html">FTFL_Type</a>;</div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160; <span class="comment">/* End group FTFL_structs_GROUP </span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;</div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment">/* -----------     &#39;FTFL&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;</div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">/* ------- FSTAT Bit Fields                         ------ */</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gad88c4e31804691b13fa67b4e36bca9ae"> 2913</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_MGSTAT0_MASK                  (0x01UL &lt;&lt; FTFL_FSTAT_MGSTAT0_SHIFT)                </span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gae33faa3f10ce55c1955c3bc20190e189"> 2914</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_MGSTAT0_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga8d3957cb5a4da2de20f9798935819762"> 2915</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_MGSTAT0(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSTAT_MGSTAT0_SHIFT))&amp;FTFL_FSTAT_MGSTAT0_MASK) </span></div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga01be669b3badf964a2db479cc61155b1"> 2916</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_FPVIOL_MASK                   (0x01UL &lt;&lt; FTFL_FSTAT_FPVIOL_SHIFT)                 </span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga45d86da8dc4233e6882aad64743b3449"> 2917</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_FPVIOL_SHIFT                  4                                                   </span></div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gab29f5fe6fe1fc2e26bf55a167057739a"> 2918</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_FPVIOL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSTAT_FPVIOL_SHIFT))&amp;FTFL_FSTAT_FPVIOL_MASK) </span></div>
<div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga5ce6aed459fb58e0c75f6b46a34dc3e3"> 2919</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_ACCERR_MASK                   (0x01UL &lt;&lt; FTFL_FSTAT_ACCERR_SHIFT)                 </span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga96524c0503f7920b242fd345e33246d6"> 2920</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_ACCERR_SHIFT                  5                                                   </span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga9171636d9841d36e125b994deaafedff"> 2921</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_ACCERR(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSTAT_ACCERR_SHIFT))&amp;FTFL_FSTAT_ACCERR_MASK) </span></div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga8aa3ae8a1526551f7f85657da0524ba2"> 2922</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_RDCOLERR_MASK                 (0x01UL &lt;&lt; FTFL_FSTAT_RDCOLERR_SHIFT)               </span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga5e3cd3ca714a0f565cd8faf77c8dbc93"> 2923</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_RDCOLERR_SHIFT                6                                                   </span></div>
<div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga230efc097d405c17abd8a1a2237327e4"> 2924</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_RDCOLERR(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSTAT_RDCOLERR_SHIFT))&amp;FTFL_FSTAT_RDCOLERR_MASK) </span></div>
<div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gad156c3b7ab8792f982703b7353612b01"> 2925</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_CCIF_MASK                     (0x01UL &lt;&lt; FTFL_FSTAT_CCIF_SHIFT)                   </span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga62035ccf898d9dd64ce71697fb22491e"> 2926</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_CCIF_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gacb8719bb098d52bc9dc9295d769a6c66"> 2927</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_CCIF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSTAT_CCIF_SHIFT))&amp;FTFL_FSTAT_CCIF_MASK) </span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FCNFG Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga223da0ec4b235360803f3c99975720fb"> 2929</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_EEERDY_MASK                   (0x01UL &lt;&lt; FTFL_FCNFG_EEERDY_SHIFT)                 </span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga1a9c07d1eafc3125cb3f2bded6515ed2"> 2930</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_EEERDY_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gabc8789869d43a0ac98ef07255e1fb756"> 2931</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_EEERDY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCNFG_EEERDY_SHIFT))&amp;FTFL_FCNFG_EEERDY_MASK) </span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gaa079c0487aa35c8a06dbebddc2c960ef"> 2932</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RAMRDY_MASK                   (0x01UL &lt;&lt; FTFL_FCNFG_RAMRDY_SHIFT)                 </span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga4e6f3844069dcbb1a0a572a5e2e8572f"> 2933</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RAMRDY_SHIFT                  1                                                   </span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga2a454a7724a4e86c1efb9a3304447130"> 2934</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RAMRDY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCNFG_RAMRDY_SHIFT))&amp;FTFL_FCNFG_RAMRDY_MASK) </span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gab69a16e2bdad743bcb6ef431e8280d71"> 2935</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_PFLSH_MASK                    (0x01UL &lt;&lt; FTFL_FCNFG_PFLSH_SHIFT)                  </span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gafe9d7f1b93cfee80364f32ef3bb71847"> 2936</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_PFLSH_SHIFT                   2                                                   </span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga7b9d30f1ad3273d2999e6d0fcf22f553"> 2937</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_PFLSH(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCNFG_PFLSH_SHIFT))&amp;FTFL_FCNFG_PFLSH_MASK) </span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gad0e9c77377c1ce86034ae64293617b62"> 2938</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_SWAP_MASK                     (0x01UL &lt;&lt; FTFL_FCNFG_SWAP_SHIFT)                   </span></div>
<div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gac9073c0a54af442456b0e5f72f1049ed"> 2939</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_SWAP_SHIFT                    3                                                   </span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga929f25f2c890a671d2535a6031da488c"> 2940</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_SWAP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCNFG_SWAP_SHIFT))&amp;FTFL_FCNFG_SWAP_MASK) </span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gae512d6243ccce7b518cadd264079490b"> 2941</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSSUSP_MASK                  (0x01UL &lt;&lt; FTFL_FCNFG_ERSSUSP_SHIFT)                </span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga2968029948ad75424c9840d912fe0a2f"> 2942</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSSUSP_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gacd986c9a06789004cc6b007a06ecfde9"> 2943</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSSUSP(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCNFG_ERSSUSP_SHIFT))&amp;FTFL_FCNFG_ERSSUSP_MASK) </span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga1232c8e74318df0071238dbaca28f52f"> 2944</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSAREQ_MASK                  (0x01UL &lt;&lt; FTFL_FCNFG_ERSAREQ_SHIFT)                </span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gae253a51bdaf93fffd9d63bf230bd1aa7"> 2945</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSAREQ_SHIFT                 5                                                   </span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gaa2d8b99243aa708cb2229f877a15d303"> 2946</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSAREQ(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCNFG_ERSAREQ_SHIFT))&amp;FTFL_FCNFG_ERSAREQ_MASK) </span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga510a9cceeec010a1b628e72a66faf142"> 2947</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RDCOLLIE_MASK                 (0x01UL &lt;&lt; FTFL_FCNFG_RDCOLLIE_SHIFT)               </span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gab1632db5bed20c53367fabd03f3dbf30"> 2948</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RDCOLLIE_SHIFT                6                                                   </span></div>
<div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga224749844f56364eb776058a9881144b"> 2949</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RDCOLLIE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCNFG_RDCOLLIE_SHIFT))&amp;FTFL_FCNFG_RDCOLLIE_MASK) </span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga83295213a4020ff039f039f13e7353c5"> 2950</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_CCIE_MASK                     (0x01UL &lt;&lt; FTFL_FCNFG_CCIE_SHIFT)                   </span></div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga16393b0217b60ede6ab76a77af77ecff"> 2951</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_CCIE_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gac4189d59a2965135c9f82686fadc2da2"> 2952</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_CCIE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCNFG_CCIE_SHIFT))&amp;FTFL_FCNFG_CCIE_MASK) </span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FSEC Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga0f4601a13f1fb12d6f8485c7f4365498"> 2954</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC_MASK                       (0x03UL &lt;&lt; FTFL_FSEC_SEC_SHIFT)                     </span></div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga654233732a4fa90f3803390929c69c43"> 2955</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga8e23926edb10693fcdcdd28784ef8c2e"> 2956</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_SEC_SHIFT))&amp;FTFL_FSEC_SEC_MASK) </span></div>
<div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gaf2d2429c178b2b7cd61dc4682071bb3b"> 2957</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_FSLACC_MASK                    (0x03UL &lt;&lt; FTFL_FSEC_FSLACC_SHIFT)                  </span></div>
<div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gab4d62d1117f55fd4febfff6784a7195f"> 2958</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_FSLACC_SHIFT                   2                                                   </span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga0d33ca9548ba71c0a7bbae395c6ec962"> 2959</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_FSLACC_SHIFT))&amp;FTFL_FSEC_FSLACC_MASK) </span></div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga69ec5c88469db83b68d6984b293073a4"> 2960</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_MEEN_MASK                      (0x03UL &lt;&lt; FTFL_FSEC_MEEN_SHIFT)                    </span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga52f5037890e8b5415825336203a71000"> 2961</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_MEEN_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga11a3c13aac31f7886b43d9e8998dddb2"> 2962</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_MEEN_SHIFT))&amp;FTFL_FSEC_MEEN_MASK) </span></div>
<div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gab98903ddeed66e96877b9fa7cd2db5b7"> 2963</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_KEYEN_MASK                     (0x03UL &lt;&lt; FTFL_FSEC_KEYEN_SHIFT)                   </span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga78a40af3a63448325e92624831cfa97b"> 2964</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_KEYEN_SHIFT                    6                                                   </span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga6838d81028b305e8a44e4729cb4a7944"> 2965</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_KEYEN_SHIFT))&amp;FTFL_FSEC_KEYEN_MASK) </span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FOPT Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga680d0e8b99b5bc4b2f8c88141ea38542"> 2967</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT_MASK                       (0xFFUL &lt;&lt; FTFL_FOPT_OPT_SHIFT)                     </span></div>
<div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gaf9bb9e944f624d01fbeef30f7b164a0b"> 2968</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga45162dd545d53a078697e89a4d35e284"> 2969</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FOPT_OPT_SHIFT))&amp;FTFL_FOPT_OPT_MASK) </span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FCCOB Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gaa8bb490555dc5207e1d9e8a9e577ccd2"> 2971</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB_CCOBn_MASK                    (0xFFUL &lt;&lt; FTFL_FCCOB_CCOBn_SHIFT)                  </span></div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gab41b6450b3866d96a8896493b0ee536e"> 2972</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB_CCOBn_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga7910665b5c17880965dfbdb2e11b884d"> 2973</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB_CCOBn(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB_CCOBn_SHIFT))&amp;FTFL_FCCOB_CCOBn_MASK) </span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FPROT Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga2c76a540847d519f475b872542114cc0"> 2975</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT_PROT_MASK                     (0xFFUL &lt;&lt; FTFL_FPROT_PROT_SHIFT)                   </span></div>
<div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gacd32b9bbc869d8a504eb9b1279ea8d3f"> 2976</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT_PROT_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga735ab78870f2273f94b2ee576e31bbc5"> 2977</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT_PROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT_PROT_SHIFT))&amp;FTFL_FPROT_PROT_MASK) </span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FEPROT Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gaf8050cf8129009b1eec291d295ea4767"> 2979</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT_MASK                   (0xFFUL &lt;&lt; FTFL_FEPROT_EPROT_SHIFT)                 </span></div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga448539d5bf3dabcad04582543d4b31d6"> 2980</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gace0305f84aeb96a33c287ffc47a895b6"> 2981</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FEPROT_EPROT_SHIFT))&amp;FTFL_FEPROT_EPROT_MASK) </span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FDPROT Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga308c1d923b4ad70d0ac4445e8cb09ac0"> 2983</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT_MASK                   (0xFFUL &lt;&lt; FTFL_FDPROT_DPROT_SHIFT)                 </span></div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#ga36e2c6a1672ab6425d570dc3b4d6b812"> 2984</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks___g_r_o_u_p.html#gae51f2205c0d48b09a75001d7b8b13dd3"> 2985</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FDPROT_DPROT_SHIFT))&amp;FTFL_FDPROT_DPROT_MASK)  </span><span class="comment">/* End group FTFL_Register_Masks_GROUP </span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;</div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment">/* FTFL - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___f_t_f_l___peripheral__access__layer___g_r_o_u_p.html#ga992508c27fc8b3938ff01e36e90e62fb"> 2991</a></span>&#160;<span class="preprocessor">#define FTFL_BasePtr                   0x40020000UL </span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___f_t_f_l___peripheral__access__layer___g_r_o_u_p.html#gad8b17655a14ff84bad8c1257d2599915"> 2992</a></span>&#160;<span class="preprocessor">#define FTFL                           ((FTFL_Type *) FTFL_BasePtr) </span></div>
<div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___f_t_f_l___peripheral__access__layer___g_r_o_u_p.html#gad2bcbae914ba8547b96791479afda939"> 2993</a></span>&#160;<span class="preprocessor">#define FTFL_BASE_PTR                  (FTFL) </span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group FTFL_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;</div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment">/* ================           FTM0 (file:FTM0_8CH)                 ================ */</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;</div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html"> 3015</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       FTM0 Structure                                               */</span></div>
<div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a539e171615dd7eccfd0c9c4f78c895ab"> 3016</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a539e171615dd7eccfd0c9c4f78c895ab">SC</a>;                           </div>
<div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aafebc28d2a0aa309a2e6eb71cc646c1b"> 3017</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#aafebc28d2a0aa309a2e6eb71cc646c1b">CNT</a>;                          </div>
<div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aeb4a6a58257ebece333d61778bde756c"> 3018</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#aeb4a6a58257ebece333d61778bde756c">MOD</a>;                          </div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a1f30106e7fbc8f5a00b586ddfcfe113a"> 3020</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a1f30106e7fbc8f5a00b586ddfcfe113a">CnSC</a>;                      </div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a4a374e850fc48c7559277888b350539c"> 3021</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a4a374e850fc48c7559277888b350539c">CnV</a>;                       </div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;   } CONTROLS[8];                               </div>
<div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a5dde356f5ee4d309ea1d4380a9501eb9"> 3023</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a5dde356f5ee4d309ea1d4380a9501eb9">CNTIN</a>;                        </div>
<div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aa89cff385d101610ed0d60e0a0b50c6c"> 3024</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#aa89cff385d101610ed0d60e0a0b50c6c">STATUS</a>;                       </div>
<div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a18f2ef364d8c9e9217b35054fc5726be"> 3025</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a18f2ef364d8c9e9217b35054fc5726be">MODE</a>;                         </div>
<div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ad7f41548c14fec6c57dc5490b01c1b58"> 3026</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#ad7f41548c14fec6c57dc5490b01c1b58">SYNC</a>;                         </div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aeed5243aad98ae4a5f0f4eb769ee5da9"> 3027</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#aeed5243aad98ae4a5f0f4eb769ee5da9">OUTINIT</a>;                      </div>
<div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a624050c92b74b9952d2cde560e5ee41c"> 3028</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a624050c92b74b9952d2cde560e5ee41c">OUTMASK</a>;                      </div>
<div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ac4684173f8183e0cf75d1ae384a9de62"> 3029</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#ac4684173f8183e0cf75d1ae384a9de62">COMBINE</a>;                      </div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a7ef7e543dc67cfc33c569f78b2aa2e4b"> 3030</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a7ef7e543dc67cfc33c569f78b2aa2e4b">DEADTIME</a>;                     </div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ae705852108790f7c8c005b3b9d944b41"> 3031</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#ae705852108790f7c8c005b3b9d944b41">EXTTRIG</a>;                      </div>
<div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a1a1989ba477755de85476e2c012fd918"> 3032</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a1a1989ba477755de85476e2c012fd918">POL</a>;                          </div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#adba577540e3be5b0e96ba5bc7538eac2"> 3033</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#adba577540e3be5b0e96ba5bc7538eac2">FMS</a>;                          </div>
<div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a15a781ea3e00391d0723b3bf3d13444f"> 3034</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a15a781ea3e00391d0723b3bf3d13444f">FILTER</a>;                       </div>
<div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ac3f55a671f3ec1b0024d894ea9a86f01"> 3035</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#ac3f55a671f3ec1b0024d894ea9a86f01">FLTCTRL</a>;                      </div>
<div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a0a07f1a16c3d7714947e8ad3fb070592"> 3036</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a0a07f1a16c3d7714947e8ad3fb070592">QDCTRL</a>;                       </div>
<div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aefdaf80da88ac945ee6e55088e7e3587"> 3037</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#aefdaf80da88ac945ee6e55088e7e3587">CONF</a>;                         </div>
<div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#af3bab26c41de8b03fd2d925abdc3eaea"> 3038</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#af3bab26c41de8b03fd2d925abdc3eaea">FLTPOL</a>;                       </div>
<div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a845f63d5c3bdf59235b7d629dc60207a"> 3039</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a845f63d5c3bdf59235b7d629dc60207a">SYNCONF</a>;                      </div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a5d7825cc57a84230359220fa95b990d0"> 3040</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a5d7825cc57a84230359220fa95b990d0">INVCTRL</a>;                      </div>
<div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ab45e3f92a7675c23c0ee9227f2a198af"> 3041</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#ab45e3f92a7675c23c0ee9227f2a198af">SWOCTRL</a>;                      </div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a28478e01da54c088007371f44451b2d7"> 3042</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m___type.html#a28478e01da54c088007371f44451b2d7">PWMLOAD</a>;                      </div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;} <a class="code" href="struct_f_t_m___type.html">FTM_Type</a>;</div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160; <span class="comment">/* End group FTM_structs_GROUP </span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;</div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="comment">/* -----------     &#39;FTM0&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;</div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="comment">/* ------- SC Bit Fields                            ------ */</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6d12f2131f28899f9d18b8e7fe12349f"> 3059</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_MASK                           (0x07UL &lt;&lt; FTM_SC_PS_SHIFT)                         </span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6"> 3060</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_SHIFT                          0                                                   </span></div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga065038b692ab15f728ec344376d66c5b"> 3061</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PS_SHIFT))&amp;FTM_SC_PS_MASK) </span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4a0ff5e0b4f7181e51e0139abfa6d7d3"> 3062</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_MASK                         (0x03UL &lt;&lt; FTM_SC_CLKS_SHIFT)                       </span></div>
<div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9c8973dcfd297dfda1f057c14e1deb4b"> 3063</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        3                                                   </span></div>
<div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c0b108bf05899c019de06f311cb5c89"> 3064</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CLKS_SHIFT))&amp;FTM_SC_CLKS_MASK) </span></div>
<div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaccb41101ca573d24de634c5a19d13467"> 3065</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_MASK                        (0x01UL &lt;&lt; FTM_SC_CPWMS_SHIFT)                      </span></div>
<div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga91d4d626c21437a2b8b15e9a2a385727"> 3066</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5215fcd780a2699aca2587695aa7d038"> 3067</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CPWMS_SHIFT))&amp;FTM_SC_CPWMS_MASK) </span></div>
<div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga65e89cf2978e1c61f40b229b66b3e7c8"> 3068</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_MASK                         (0x01UL &lt;&lt; FTM_SC_TOIE_SHIFT)                       </span></div>
<div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3d59d98a90d574503733c8a1abd2e7ae"> 3069</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        6                                                   </span></div>
<div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab8e6d826825f08865adeca4382c52136"> 3070</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_TOIE_SHIFT))&amp;FTM_SC_TOIE_MASK) </span></div>
<div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaeea3d5615ca8e996e87e6f9aacdfb4fb"> 3071</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_MASK                          (0x01UL &lt;&lt; FTM_SC_TOF_SHIFT)                        </span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1f12d6f2ddbc4a71756f2b0203ab57dd"> 3072</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_SHIFT                         7                                                   </span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga08982e86ca9af79918fba991c8640746"> 3073</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_TOF_SHIFT))&amp;FTM_SC_TOF_MASK) </span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CNT Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga7a984be18d311688f8a369a43f9145b6"> 3075</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_MASK                       (0xFFFFUL &lt;&lt; FTM_CNT_COUNT_SHIFT)                   </span></div>
<div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gacab5bfefd759b4b0d8e4949a872f96e2"> 3076</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga96ac13f31821791e3456cf6672b6a3b6"> 3077</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNT_COUNT_SHIFT))&amp;FTM_CNT_COUNT_MASK) </span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MOD Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae815072c26d186e4ad07654080c7cb97"> 3079</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_MASK                         (0xFFFFUL &lt;&lt; FTM_MOD_MOD_SHIFT)                     </span></div>
<div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac10320219038f5acd0cc6ed04c4f1f48"> 3080</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga80e3c2799c6f4480a6b8c983783ee052"> 3081</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MOD_SHIFT))&amp;FTM_MOD_MOD_MASK) </span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CnSC Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab38e53cd8f53bb325b849510374280f8"> 3083</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_MASK                        (0x01UL &lt;&lt; FTM_CnSC_DMA_SHIFT)                      </span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga86e1227e22b8a08811a810d4f8415ef1"> 3084</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga05a6c57def867940cac9a371dd7d0e25"> 3085</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_DMA_SHIFT))&amp;FTM_CnSC_DMA_MASK) </span></div>
<div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gabd286ae362235493638236f6afe4005d"> 3086</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELS_MASK                        (0x03UL &lt;&lt; FTM_CnSC_ELS_SHIFT)                      </span></div>
<div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac7902b7755981efa81aa5f0950071eff"> 3087</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELS_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga26ae11295deaafc6014b7f860ed04e5e"> 3088</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ELS_SHIFT))&amp;FTM_CnSC_ELS_MASK) </span></div>
<div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab5c67eddb15cb1814ba34d7d65bcee29"> 3089</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       (0x01UL &lt;&lt; FTM_CnSC_ELSA_SHIFT)                     </span></div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae5475c81aa249750da2a97ee1d1d525a"> 3090</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8c962526f103acfc261479bdd21f5bae"> 3091</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ELSA_SHIFT))&amp;FTM_CnSC_ELSA_MASK) </span></div>
<div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga7f4800478dfa63921e229a7ea4a7c067"> 3092</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       (0x01UL &lt;&lt; FTM_CnSC_ELSB_SHIFT)                     </span></div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac508e0ba6b0d6cb0cdab5ef823a640d7"> 3093</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      3                                                   </span></div>
<div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac412f4d8345a144bbaaaaffe4d9daba5"> 3094</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ELSB_SHIFT))&amp;FTM_CnSC_ELSB_MASK) </span></div>
<div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4d06a7af336052a8bf1b831253ffc22a"> 3095</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MS_MASK                         (0x03UL &lt;&lt; FTM_CnSC_MS_SHIFT)                       </span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0c1b3964583b2be03354ccbb4a1be342"> 3096</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MS_SHIFT                        4                                                   </span></div>
<div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae7a5bccadaf4acd6543feb22a55beed4"> 3097</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_MS_SHIFT))&amp;FTM_CnSC_MS_MASK) </span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac8e0a97177b0413ce86f6780d47bb067"> 3098</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_MASK                        (0x01UL &lt;&lt; FTM_CnSC_MSA_SHIFT)                      </span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8f21240c09b409447eb17431135f7448"> 3099</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaecd029a7d5911c7c6287cd117f7c3ff1"> 3100</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_MSA_SHIFT))&amp;FTM_CnSC_MSA_MASK) </span></div>
<div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga88e610eb6f4e969823fa3cef98a3d8e4"> 3101</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_MASK                        (0x01UL &lt;&lt; FTM_CnSC_MSB_SHIFT)                      </span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaeb80d087156b2b23c6c308cc3339487d"> 3102</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga26e08186d9d10869db12ddfe3bf39d25"> 3103</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_MSB_SHIFT))&amp;FTM_CnSC_MSB_MASK) </span></div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga2622c4a4a5b1c7b247c8b53d3f61c112"> 3104</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       (0x01UL &lt;&lt; FTM_CnSC_CHIE_SHIFT)                     </span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaaba90b1420259332e1f67aa63aa8e560"> 3105</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf5bf6e0605f50be055c79b4c60a2d212"> 3106</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHIE_SHIFT))&amp;FTM_CnSC_CHIE_MASK) </span></div>
<div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga16fe13e36069f8d764bbb9bad111001f"> 3107</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_MASK                        (0x01UL &lt;&lt; FTM_CnSC_CHF_SHIFT)                      </span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad3f83c62029e371ae120c576015212bb"> 3108</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga446917a6d809030218b9c8b208a19928"> 3109</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHF_SHIFT))&amp;FTM_CnSC_CHF_MASK) </span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CnV Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaebf50ac59c7cc0b853a2a90b117ac395"> 3111</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_MASK                         (0xFFFFUL &lt;&lt; FTM_CnV_VAL_SHIFT)                     </span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga763735cc078e7480124e33026ff2fa22"> 3112</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaee6cacf155d736fa3c12612eae539dca"> 3113</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnV_VAL_SHIFT))&amp;FTM_CnV_VAL_MASK) </span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CNTIN Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5181f522d645ce312209c2258a1a06d0"> 3115</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      (0xFFFFUL &lt;&lt; FTM_CNTIN_INIT_SHIFT)                  </span></div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga174caa0423e0d00ae66b8adc3253ce60"> 3116</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac20c0ad9416a41d291b1fed2313da2ea"> 3117</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNTIN_INIT_SHIFT))&amp;FTM_CNTIN_INIT_MASK) </span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- STATUS Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9ba703f87542e033b6c311c061ea9187"> 3119</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     (0x01UL &lt;&lt; FTM_STATUS_CH0F_SHIFT)                   </span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4ea6740087a54ad02b40e7cf909f92aa"> 3120</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaea84608cacf9d428af32ffad31f07563"> 3121</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH0F_SHIFT))&amp;FTM_STATUS_CH0F_MASK) </span></div>
<div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf99cd78b57a27e6aa5fea6b587dc4e5f"> 3122</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     (0x01UL &lt;&lt; FTM_STATUS_CH1F_SHIFT)                   </span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaae55718a94e09af32a6596131a1b7e45"> 3123</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    1                                                   </span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad9335dea9b1d091d355a7c5a945721d2"> 3124</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH1F_SHIFT))&amp;FTM_STATUS_CH1F_MASK) </span></div>
<div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab75f4d4d1939e42385d1feb59b1eb363"> 3125</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     (0x01UL &lt;&lt; FTM_STATUS_CH2F_SHIFT)                   </span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga94df65cce2bfdcf540b7870192e1e5ae"> 3126</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    2                                                   </span></div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0eea044d1ce2b4cf6a7a202f00ae6afd"> 3127</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH2F_SHIFT))&amp;FTM_STATUS_CH2F_MASK) </span></div>
<div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga01848bca7d5009780d57fb7ecdbdc70f"> 3128</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     (0x01UL &lt;&lt; FTM_STATUS_CH3F_SHIFT)                   </span></div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac407f69b8388265201670d565e9f4164"> 3129</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    3                                                   </span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0aeb1d19fc5d86bf39b883bd7fd6c02f"> 3130</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH3F_SHIFT))&amp;FTM_STATUS_CH3F_MASK) </span></div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac446951cc555fbf040895c15baa5a748"> 3131</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     (0x01UL &lt;&lt; FTM_STATUS_CH4F_SHIFT)                   </span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga07a64ef5825a5ae2bc35a0f5816ea652"> 3132</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    4                                                   </span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf1cbd34863ebfe47c877617acfd71611"> 3133</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH4F_SHIFT))&amp;FTM_STATUS_CH4F_MASK) </span></div>
<div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5c12b3bd23aa6b86b73397ef3be611c4"> 3134</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     (0x01UL &lt;&lt; FTM_STATUS_CH5F_SHIFT)                   </span></div>
<div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga96b5ed7438cebb87079abc1cc0ee7138"> 3135</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab6e2bb91f4bd4923607c3fe8dc5efdde"> 3136</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH5F_SHIFT))&amp;FTM_STATUS_CH5F_MASK) </span></div>
<div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga82a2b1d92f02ba202f6bd1990fb8f241"> 3137</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     (0x01UL &lt;&lt; FTM_STATUS_CH6F_SHIFT)                   </span></div>
<div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0f112b0b325b70d32bbd926eb6297933"> 3138</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    6                                                   </span></div>
<div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga96e173f5193636ec321eabe8f8b7a437"> 3139</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH6F_SHIFT))&amp;FTM_STATUS_CH6F_MASK) </span></div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga44cfba5039f8d711537348ad97cc6cd3"> 3140</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     (0x01UL &lt;&lt; FTM_STATUS_CH7F_SHIFT)                   </span></div>
<div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga04ac2f0031ce465f9d6c0b68cb9f0a76"> 3141</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab275c6876f818de51943eee0deaa618a"> 3142</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH7F_SHIFT))&amp;FTM_STATUS_CH7F_MASK) </span></div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MODE Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3142bc5c6261a7c04c95844ef35edd5b"> 3144</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      (0x01UL &lt;&lt; FTM_MODE_FTMEN_SHIFT)                    </span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga38df569e214287fa43254c2ddeafa5b5"> 3145</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9546f297f398bafc35e8c72c670b07a0"> 3146</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FTMEN_SHIFT))&amp;FTM_MODE_FTMEN_MASK) </span></div>
<div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga069f8d36fce3b99bf22cf8e588b855bf"> 3147</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_MASK                       (0x01UL &lt;&lt; FTM_MODE_INIT_SHIFT)                     </span></div>
<div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0d0d007a2359f31a0cf50b06acef810c"> 3148</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga263317f5ce69cdbd5bf2353b64d65325"> 3149</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_INIT_SHIFT))&amp;FTM_MODE_INIT_MASK) </span></div>
<div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1178ceaccafa6eb9f10395901c75f7ba"> 3150</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      (0x01UL &lt;&lt; FTM_MODE_WPDIS_SHIFT)                    </span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga36fb0f391d4b52f38caf711ba8d73ae7"> 3151</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     2                                                   </span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga89ad39cf15c00197e31e5c3d695fcecc"> 3152</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_WPDIS_SHIFT))&amp;FTM_MODE_WPDIS_MASK) </span></div>
<div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3993337287da1b6624d5f7d70f10b3d5"> 3153</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    (0x01UL &lt;&lt; FTM_MODE_PWMSYNC_SHIFT)                  </span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5e9f1c44632b559046173b3b0db93170"> 3154</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga7979eeb69e6f705a7a74d874e74d474c"> 3155</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_PWMSYNC_SHIFT))&amp;FTM_MODE_PWMSYNC_MASK) </span></div>
<div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga24f1ea5d7afd4ec88404e4867303aae5"> 3156</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    (0x01UL &lt;&lt; FTM_MODE_CAPTEST_SHIFT)                  </span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab95eb2088da81d610805b949399d9bf9"> 3157</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   4                                                   </span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae1781c120c7860ed6187aec8edc7dc9f"> 3158</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_CAPTEST_SHIFT))&amp;FTM_MODE_CAPTEST_MASK) </span></div>
<div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8a3aedea37d5334fda2212d1f1424ce4"> 3159</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     (0x03UL &lt;&lt; FTM_MODE_FAULTM_SHIFT)                   </span></div>
<div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga64d6ed5f33ee34eccdb66956a0bc1224"> 3160</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae199f2cb5b5206cfc5fd06f4ad420759"> 3161</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTM_SHIFT))&amp;FTM_MODE_FAULTM_MASK) </span></div>
<div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab5bf6d3a31e69bc7806947c4650afa90"> 3162</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    (0x01UL &lt;&lt; FTM_MODE_FAULTIE_SHIFT)                  </span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac8de910f0297704ac0625948d59856d6"> 3163</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   7                                                   </span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab384cb9654ad7d1b652ea98270f4b387"> 3164</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTIE_SHIFT))&amp;FTM_MODE_FAULTIE_MASK) </span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SYNC Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaee5f107bf44191de4f5e747d4764e3ed"> 3166</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     (0x01UL &lt;&lt; FTM_SYNC_CNTMIN_SHIFT)                   </span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gacdc3ce84e897d0dd03b6ff7c483a6e4f"> 3167</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga42673950c5b108f03b504626100ed6ed"> 3168</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_CNTMIN_SHIFT))&amp;FTM_SYNC_CNTMIN_MASK) </span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae6aedee28d8bdb29e4f4a309e85ccdb0"> 3169</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     (0x01UL &lt;&lt; FTM_SYNC_CNTMAX_SHIFT)                   </span></div>
<div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad9a59cf6ab219dcb7f646d74e599ddb4"> 3170</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    1                                                   </span></div>
<div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaaf2c28c6d25b4cf0cb48d706ccd05f87"> 3171</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_CNTMAX_SHIFT))&amp;FTM_SYNC_CNTMAX_MASK) </span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gafae9d365874a8b4adc13ccc1a3873b6a"> 3172</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     (0x01UL &lt;&lt; FTM_SYNC_REINIT_SHIFT)                   </span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf3a51fedf11a10a6793f9df11ca77e87"> 3173</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    2                                                   </span></div>
<div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5b5c2815a448f95eb9e106ba2dc0299c"> 3174</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_REINIT_SHIFT))&amp;FTM_SYNC_REINIT_MASK) </span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1393ccaf9753328f3b3b65cf28f6804f"> 3175</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    (0x01UL &lt;&lt; FTM_SYNC_SYNCHOM_SHIFT)                  </span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9f4fbe85603aa455463585444e27dbb3"> 3176</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5ec19a767e48d01dafd69822b4d0c38a"> 3177</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_SYNCHOM_SHIFT))&amp;FTM_SYNC_SYNCHOM_MASK) </span></div>
<div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5ee32a648ec1a88f07ea32b9a680684b"> 3178</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      (0x01UL &lt;&lt; FTM_SYNC_TRIG0_SHIFT)                    </span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1b676aad473928dd52e5d757149ab445"> 3179</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab555153ce967562e8b70bca372deef32"> 3180</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG0_SHIFT))&amp;FTM_SYNC_TRIG0_MASK) </span></div>
<div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab2caa82ba7f028e7a696a8e02b7f87ac"> 3181</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      (0x01UL &lt;&lt; FTM_SYNC_TRIG1_SHIFT)                    </span></div>
<div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga44401f020ce66143ee97582e21332fe9"> 3182</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     5                                                   </span></div>
<div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gadb27c14a5c747a02434b263591702d20"> 3183</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG1_SHIFT))&amp;FTM_SYNC_TRIG1_MASK) </span></div>
<div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf1b0377ca3de3fac73b014406084a05b"> 3184</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      (0x01UL &lt;&lt; FTM_SYNC_TRIG2_SHIFT)                    </span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gafd88ca49160a6fb4bb24f6ed57180b87"> 3185</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     6                                                   </span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga010c2114cf40b7fb36c2a45cd845a5bd"> 3186</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG2_SHIFT))&amp;FTM_SYNC_TRIG2_MASK) </span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa3cb833bf90ebaf61a187b421a956a30"> 3187</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     (0x01UL &lt;&lt; FTM_SYNC_SWSYNC_SHIFT)                   </span></div>
<div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0ff121b844150b34a80e0d43d851c7a1"> 3188</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad51f7031b82c9e9e067fc8435dc176ed"> 3189</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_SWSYNC_SHIFT))&amp;FTM_SYNC_SWSYNC_MASK) </span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- OUTINIT Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga25049f81cfbb792f293e74d623d1a945"> 3191</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   (0x01UL &lt;&lt; FTM_OUTINIT_CH0OI_SHIFT)                 </span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3fdff5ede58f533fe4ecc296db939b4b"> 3192</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaecdb7878dd9df3732ec7f58928c5305e"> 3193</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH0OI_SHIFT))&amp;FTM_OUTINIT_CH0OI_MASK) </span></div>
<div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga36d7ebc12c5244ef6852a0327113420e"> 3194</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   (0x01UL &lt;&lt; FTM_OUTINIT_CH1OI_SHIFT)                 </span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga419aab88bd101c374e1f1be56d122a35"> 3195</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  1                                                   </span></div>
<div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab85f577a1ac5945122bf9bca922eabcc"> 3196</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH1OI_SHIFT))&amp;FTM_OUTINIT_CH1OI_MASK) </span></div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga06ffa599245bdf8bb3c19f45a11f96f4"> 3197</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   (0x01UL &lt;&lt; FTM_OUTINIT_CH2OI_SHIFT)                 </span></div>
<div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga25aa50131bfe6d3c09b6508e718bb638"> 3198</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  2                                                   </span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaeba168c144acbe442b319fb327b6ed3b"> 3199</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH2OI_SHIFT))&amp;FTM_OUTINIT_CH2OI_MASK) </span></div>
<div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaaa0b4f972bca3194e69fbe94021f3471"> 3200</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   (0x01UL &lt;&lt; FTM_OUTINIT_CH3OI_SHIFT)                 </span></div>
<div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga083d497bae99715e175c5e73e27d3313"> 3201</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  3                                                   </span></div>
<div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gafc9350009db91a634c495c3b6002b7fd"> 3202</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH3OI_SHIFT))&amp;FTM_OUTINIT_CH3OI_MASK) </span></div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab451c20f7002deae668749b6a886ca84"> 3203</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   (0x01UL &lt;&lt; FTM_OUTINIT_CH4OI_SHIFT)                 </span></div>
<div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac61997ec656e9289b6b9b4a6df30b548"> 3204</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  4                                                   </span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga07bc64daa490dd8483f0be50128615a1"> 3205</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH4OI_SHIFT))&amp;FTM_OUTINIT_CH4OI_MASK) </span></div>
<div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa0956e031b19115b7f91bf0138ef8dfe"> 3206</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   (0x01UL &lt;&lt; FTM_OUTINIT_CH5OI_SHIFT)                 </span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga7a284efce0663f9bde85b1efc1b1cfd3"> 3207</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  5                                                   </span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa75e8fd93c51aa69aaf53ff1c23322e9"> 3208</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH5OI_SHIFT))&amp;FTM_OUTINIT_CH5OI_MASK) </span></div>
<div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4140f95c3774bb113eba65b099673d64"> 3209</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   (0x01UL &lt;&lt; FTM_OUTINIT_CH6OI_SHIFT)                 </span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae1269df4b4b0084a0e722e688c98abe0"> 3210</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  6                                                   </span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad32d23b6b0a69a4038bf035eb9143387"> 3211</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH6OI_SHIFT))&amp;FTM_OUTINIT_CH6OI_MASK) </span></div>
<div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga04c56da93774326348a87fb79211e421"> 3212</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   (0x01UL &lt;&lt; FTM_OUTINIT_CH7OI_SHIFT)                 </span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga717e3d932a491d96e6d729ff87e7c0dd"> 3213</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  7                                                   </span></div>
<div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae080cb2cb74b86db3fb849dc14e57aee"> 3214</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH7OI_SHIFT))&amp;FTM_OUTINIT_CH7OI_MASK) </span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- OUTMASK Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae1ed080952e4ddf3947066d5d97b7920"> 3216</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   (0x01UL &lt;&lt; FTM_OUTMASK_CH0OM_SHIFT)                 </span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaae1f8ee6cad97accdeef238387cd160c"> 3217</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga29c54f6c0849f286fa7e2b94765732c9"> 3218</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH0OM_SHIFT))&amp;FTM_OUTMASK_CH0OM_MASK) </span></div>
<div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaddee400c7d6e8dca5d318526d6e9cf0c"> 3219</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   (0x01UL &lt;&lt; FTM_OUTMASK_CH1OM_SHIFT)                 </span></div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga50e5211e18cdbae9c986b49e5ff919f8"> 3220</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  1                                                   </span></div>
<div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0c25f542d434104bac5215c45a111ce6"> 3221</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH1OM_SHIFT))&amp;FTM_OUTMASK_CH1OM_MASK) </span></div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gabcfafbb8acba84e561a6023f966991c8"> 3222</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   (0x01UL &lt;&lt; FTM_OUTMASK_CH2OM_SHIFT)                 </span></div>
<div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9dca78158dd0cbc591569935f052bab4"> 3223</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  2                                                   </span></div>
<div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga19377c45f3a5b49254f07c83999066c2"> 3224</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH2OM_SHIFT))&amp;FTM_OUTMASK_CH2OM_MASK) </span></div>
<div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae6021cca5706f19ca601ca8d020c4903"> 3225</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   (0x01UL &lt;&lt; FTM_OUTMASK_CH3OM_SHIFT)                 </span></div>
<div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaeb20c19e85755256c8336c06d5602852"> 3226</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  3                                                   </span></div>
<div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9a801dba69df9ee28748b333a8d472a6"> 3227</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH3OM_SHIFT))&amp;FTM_OUTMASK_CH3OM_MASK) </span></div>
<div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga89efa7258ffb29d1477ca5d7dc9ae870"> 3228</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   (0x01UL &lt;&lt; FTM_OUTMASK_CH4OM_SHIFT)                 </span></div>
<div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gacb820bca5f610439c9259fcbf80a75d8"> 3229</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  4                                                   </span></div>
<div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3c90f751e1f18470abe07398a9d826e9"> 3230</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH4OM_SHIFT))&amp;FTM_OUTMASK_CH4OM_MASK) </span></div>
<div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga36491b140fef946f30510e8028487986"> 3231</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   (0x01UL &lt;&lt; FTM_OUTMASK_CH5OM_SHIFT)                 </span></div>
<div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga788fa594e321e3c5ae5b0dea445caf4c"> 3232</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  5                                                   </span></div>
<div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga57c87660ca78b45b93d3e950fec0566b"> 3233</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH5OM_SHIFT))&amp;FTM_OUTMASK_CH5OM_MASK) </span></div>
<div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga015da8c828efae7c503a3a1d87c9007a"> 3234</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   (0x01UL &lt;&lt; FTM_OUTMASK_CH6OM_SHIFT)                 </span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6c7e53365e176cea807c9d68ce0fb6ad"> 3235</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  6                                                   </span></div>
<div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae32bd5c014c07e893fe3356fc80cbeb3"> 3236</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH6OM_SHIFT))&amp;FTM_OUTMASK_CH6OM_MASK) </span></div>
<div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gadf061026503672ed642b2d2f599afb98"> 3237</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   (0x01UL &lt;&lt; FTM_OUTMASK_CH7OM_SHIFT)                 </span></div>
<div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae1b4dc666609c954526cc0f83bf18ce3"> 3238</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  7                                                   </span></div>
<div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5e61202e66c6aecf3207d8428e2efe4d"> 3239</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH7OM_SHIFT))&amp;FTM_OUTMASK_CH7OM_MASK) </span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- COMBINE Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf48cb997d418c07e063179fa8459c75a"> 3241</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                (0x01UL &lt;&lt; FTM_COMBINE_COMBINE0_SHIFT)              </span></div>
<div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gabe1e557f9bbddbbe13beac964fa07c1f"> 3242</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               0                                                   </span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8806f5704b5a301aedb626f561421381"> 3243</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE0_SHIFT))&amp;FTM_COMBINE_COMBINE0_MASK) </span></div>
<div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4ac7b3d3c5869c8c8af75bdc506e7c81"> 3244</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   (0x01UL &lt;&lt; FTM_COMBINE_COMP0_SHIFT)                 </span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga26f836ae03a05f06608cefafb90082da"> 3245</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  1                                                   </span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa7fb26256978b84ad1abe6b92592ceb7"> 3246</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP0_SHIFT))&amp;FTM_COMBINE_COMP0_MASK) </span></div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga77c4a4aae8406f791ebfbc82ba85b584"> 3247</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                (0x01UL &lt;&lt; FTM_COMBINE_DECAPEN0_SHIFT)              </span></div>
<div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5e5b2330d62feae3345f42df20e7f169"> 3248</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               2                                                   </span></div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga65b8ad7bee151a6ac741da7e9b569cfb"> 3249</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN0_SHIFT))&amp;FTM_COMBINE_DECAPEN0_MASK) </span></div>
<div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9d79e8bd8bf1855adbe370ae1499d48d"> 3250</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  (0x01UL &lt;&lt; FTM_COMBINE_DECAP0_SHIFT)                </span></div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4bfcf4d8cf838ad852c50cf589fd3d95"> 3251</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 3                                                   </span></div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0e2341e3003ac500312d30d634e14859"> 3252</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP0_SHIFT))&amp;FTM_COMBINE_DECAP0_MASK) </span></div>
<div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9722d2bdaba256dd90324aa6b199ee4f"> 3253</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   (0x01UL &lt;&lt; FTM_COMBINE_DTEN0_SHIFT)                 </span></div>
<div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaab1a185d98eb899fea411daf0386858a"> 3254</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  4                                                   </span></div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga795235a6e1d018480ae22da95749dbf3"> 3255</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN0_SHIFT))&amp;FTM_COMBINE_DTEN0_MASK) </span></div>
<div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gafd208921dc5f1d7dde730c67776bce8a"> 3256</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 (0x01UL &lt;&lt; FTM_COMBINE_SYNCEN0_SHIFT)               </span></div>
<div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab9eba65827e4b667e34b89f58640b960"> 3257</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                5                                                   </span></div>
<div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga30cbb24caf12c0b44ca398b323f168f1"> 3258</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN0_SHIFT))&amp;FTM_COMBINE_SYNCEN0_MASK) </span></div>
<div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad373b84d922eba1365283a7ebb5d87f4"> 3259</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                (0x01UL &lt;&lt; FTM_COMBINE_FAULTEN0_SHIFT)              </span></div>
<div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac0b55b271d7734489d9e53b0d2ad1a64"> 3260</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               6                                                   </span></div>
<div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae14836bc86482b52397c966dedf6a0be"> 3261</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN0_SHIFT))&amp;FTM_COMBINE_FAULTEN0_MASK) </span></div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5378f59bc8234381865e973deb638b6f"> 3262</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                (0x01UL &lt;&lt; FTM_COMBINE_COMBINE1_SHIFT)              </span></div>
<div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf9a5abb2341af83a58d95ccb704d8a11"> 3263</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               8                                                   </span></div>
<div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab0aa20c8e0685ebd2b8d9c8b90241a9e"> 3264</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE1_SHIFT))&amp;FTM_COMBINE_COMBINE1_MASK) </span></div>
<div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga24a8dd787f2e00cde644bf23a4c16123"> 3265</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   (0x01UL &lt;&lt; FTM_COMBINE_COMP1_SHIFT)                 </span></div>
<div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga58bf0f457a2ce6f35ad0f75115bbcc90"> 3266</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  9                                                   </span></div>
<div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga601232a815c83c712141d10935955163"> 3267</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP1_SHIFT))&amp;FTM_COMBINE_COMP1_MASK) </span></div>
<div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga75b422313fe76b13eb70022f15120d3f"> 3268</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                (0x01UL &lt;&lt; FTM_COMBINE_DECAPEN1_SHIFT)              </span></div>
<div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6fa24cab05a8839e131ce86612a77330"> 3269</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               10                                                  </span></div>
<div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga2a975e52b781302c17d53c1be8400328"> 3270</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN1_SHIFT))&amp;FTM_COMBINE_DECAPEN1_MASK) </span></div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8fdebd40c2860511d58ce7e15cf7a875"> 3271</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  (0x01UL &lt;&lt; FTM_COMBINE_DECAP1_SHIFT)                </span></div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga888ebd3f18cacc007fa0cd2073cdca1d"> 3272</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 11                                                  </span></div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae2a20c64ee4a3990891ef5afedea0e68"> 3273</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP1_SHIFT))&amp;FTM_COMBINE_DECAP1_MASK) </span></div>
<div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9d461bde34f5c5fad944a58e61c3fb44"> 3274</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   (0x01UL &lt;&lt; FTM_COMBINE_DTEN1_SHIFT)                 </span></div>
<div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6a1bc35db122f0f887a50b1ac9157657"> 3275</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  12                                                  </span></div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac1916dfac8312b21d827ae5f7e0b8ce2"> 3276</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN1_SHIFT))&amp;FTM_COMBINE_DTEN1_MASK) </span></div>
<div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad635d904007b2c80c096efe6f5a8c7c2"> 3277</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 (0x01UL &lt;&lt; FTM_COMBINE_SYNCEN1_SHIFT)               </span></div>
<div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5190e8c0896bf03060b19eb8b4a0c524"> 3278</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                13                                                  </span></div>
<div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0ebb5f7016c1bda71bf39e292429263e"> 3279</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN1_SHIFT))&amp;FTM_COMBINE_SYNCEN1_MASK) </span></div>
<div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga80468385e5f9888483457adac7de12f1"> 3280</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                (0x01UL &lt;&lt; FTM_COMBINE_FAULTEN1_SHIFT)              </span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf889dddf3bfe69e1fde16e5386ab5204"> 3281</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               14                                                  </span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0f6531f28cf80a7de3d9881ccd95a460"> 3282</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN1_SHIFT))&amp;FTM_COMBINE_FAULTEN1_MASK) </span></div>
<div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf6def48c41b38acef5263e8d8f440901"> 3283</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                (0x01UL &lt;&lt; FTM_COMBINE_COMBINE2_SHIFT)              </span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9ec484c5c6125951d7528fe755040d09"> 3284</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               16                                                  </span></div>
<div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga27e45ede52c46f3c8b246af538213103"> 3285</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE2_SHIFT))&amp;FTM_COMBINE_COMBINE2_MASK) </span></div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf15b9cb1ec9fce30f4442d387e6e6c11"> 3286</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   (0x01UL &lt;&lt; FTM_COMBINE_COMP2_SHIFT)                 </span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6f9c535470be4fce32ae6edc8a9fd54a"> 3287</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  17                                                  </span></div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga101e5f8ae6e5b4500e2d1365bd61b039"> 3288</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP2_SHIFT))&amp;FTM_COMBINE_COMP2_MASK) </span></div>
<div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga38101c934966b16d7394e32a393a5adf"> 3289</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                (0x01UL &lt;&lt; FTM_COMBINE_DECAPEN2_SHIFT)              </span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga63c12c9b713d5078d861e14c2d34aea6"> 3290</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               18                                                  </span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga554a247460d9a03052c249dc9d1adebd"> 3291</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN2_SHIFT))&amp;FTM_COMBINE_DECAPEN2_MASK) </span></div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga94d0092dd5448a53c187d23ab9f7c52a"> 3292</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  (0x01UL &lt;&lt; FTM_COMBINE_DECAP2_SHIFT)                </span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga79322ba97c65c632a32e7cf7790286f9"> 3293</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 19                                                  </span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga031613804280ad2bd27cfaf049782e85"> 3294</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP2_SHIFT))&amp;FTM_COMBINE_DECAP2_MASK) </span></div>
<div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gadd286edd7ecc4625be042f1583ea8a74"> 3295</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   (0x01UL &lt;&lt; FTM_COMBINE_DTEN2_SHIFT)                 </span></div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga46657f8744aea437178eb9de3a25b0ff"> 3296</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  20                                                  </span></div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa483e9e7320045ff6f31699c875a0ca1"> 3297</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN2_SHIFT))&amp;FTM_COMBINE_DTEN2_MASK) </span></div>
<div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9b171aec492022bb55593f6bfae038da"> 3298</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 (0x01UL &lt;&lt; FTM_COMBINE_SYNCEN2_SHIFT)               </span></div>
<div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga64914009d95ebee18e191655129c2c07"> 3299</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                21                                                  </span></div>
<div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8984672015cf9be29a7a87d831b11e42"> 3300</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN2_SHIFT))&amp;FTM_COMBINE_SYNCEN2_MASK) </span></div>
<div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad67706e653caa0da6a85514ebd5d2fc7"> 3301</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                (0x01UL &lt;&lt; FTM_COMBINE_FAULTEN2_SHIFT)              </span></div>
<div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga35ee8ad9a6f4e07fa058735b7807e0a8"> 3302</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               22                                                  </span></div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gabfa4413da2e92513679bbf35c329a267"> 3303</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN2_SHIFT))&amp;FTM_COMBINE_FAULTEN2_MASK) </span></div>
<div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac97253f34364aee2a49e2ad8c470f46c"> 3304</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                (0x01UL &lt;&lt; FTM_COMBINE_COMBINE3_SHIFT)              </span></div>
<div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac4d1e467f5f7a75c3c0f9f84819580e2"> 3305</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               24                                                  </span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae48fdfc910447cda6b16336fb16bb730"> 3306</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE3_SHIFT))&amp;FTM_COMBINE_COMBINE3_MASK) </span></div>
<div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac7ae22ebae3b9dafb28376801cac4f9d"> 3307</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   (0x01UL &lt;&lt; FTM_COMBINE_COMP3_SHIFT)                 </span></div>
<div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga7ed13b0798dd080009e0e0843bab210f"> 3308</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  25                                                  </span></div>
<div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9e313aaf89f69deb597b6366655cdf3f"> 3309</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP3_SHIFT))&amp;FTM_COMBINE_COMP3_MASK) </span></div>
<div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga86ff21306cbdb626b711080b76d0366e"> 3310</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                (0x01UL &lt;&lt; FTM_COMBINE_DECAPEN3_SHIFT)              </span></div>
<div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4e05420ade8e9776e65f1b2f054465a5"> 3311</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               26                                                  </span></div>
<div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4b1e743849ccce333604eabd7b43a40d"> 3312</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN3_SHIFT))&amp;FTM_COMBINE_DECAPEN3_MASK) </span></div>
<div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9eed3afcff66166330a8ec14590a1808"> 3313</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  (0x01UL &lt;&lt; FTM_COMBINE_DECAP3_SHIFT)                </span></div>
<div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga691e558585a939559f4588bea64c099d"> 3314</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 27                                                  </span></div>
<div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga08aa7213f8cde61ac95d82ab7b8169cb"> 3315</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP3_SHIFT))&amp;FTM_COMBINE_DECAP3_MASK) </span></div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga53beef0d6bd400f7d10dff07a8e95802"> 3316</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   (0x01UL &lt;&lt; FTM_COMBINE_DTEN3_SHIFT)                 </span></div>
<div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0534a71643db31f180f6918d19ad3409"> 3317</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  28                                                  </span></div>
<div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga187293f92005114481d80ef5a3ea4f32"> 3318</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN3_SHIFT))&amp;FTM_COMBINE_DTEN3_MASK) </span></div>
<div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9e631b38ed9e6cbf3a3afa812db96c21"> 3319</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 (0x01UL &lt;&lt; FTM_COMBINE_SYNCEN3_SHIFT)               </span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga429ad5d8c1f8afa7450531c8c0d6421d"> 3320</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                29                                                  </span></div>
<div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga55f542587ffa13b9edd19f5a7890e8f7"> 3321</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN3_SHIFT))&amp;FTM_COMBINE_SYNCEN3_MASK) </span></div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga2f56f45afa6694ded2489432d0be896f"> 3322</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                (0x01UL &lt;&lt; FTM_COMBINE_FAULTEN3_SHIFT)              </span></div>
<div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga85e6b9e11f73ef2ae12870399dbc99a6"> 3323</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               30                                                  </span></div>
<div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac2e41b393d137d701a322c1bb89549ca"> 3324</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN3_SHIFT))&amp;FTM_COMBINE_FAULTEN3_MASK) </span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DEADTIME Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8fdaa69c3721ec4a328fadcc00d4f4df"> 3326</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  (0x3FUL &lt;&lt; FTM_DEADTIME_DTVAL_SHIFT)                </span></div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga40e02c81ec12ef23c0ce633feaf03d1a"> 3327</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3a313efb41a03923ef2e16146fb31ab2"> 3328</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVAL_SHIFT))&amp;FTM_DEADTIME_DTVAL_MASK) </span></div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae0402be742f84b93af5306ac6a61706f"> 3329</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   (0x03UL &lt;&lt; FTM_DEADTIME_DTPS_SHIFT)                 </span></div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa42cc1f2612186f882762059b910cd7a"> 3330</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  6                                                   </span></div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf1a7c61f4e08ca45f70154070500695d"> 3331</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTPS_SHIFT))&amp;FTM_DEADTIME_DTPS_MASK) </span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- EXTTRIG Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga156b1af5902f975c8d6b667e77ce11da"> 3333</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 (0x01UL &lt;&lt; FTM_EXTTRIG_CH2TRIG_SHIFT)               </span></div>
<div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6bd01126a4e39a0ccf9446da55a86c53"> 3334</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                0                                                   </span></div>
<div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga179ecdb7546b430801a0c899cc275995"> 3335</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH2TRIG_SHIFT))&amp;FTM_EXTTRIG_CH2TRIG_MASK) </span></div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaeec1aec17cdbd9a74b521b085dee6bf2"> 3336</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 (0x01UL &lt;&lt; FTM_EXTTRIG_CH3TRIG_SHIFT)               </span></div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9e1c577c8cb405f8e8b518445ca1139a"> 3337</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                1                                                   </span></div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac6e75bfc9a11c26ea99b819a3d83886c"> 3338</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH3TRIG_SHIFT))&amp;FTM_EXTTRIG_CH3TRIG_MASK) </span></div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf8bedf8c8979cb1fa16cb9b35c7a4399"> 3339</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 (0x01UL &lt;&lt; FTM_EXTTRIG_CH4TRIG_SHIFT)               </span></div>
<div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga314862acbbedef36aca6aaccd9b1ff74"> 3340</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                2                                                   </span></div>
<div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga268b90292a159a4846512873ee2a6b38"> 3341</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH4TRIG_SHIFT))&amp;FTM_EXTTRIG_CH4TRIG_MASK) </span></div>
<div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga26b412d681cbb61d30d2e9d25c906b66"> 3342</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 (0x01UL &lt;&lt; FTM_EXTTRIG_CH5TRIG_SHIFT)               </span></div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gadb3658c9b3090cf71c98a986137a0295"> 3343</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                3                                                   </span></div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gace9076e72b2a9124f74b304df3a7e124"> 3344</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH5TRIG_SHIFT))&amp;FTM_EXTTRIG_CH5TRIG_MASK) </span></div>
<div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8c677fe12d48d6f0c1b336df2aaff174"> 3345</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 (0x01UL &lt;&lt; FTM_EXTTRIG_CH0TRIG_SHIFT)               </span></div>
<div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga2c365c7c86ae305f243cd065d9bb9202"> 3346</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                4                                                   </span></div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5033d41dbadd83cd16af4cc20467a6e6"> 3347</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH0TRIG_SHIFT))&amp;FTM_EXTTRIG_CH0TRIG_MASK) </span></div>
<div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5a26c6fcf0477c95760e13f68913b5de"> 3348</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 (0x01UL &lt;&lt; FTM_EXTTRIG_CH1TRIG_SHIFT)               </span></div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab622ad237cfc1d00f20b317d23bff1ca"> 3349</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                5                                                   </span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga02b719fe5917b044b235e615b7ecf15d"> 3350</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH1TRIG_SHIFT))&amp;FTM_EXTTRIG_CH1TRIG_MASK) </span></div>
<div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga71d3ac60b3056f50c6d22c8e3b2701bb"> 3351</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              (0x01UL &lt;&lt; FTM_EXTTRIG_INITTRIGEN_SHIFT)            </span></div>
<div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga910785e872df234670a45cf1b00ad7c3"> 3352</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6                                                   </span></div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6c3513d49a0b33891d6a2109e3e25c99"> 3353</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_INITTRIGEN_SHIFT))&amp;FTM_EXTTRIG_INITTRIGEN_MASK) </span></div>
<div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac6585f6c1888d29c05c5e8e3928d5a9e"> 3354</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   (0x01UL &lt;&lt; FTM_EXTTRIG_TRIGF_SHIFT)                 </span></div>
<div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae63a7bcedd63575b31712675d31475a2"> 3355</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  7                                                   </span></div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaabd6b57692c91089f23f19e85d02b31c"> 3356</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_TRIGF_SHIFT))&amp;FTM_EXTTRIG_TRIGF_MASK) </span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- POL Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga7ab70d13d9e83b5ae2beb7f5ba35dec3"> 3358</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_MASK                        (0x01UL &lt;&lt; FTM_POL_POL0_SHIFT)                      </span></div>
<div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5cd0fca223b478bedc823f61829aadf9"> 3359</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9217b819a8226fa7c1a2ecd60fa5eff6"> 3360</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL0_SHIFT))&amp;FTM_POL_POL0_MASK) </span></div>
<div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga7ba292d039aa88301d93652d34a1d120"> 3361</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_MASK                        (0x01UL &lt;&lt; FTM_POL_POL1_SHIFT)                      </span></div>
<div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab2e3af913f9d6e537df78c69259ee8f5"> 3362</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga2d91be4d053750be93b985e163de6602"> 3363</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL1_SHIFT))&amp;FTM_POL_POL1_MASK) </span></div>
<div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa23bd3b9b514732a3c218eece18538ae"> 3364</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_MASK                        (0x01UL &lt;&lt; FTM_POL_POL2_SHIFT)                      </span></div>
<div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad025805c22c3fad213b65fc3163b8301"> 3365</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaadf9efff3951aac4c22d1650e2b29485"> 3366</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL2_SHIFT))&amp;FTM_POL_POL2_MASK) </span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8480025e33197e19c6b356f2ff881b51"> 3367</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_MASK                        (0x01UL &lt;&lt; FTM_POL_POL3_SHIFT)                      </span></div>
<div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga20265e52f72c57a978d53693190eaaf9"> 3368</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf1514ee4e7dffd41247ad736f65c4c53"> 3369</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL3_SHIFT))&amp;FTM_POL_POL3_MASK) </span></div>
<div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gadd5bf7f08c262fc7b3411d7b05ec46a5"> 3370</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_MASK                        (0x01UL &lt;&lt; FTM_POL_POL4_SHIFT)                      </span></div>
<div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gafcbd3138f872abb747b64a61525715d9"> 3371</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1d5fa9d8bbd23fc355da8454e28eabf1"> 3372</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL4_SHIFT))&amp;FTM_POL_POL4_MASK) </span></div>
<div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1877e3ddc9ab240d32723fd31b1a005f"> 3373</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_MASK                        (0x01UL &lt;&lt; FTM_POL_POL5_SHIFT)                      </span></div>
<div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga29c577de8f547c4fcbf0e216da283506"> 3374</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1aad0418dc0d79f5eb39f9a1771ef71c"> 3375</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL5_SHIFT))&amp;FTM_POL_POL5_MASK) </span></div>
<div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab778a6b1c39fe5d83160fd541e2e16f1"> 3376</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_MASK                        (0x01UL &lt;&lt; FTM_POL_POL6_SHIFT)                      </span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab7d21f5ccdc9ea65719558c2d7d768c0"> 3377</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga45db2080dc7be67bb158280b96df3839"> 3378</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL6_SHIFT))&amp;FTM_POL_POL6_MASK) </span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4aff0a5a72685f3c9c2d926e3af4d294"> 3379</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_MASK                        (0x01UL &lt;&lt; FTM_POL_POL7_SHIFT)                      </span></div>
<div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga34d235f43f60cb7920f3e8dee7acf97e"> 3380</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5c07ce70605671fb4befe0a08d0a9415"> 3381</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL7_SHIFT))&amp;FTM_POL_POL7_MASK) </span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FMS Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1699b8f872eda59831fad7c95580651a"> 3383</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     (0x01UL &lt;&lt; FTM_FMS_FAULTF0_SHIFT)                   </span></div>
<div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga2cd34fbb93e6d00168bfa88dccad465a"> 3384</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gafc549e46a9904729fb6994555a952421"> 3385</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF0_SHIFT))&amp;FTM_FMS_FAULTF0_MASK) </span></div>
<div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0dc48ab655a11fe4121475cac3dc373d"> 3386</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     (0x01UL &lt;&lt; FTM_FMS_FAULTF1_SHIFT)                   </span></div>
<div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6bf4b226af825d8e09e0fa2f617edd66"> 3387</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    1                                                   </span></div>
<div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5200455fb40ddd79f2686c6f1343f202"> 3388</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF1_SHIFT))&amp;FTM_FMS_FAULTF1_MASK) </span></div>
<div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga76fb2949ba41a73e6e8c1a3d65a37acf"> 3389</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     (0x01UL &lt;&lt; FTM_FMS_FAULTF2_SHIFT)                   </span></div>
<div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gacb61aa3f7e4a264827c43842a9613c7f"> 3390</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    2                                                   </span></div>
<div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga7b94c3078227d809c25b6125cea45d4f"> 3391</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF2_SHIFT))&amp;FTM_FMS_FAULTF2_MASK) </span></div>
<div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga597e9b2d96d1816bb7353b2f5cb3d2b1"> 3392</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     (0x01UL &lt;&lt; FTM_FMS_FAULTF3_SHIFT)                   </span></div>
<div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga382e6be42b0f3b858d7b84eca9874ec0"> 3393</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    3                                                   </span></div>
<div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaba6be31b229fb3aa5aa32f9ff9b14b15"> 3394</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF3_SHIFT))&amp;FTM_FMS_FAULTF3_MASK) </span></div>
<div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8dc6b10cac09f19a505e0e1f6348e2ff"> 3395</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     (0x01UL &lt;&lt; FTM_FMS_FAULTIN_SHIFT)                   </span></div>
<div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga7a46a22f36d059f68a8ac08aca8df377"> 3396</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga165e5b25d1ee4a7a90b113bab883cb28"> 3397</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTIN_SHIFT))&amp;FTM_FMS_FAULTIN_MASK) </span></div>
<div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gada77d4d54efd09f61e02636d5e234f94"> 3398</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_MASK                        (0x01UL &lt;&lt; FTM_FMS_WPEN_SHIFT)                      </span></div>
<div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad0b6b97c900f82f6127d5acd85b8f965"> 3399</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8a24573e13cff5e6f505d29b674d69e0"> 3400</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_WPEN_SHIFT))&amp;FTM_FMS_WPEN_MASK) </span></div>
<div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga93fbf9b3017167d24d1f0c067bccb539"> 3401</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      (0x01UL &lt;&lt; FTM_FMS_FAULTF_SHIFT)                    </span></div>
<div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga05ba4258421f814e99f498159df781d7"> 3402</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     7                                                   </span></div>
<div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae1cf4e66cf8ccda33c76a9bc6da3de78"> 3403</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF_SHIFT))&amp;FTM_FMS_FAULTF_MASK) </span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FILTER Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga021b2ed3cc7b79cda874ff49fbd0dd5a"> 3405</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  (0x0FUL &lt;&lt; FTM_FILTER_CH0FVAL_SHIFT)                </span></div>
<div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga35f6890f59003ec058dbcc151ebc399c"> 3406</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8ca64d4437bf63561c5222244e8a696a"> 3407</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH0FVAL_SHIFT))&amp;FTM_FILTER_CH0FVAL_MASK) </span></div>
<div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae3c17178123eda4dedc1b20f4c6d331e"> 3408</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  (0x0FUL &lt;&lt; FTM_FILTER_CH1FVAL_SHIFT)                </span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaed23e149091b6f6982050e2de4385584"> 3409</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3face5c96a8f83237f9e95786fc4a014"> 3410</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH1FVAL_SHIFT))&amp;FTM_FILTER_CH1FVAL_MASK) </span></div>
<div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga33bec78729047fa99f4534d68d36f696"> 3411</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  (0x0FUL &lt;&lt; FTM_FILTER_CH2FVAL_SHIFT)                </span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9d2eef1684a2f4dbb28931408cf3248f"> 3412</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 8                                                   </span></div>
<div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga56a86c7e68150dbdb4b8df6b3762d46d"> 3413</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH2FVAL_SHIFT))&amp;FTM_FILTER_CH2FVAL_MASK) </span></div>
<div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gadced1643670251bc672a6903b3cd7f29"> 3414</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  (0x0FUL &lt;&lt; FTM_FILTER_CH3FVAL_SHIFT)                </span></div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga23a151bbeb877a2e2790071b9947bc30"> 3415</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 12                                                  </span></div>
<div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga777ead7813671a9cacf617c172c1181b"> 3416</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH3FVAL_SHIFT))&amp;FTM_FILTER_CH3FVAL_MASK) </span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FLTCTRL Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga55aa390cdac6997c93f7385ab41047ce"> 3418</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                (0x01UL &lt;&lt; FTM_FLTCTRL_FAULT0EN_SHIFT)              </span></div>
<div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gafa7b6c89e0fe43e698c029defe0c227e"> 3419</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               0                                                   </span></div>
<div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gadd99b4b5d43d56b77a82663121f406ca"> 3420</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT0EN_SHIFT))&amp;FTM_FLTCTRL_FAULT0EN_MASK) </span></div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad7d98277395370cf8e028048aa97d3c3"> 3421</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                (0x01UL &lt;&lt; FTM_FLTCTRL_FAULT1EN_SHIFT)              </span></div>
<div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga35e4d4e03c8a8bc735f9a816f85665e6"> 3422</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               1                                                   </span></div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab58dc8d810f6bff6363659535e5dee0e"> 3423</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT1EN_SHIFT))&amp;FTM_FLTCTRL_FAULT1EN_MASK) </span></div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1e35c0281db74fb68969c15377596ea5"> 3424</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                (0x01UL &lt;&lt; FTM_FLTCTRL_FAULT2EN_SHIFT)              </span></div>
<div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf41dd0966742f642b633ce812a13bfc7"> 3425</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               2                                                   </span></div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga540dc5f265670d1b6e46e1a40f725027"> 3426</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT2EN_SHIFT))&amp;FTM_FLTCTRL_FAULT2EN_MASK) </span></div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5b3b4ac103a4459ae5ef09d3d83a2352"> 3427</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                (0x01UL &lt;&lt; FTM_FLTCTRL_FAULT3EN_SHIFT)              </span></div>
<div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga19ffec80742795f21edc0cb15a74cff6"> 3428</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               3                                                   </span></div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac89767de9c5d87936b38decd6da70be0"> 3429</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT3EN_SHIFT))&amp;FTM_FLTCTRL_FAULT3EN_MASK) </span></div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga08d69ad3bf701debb5a53bfadbc7031d"> 3430</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                (0x01UL &lt;&lt; FTM_FLTCTRL_FFLTR0EN_SHIFT)              </span></div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae70106a7899ed40bc3d6252a1826e0eb"> 3431</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4                                                   </span></div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga66a4409cba2b91c54894340c4881ae2a"> 3432</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR0EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR0EN_MASK) </span></div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0f14665d0a31ab1137dc4988671225a2"> 3433</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                (0x01UL &lt;&lt; FTM_FLTCTRL_FFLTR1EN_SHIFT)              </span></div>
<div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa027617739dc7dbcc2f709d42941257e"> 3434</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5                                                   </span></div>
<div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf92a86f87c6d2150e30541ce3a77c32f"> 3435</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR1EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR1EN_MASK) </span></div>
<div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf2c71dfc0e67908acb3818cdb38f7097"> 3436</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                (0x01UL &lt;&lt; FTM_FLTCTRL_FFLTR2EN_SHIFT)              </span></div>
<div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga74a686a0b3a50cc05515e7948446722e"> 3437</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6                                                   </span></div>
<div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga00c13716481a0975c18efca22f7036b6"> 3438</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR2EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR2EN_MASK) </span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae2c942a53916267eea52d5eaa1fd9db0"> 3439</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                (0x01UL &lt;&lt; FTM_FLTCTRL_FFLTR3EN_SHIFT)              </span></div>
<div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga03854a8ffab858afd4a9594b185faead"> 3440</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7                                                   </span></div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gabf54d82481a6065595a33c61533992a5"> 3441</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR3EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR3EN_MASK) </span></div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaca5b1d8eaedb1a55c4cc3be2d17ac80d"> 3442</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   (0x0FUL &lt;&lt; FTM_FLTCTRL_FFVAL_SHIFT)                 </span></div>
<div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae69c26ba52bfb04edf52ec6574af426e"> 3443</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  8                                                   </span></div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga2d74d328f8b0e1bf184935031c644ae7"> 3444</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFVAL_SHIFT))&amp;FTM_FLTCTRL_FFVAL_MASK) </span></div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- QDCTRL Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga130e81d72e324d2e47e6613071606c4c"> 3446</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   (0x01UL &lt;&lt; FTM_QDCTRL_QUADEN_SHIFT)                 </span></div>
<div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae39df93f832b0d790301964418e74938"> 3447</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9c3b0a5193cfecdfe0c18cbcfb79ae4a"> 3448</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADEN_SHIFT))&amp;FTM_QDCTRL_QUADEN_MASK) </span></div>
<div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0bab5d224dd3ac34bd2c827f96c60b14"> 3449</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   (0x01UL &lt;&lt; FTM_QDCTRL_TOFDIR_SHIFT)                 </span></div>
<div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6d666900b5d312877cc343dbc58969b0"> 3450</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  1                                                   </span></div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1faa9cb9c6e97319f53df8066a327b2a"> 3451</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_TOFDIR_SHIFT))&amp;FTM_QDCTRL_TOFDIR_MASK) </span></div>
<div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac6c87f5278eaf7f6c4121ec5a3b316a5"> 3452</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   (0x01UL &lt;&lt; FTM_QDCTRL_QUADIR_SHIFT)                 </span></div>
<div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga31c6ba1b172d97e71ecd42ce6a8978ed"> 3453</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  2                                                   </span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaaf4c9fe454a99d47b615ebd48c534d5e"> 3454</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADIR_SHIFT))&amp;FTM_QDCTRL_QUADIR_MASK) </span></div>
<div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaaee693e052290f94ba226027a39f3bbd"> 3455</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 (0x01UL &lt;&lt; FTM_QDCTRL_QUADMODE_SHIFT)               </span></div>
<div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga70e29e6856263443f9415464e8c88d35"> 3456</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                3                                                   </span></div>
<div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0abc036e51f9b62b3512a7a33ed69fe7"> 3457</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADMODE_SHIFT))&amp;FTM_QDCTRL_QUADMODE_MASK) </span></div>
<div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga58a390751189f10795710f0726e42685"> 3458</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   (0x01UL &lt;&lt; FTM_QDCTRL_PHBPOL_SHIFT)                 </span></div>
<div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gafd01650a0aa5dc97f5a738b70654944e"> 3459</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  4                                                   </span></div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga2353eb99f10faed2a6fc26b0388826c4"> 3460</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHBPOL_SHIFT))&amp;FTM_QDCTRL_PHBPOL_MASK) </span></div>
<div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab8076d97d00af4a3e87a542af63bf45a"> 3461</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   (0x01UL &lt;&lt; FTM_QDCTRL_PHAPOL_SHIFT)                 </span></div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga22621810bf1d949ef10f337e826a6649"> 3462</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  5                                                   </span></div>
<div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4890e37ad76f3b43a673a82db58f11a7"> 3463</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHAPOL_SHIFT))&amp;FTM_QDCTRL_PHAPOL_MASK) </span></div>
<div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5458826b9d2a62a17c2fca3c13fd45c5"> 3464</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                (0x01UL &lt;&lt; FTM_QDCTRL_PHBFLTREN_SHIFT)              </span></div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf6681fd1dc7277fba2da13be8c2a46e7"> 3465</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               6                                                   </span></div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gabf7e3bb664bd431e779bbe6e4c2c8de2"> 3466</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHBFLTREN_SHIFT))&amp;FTM_QDCTRL_PHBFLTREN_MASK) </span></div>
<div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1284593b1a9c13205dbbbf5647659049"> 3467</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                (0x01UL &lt;&lt; FTM_QDCTRL_PHAFLTREN_SHIFT)              </span></div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8d2e6d6756632fdfe6efced044320d48"> 3468</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               7                                                   </span></div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gafbb9db9f8aea1e2cb8cad98a07f10c4b"> 3469</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHAFLTREN_SHIFT))&amp;FTM_QDCTRL_PHAFLTREN_MASK) </span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CONF Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae8e95c8cac97f0cf6cec2edd277aaca3"> 3471</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_MASK                     (0x1FUL &lt;&lt; FTM_CONF_NUMTOF_SHIFT)                   </span></div>
<div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6ee8ba517c1d833d785fbe2fb0344726"> 3472</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa084b68452f9be9a4f5231e046ff416e"> 3473</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_NUMTOF_SHIFT))&amp;FTM_CONF_NUMTOF_MASK) </span></div>
<div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga832712efda712d40d626989b691a0647"> 3474</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    (0x03UL &lt;&lt; FTM_CONF_BDMMODE_SHIFT)                  </span></div>
<div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gacb37f407e308d688a6bcb6a50d67730f"> 3475</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   6                                                   </span></div>
<div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac35551a6fb1df02d6a0d83b0ec4df82a"> 3476</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_BDMMODE_SHIFT))&amp;FTM_CONF_BDMMODE_MASK) </span></div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga2ab518e33ed4bcb533a022f469c62994"> 3477</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     (0x01UL &lt;&lt; FTM_CONF_GTBEEN_SHIFT)                   </span></div>
<div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga08e28bc089eeea68a240bb8e716172d8"> 3478</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    9                                                   </span></div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf0c17ca25c72f05ea05fd8d375223d73"> 3479</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_GTBEEN_SHIFT))&amp;FTM_CONF_GTBEEN_MASK) </span></div>
<div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga172965c1d295c0edcc7454a96bc03430"> 3480</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    (0x01UL &lt;&lt; FTM_CONF_GTBEOUT_SHIFT)                  </span></div>
<div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab3cdb8493cf40ad27cd27b513fc618ec"> 3481</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   10                                                  </span></div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa14db924a3ea8dd3a08a9b0cdc670e3e"> 3482</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_GTBEOUT_SHIFT))&amp;FTM_CONF_GTBEOUT_MASK) </span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FLTPOL Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac9a93adce89d23693d4895ea49c95fb0"> 3484</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  (0x01UL &lt;&lt; FTM_FLTPOL_FLT0POL_SHIFT)                </span></div>
<div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaced2a4f6b0cfb4d3f76b81ed36f56188"> 3485</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gadaacd100d78453d1cd175156838852b2"> 3486</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT0POL_SHIFT))&amp;FTM_FLTPOL_FLT0POL_MASK) </span></div>
<div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa7b2fdfe55a6efb22cd8df8b071cac7c"> 3487</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  (0x01UL &lt;&lt; FTM_FLTPOL_FLT1POL_SHIFT)                </span></div>
<div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9b9e4e91e33926535a3b8f981f3058d6"> 3488</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 1                                                   </span></div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gade53bcaf8eca6b77bc235d1d290f3801"> 3489</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT1POL_SHIFT))&amp;FTM_FLTPOL_FLT1POL_MASK) </span></div>
<div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0810edda6aa6e4a53808b33db2049072"> 3490</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  (0x01UL &lt;&lt; FTM_FLTPOL_FLT2POL_SHIFT)                </span></div>
<div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gadf4358730058b9bf99f5e8cfde4bd482"> 3491</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 2                                                   </span></div>
<div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaeb97f9dbdbf6c1686cb47385ddf34186"> 3492</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT2POL_SHIFT))&amp;FTM_FLTPOL_FLT2POL_MASK) </span></div>
<div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga56880809c7351258a92bf4f55b1b43d0"> 3493</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  (0x01UL &lt;&lt; FTM_FLTPOL_FLT3POL_SHIFT)                </span></div>
<div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf5b8746ad3ae33f546df51f36e833b44"> 3494</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 3                                                   </span></div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3f0dd548b377ac411ed455073958f9bd"> 3495</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT3POL_SHIFT))&amp;FTM_FLTPOL_FLT3POL_MASK) </span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SYNCONF Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga60729d222bbb0fe4e36011bd682f4f82"> 3497</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              (0x01UL &lt;&lt; FTM_SYNCONF_HWTRIGMODE_SHIFT)            </span></div>
<div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf56e2a17c8f817aa682fb4ad72873d74"> 3498</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0                                                   </span></div>
<div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga7a8519f25a7be7aff167cefd6e38c29c"> 3499</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWTRIGMODE_SHIFT))&amp;FTM_SYNCONF_HWTRIGMODE_MASK) </span></div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gafeaceffaaecca1ef7e96a19e21e974fb"> 3500</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  (0x01UL &lt;&lt; FTM_SYNCONF_CNTINC_SHIFT)                </span></div>
<div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga44117438734ea92c0ec67dc7be294074"> 3501</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 2                                                   </span></div>
<div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5040b0e7f8451e0b2e7bf7414ef75fd5"> 3502</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_CNTINC_SHIFT))&amp;FTM_SYNCONF_CNTINC_MASK) </span></div>
<div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga64738e805ee6dc280986acc586530f28"> 3503</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    (0x01UL &lt;&lt; FTM_SYNCONF_INVC_SHIFT)                  </span></div>
<div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3cd40ba39f488383a2fb0f456182fd69"> 3504</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   4                                                   </span></div>
<div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae3ea15079b2f1791e82bacac36d01ee4"> 3505</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_INVC_SHIFT))&amp;FTM_SYNCONF_INVC_MASK) </span></div>
<div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4be17e62a2b566e56f1fb8e1b6277637"> 3506</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    (0x01UL &lt;&lt; FTM_SYNCONF_SWOC_SHIFT)                  </span></div>
<div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga526c746783f0693a0a3ceb20e439ca26"> 3507</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   5                                                   </span></div>
<div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad16f1278f09bcd20c1dcce9130fa120d"> 3508</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWOC_SHIFT))&amp;FTM_SYNCONF_SWOC_MASK) </span></div>
<div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga89a0f9556ea7950d3e283bebb64ab41a"> 3509</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                (0x01UL &lt;&lt; FTM_SYNCONF_SYNCMODE_SHIFT)              </span></div>
<div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa8a4896f4e71a168309874a5523cadfc"> 3510</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               7                                                   </span></div>
<div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4df4d5eabdad09a823397bfac6aa3ce9"> 3511</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SYNCMODE_SHIFT))&amp;FTM_SYNCONF_SYNCMODE_MASK) </span></div>
<div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaca64a162094a826217a4e11ddc06a818"> 3512</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                (0x01UL &lt;&lt; FTM_SYNCONF_SWRSTCNT_SHIFT)              </span></div>
<div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab661d595985aee2b904c0aeae79125c0"> 3513</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               8                                                   </span></div>
<div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf7aedb92f197d91fee0d0ce94dded4cc"> 3514</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWRSTCNT_SHIFT))&amp;FTM_SYNCONF_SWRSTCNT_MASK) </span></div>
<div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga36811ec448ab628c5157dabf3c62381e"> 3515</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 (0x01UL &lt;&lt; FTM_SYNCONF_SWWRBUF_SHIFT)               </span></div>
<div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga7e637f85f9c1208956b53b41549e7d87"> 3516</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                9                                                   </span></div>
<div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa4c730f6c97c32671c97ff4da59f9524"> 3517</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWWRBUF_SHIFT))&amp;FTM_SYNCONF_SWWRBUF_MASK) </span></div>
<div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga83a5f269c2d4504f783db9f73465447c"> 3518</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    (0x01UL &lt;&lt; FTM_SYNCONF_SWOM_SHIFT)                  </span></div>
<div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga2e240c4c97396948369a13ec27c0f038"> 3519</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   10                                                  </span></div>
<div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga16eed46674efbb87ab3a78d8c700dda5"> 3520</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWOM_SHIFT))&amp;FTM_SYNCONF_SWOM_MASK) </span></div>
<div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6b91d1ec9cfd8e992734eab0b764fa50"> 3521</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  (0x01UL &lt;&lt; FTM_SYNCONF_SWINVC_SHIFT)                </span></div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1b9db3f75907123978450cf63605621b"> 3522</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 11                                                  </span></div>
<div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad3e6bcef815f5099b35ea7c8f5d358d5"> 3523</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWINVC_SHIFT))&amp;FTM_SYNCONF_SWINVC_MASK) </span></div>
<div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga33a4f7326defaab9414315649e467ff5"> 3524</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   (0x01UL &lt;&lt; FTM_SYNCONF_SWSOC_SHIFT)                 </span></div>
<div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaabae406b076dd71660d85bef42d47fb1"> 3525</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  12                                                  </span></div>
<div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga52b3de790cb0a7f11bdccce198f8b670"> 3526</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWSOC_SHIFT))&amp;FTM_SYNCONF_SWSOC_MASK) </span></div>
<div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaea9636cc8049be6d3d952dc343d34185"> 3527</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                (0x01UL &lt;&lt; FTM_SYNCONF_HWRSTCNT_SHIFT)              </span></div>
<div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae0f2be27abcc3ae202f10bb3d27a4dc7"> 3528</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               16                                                  </span></div>
<div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaae0b2e7326522d8ee5c84b4aea0ec9a1"> 3529</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWRSTCNT_SHIFT))&amp;FTM_SYNCONF_HWRSTCNT_MASK) </span></div>
<div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6191e61768074435e48f3e3d07076d0f"> 3530</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 (0x01UL &lt;&lt; FTM_SYNCONF_HWWRBUF_SHIFT)               </span></div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gadad6b0aa720155c8c4b689e63a86466a"> 3531</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                17                                                  </span></div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaafb28aa23c9f9aa2cae0c9952c793574"> 3532</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWWRBUF_SHIFT))&amp;FTM_SYNCONF_HWWRBUF_MASK) </span></div>
<div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac4c190aeac6b3ca490b9a693350c6ec6"> 3533</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    (0x01UL &lt;&lt; FTM_SYNCONF_HWOM_SHIFT)                  </span></div>
<div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga64d72753d3b6dee9b83125cfba66b52a"> 3534</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   18                                                  </span></div>
<div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3e6ed12fc2f75d2fe6e37758d2579c0e"> 3535</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWOM_SHIFT))&amp;FTM_SYNCONF_HWOM_MASK) </span></div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga84bc991db330a6933bc0a3b89ed8b85f"> 3536</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  (0x01UL &lt;&lt; FTM_SYNCONF_HWINVC_SHIFT)                </span></div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae14e244f2072efc59ef7919e4675a988"> 3537</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 19                                                  </span></div>
<div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga2aa079e123f9f8b04951a308f4be1067"> 3538</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWINVC_SHIFT))&amp;FTM_SYNCONF_HWINVC_MASK) </span></div>
<div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga87dd113da8487aa3082d39baeb54874d"> 3539</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   (0x01UL &lt;&lt; FTM_SYNCONF_HWSOC_SHIFT)                 </span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1732b95468145109564e4fa367dfc2a8"> 3540</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  20                                                  </span></div>
<div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga44ebfa4f3debf8155573c3571616e362"> 3541</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWSOC_SHIFT))&amp;FTM_SYNCONF_HWSOC_MASK) </span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- INVCTRL Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga29b0b3d76d82f4c673556bd71b97ee9d"> 3543</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  (0x01UL &lt;&lt; FTM_INVCTRL_INV0EN_SHIFT)                </span></div>
<div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga15a13f74f3f9db42b9be7ce492976fef"> 3544</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga679ec6bef1d875fb7e92a3ea737a28b2"> 3545</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV0EN_SHIFT))&amp;FTM_INVCTRL_INV0EN_MASK) </span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaaa85e1e86e9cc91e49e68c33a91d5194"> 3546</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  (0x01UL &lt;&lt; FTM_INVCTRL_INV1EN_SHIFT)                </span></div>
<div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6d544c535dc1c3710f37e5ed3f0e6acc"> 3547</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 1                                                   </span></div>
<div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab39299fc30d8d23a0be05de473fc6901"> 3548</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV1EN_SHIFT))&amp;FTM_INVCTRL_INV1EN_MASK) </span></div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga529f3c3f58ca2c039fee08830dfe3a8a"> 3549</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  (0x01UL &lt;&lt; FTM_INVCTRL_INV2EN_SHIFT)                </span></div>
<div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf304b51f57fe6a028674e4de62558868"> 3550</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 2                                                   </span></div>
<div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaab5508d48988ad41a34596564a8d883c"> 3551</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV2EN_SHIFT))&amp;FTM_INVCTRL_INV2EN_MASK) </span></div>
<div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1f9f536afb4e0b9b5041f35b51dc0008"> 3552</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  (0x01UL &lt;&lt; FTM_INVCTRL_INV3EN_SHIFT)                </span></div>
<div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaeaa778d3ec63bd86c6a5e840eebfcbe7"> 3553</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 3                                                   </span></div>
<div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4ff1169ec15053ed292d505477ed5641"> 3554</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV3EN_SHIFT))&amp;FTM_INVCTRL_INV3EN_MASK) </span></div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SWOCTRL Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1d6ba2b311aaea0d8857a2eff1a79f9b"> 3556</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   (0x01UL &lt;&lt; FTM_SWOCTRL_CH0OC_SHIFT)                 </span></div>
<div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8a9c262029f5302d089e536c8c44b499"> 3557</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0ca08d761be3c09177764f75a1b7d898"> 3558</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH0OC_SHIFT))&amp;FTM_SWOCTRL_CH0OC_MASK) </span></div>
<div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab033c2350b9eb73407eea7d5be5902bc"> 3559</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   (0x01UL &lt;&lt; FTM_SWOCTRL_CH1OC_SHIFT)                 </span></div>
<div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga91d92f8443196bd3f816110707c70355"> 3560</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  1                                                   </span></div>
<div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga174e069cd4a4719cccab79a58e0fe97c"> 3561</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH1OC_SHIFT))&amp;FTM_SWOCTRL_CH1OC_MASK) </span></div>
<div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gafb399bfe91227e3c1ef409df4f3296b9"> 3562</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   (0x01UL &lt;&lt; FTM_SWOCTRL_CH2OC_SHIFT)                 </span></div>
<div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gabafc3c919320572e1474319804e13958"> 3563</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  2                                                   </span></div>
<div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga9c318f90f38466a3f812f2e839c10d4f"> 3564</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH2OC_SHIFT))&amp;FTM_SWOCTRL_CH2OC_MASK) </span></div>
<div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga67e490e5fc532feaba50ac976a8ba91c"> 3565</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   (0x01UL &lt;&lt; FTM_SWOCTRL_CH3OC_SHIFT)                 </span></div>
<div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1520a6f7f9d94248c38bb2b2a6fdd068"> 3566</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  3                                                   </span></div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gacdf8e9437f7582f05b61e1fb9c0c6f42"> 3567</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH3OC_SHIFT))&amp;FTM_SWOCTRL_CH3OC_MASK) </span></div>
<div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8e7d553c823d031e23a2ca14cef77ed4"> 3568</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   (0x01UL &lt;&lt; FTM_SWOCTRL_CH4OC_SHIFT)                 </span></div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf60fd436bae3cc28d58bdef99ce082c9"> 3569</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  4                                                   </span></div>
<div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga904e54d8b014c3174108ede250b6a989"> 3570</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH4OC_SHIFT))&amp;FTM_SWOCTRL_CH4OC_MASK) </span></div>
<div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1c11baa172a252f899b39e8c96f8c213"> 3571</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   (0x01UL &lt;&lt; FTM_SWOCTRL_CH5OC_SHIFT)                 </span></div>
<div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga10aa816fdf5d6c7759f2343e74dab618"> 3572</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  5                                                   </span></div>
<div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3956be5930d36f0ffb77159d125273ef"> 3573</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH5OC_SHIFT))&amp;FTM_SWOCTRL_CH5OC_MASK) </span></div>
<div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae50b63621d0f71b3bc8b19f0fd851815"> 3574</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   (0x01UL &lt;&lt; FTM_SWOCTRL_CH6OC_SHIFT)                 </span></div>
<div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6440cb11055e9d43b210a2186beff55f"> 3575</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  6                                                   </span></div>
<div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c117e0f0dd99bce4828074069783d8f"> 3576</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH6OC_SHIFT))&amp;FTM_SWOCTRL_CH6OC_MASK) </span></div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad27d690f6ab9c6c159c25ca2375a25a4"> 3577</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   (0x01UL &lt;&lt; FTM_SWOCTRL_CH7OC_SHIFT)                 </span></div>
<div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae136ec9e72708b9da0aec24219804269"> 3578</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  7                                                   </span></div>
<div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gacd0814cdc69663caa79942a4214f5e2a"> 3579</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH7OC_SHIFT))&amp;FTM_SWOCTRL_CH7OC_MASK) </span></div>
<div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga83766e89cee45d6c03318d8031258d17"> 3580</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  (0x01UL &lt;&lt; FTM_SWOCTRL_CH0OCV_SHIFT)                </span></div>
<div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa2983e96c36fff64f21bf488473f902d"> 3581</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 8                                                   </span></div>
<div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac96895592539ac8ac65cdd99cc6e0180"> 3582</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH0OCV_SHIFT))&amp;FTM_SWOCTRL_CH0OCV_MASK) </span></div>
<div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab32bd89d8a7fe488b8bdbbfc753a05aa"> 3583</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  (0x01UL &lt;&lt; FTM_SWOCTRL_CH1OCV_SHIFT)                </span></div>
<div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga277368cadfcfb45d0f011cfa5bba13c5"> 3584</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 9                                                   </span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga0cbac441ec1e538018fee7b97a3ec6a7"> 3585</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH1OCV_SHIFT))&amp;FTM_SWOCTRL_CH1OCV_MASK) </span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa48e37bd5004ccb2bce43692fa0c1a80"> 3586</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  (0x01UL &lt;&lt; FTM_SWOCTRL_CH2OCV_SHIFT)                </span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga000183d4ecd255b5497ec73ea76f5cbc"> 3587</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 10                                                  </span></div>
<div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae4824379acd8198a481c6048cdcee338"> 3588</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH2OCV_SHIFT))&amp;FTM_SWOCTRL_CH2OCV_MASK) </span></div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaba02b117cc313564b3f2d67aa238a3ef"> 3589</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  (0x01UL &lt;&lt; FTM_SWOCTRL_CH3OCV_SHIFT)                </span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf19ff618a9c962801b0aba2036e48ec8"> 3590</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 11                                                  </span></div>
<div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gad162f1505741cc11f178e5c4cc20360f"> 3591</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH3OCV_SHIFT))&amp;FTM_SWOCTRL_CH3OCV_MASK) </span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5cc982d14b624ca50169e1c98d02e4ff"> 3592</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  (0x01UL &lt;&lt; FTM_SWOCTRL_CH4OCV_SHIFT)                </span></div>
<div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga38757966eb256ada3ab6800fdde3574f"> 3593</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 12                                                  </span></div>
<div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga487831196dda6d4e0cf7efc6a679a32a"> 3594</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH4OCV_SHIFT))&amp;FTM_SWOCTRL_CH4OCV_MASK) </span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga15f2f2e7d6753053cffd4cd6a2de90e5"> 3595</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  (0x01UL &lt;&lt; FTM_SWOCTRL_CH5OCV_SHIFT)                </span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae269ab2d5353429a637b5ec4fabd55d8"> 3596</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 13                                                  </span></div>
<div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gadde80fa74501817163a18fd55f0160f2"> 3597</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH5OCV_SHIFT))&amp;FTM_SWOCTRL_CH5OCV_MASK) </span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3b9f11da0d8d83fba974c4aaba2dac8a"> 3598</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  (0x01UL &lt;&lt; FTM_SWOCTRL_CH6OCV_SHIFT)                </span></div>
<div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5f2de43ea7c9508165b8829009f2171f"> 3599</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 14                                                  </span></div>
<div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae60bcae6377bbb5d6e646e6c10b16489"> 3600</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH6OCV_SHIFT))&amp;FTM_SWOCTRL_CH6OCV_MASK) </span></div>
<div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaeb2705f6572eaf6bcf1f868c8f70f6c2"> 3601</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  (0x01UL &lt;&lt; FTM_SWOCTRL_CH7OCV_SHIFT)                </span></div>
<div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6319ffea29243485dcc140b0ef64002c"> 3602</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 15                                                  </span></div>
<div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaf82a5ca7281f1d3e40adb5292caae6e1"> 3603</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH7OCV_SHIFT))&amp;FTM_SWOCTRL_CH7OCV_MASK) </span></div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PWMLOAD Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3aed163f12371474717169636b2d9620"> 3605</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  (0x01UL &lt;&lt; FTM_PWMLOAD_CH0SEL_SHIFT)                </span></div>
<div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga02d773d77ba9c505275e876cd180cd79"> 3606</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa6c36bb351452bfa99090e139d5d227e"> 3607</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH0SEL_SHIFT))&amp;FTM_PWMLOAD_CH0SEL_MASK) </span></div>
<div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga01a9bbb1d2eca61c95255992a5a13e19"> 3608</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  (0x01UL &lt;&lt; FTM_PWMLOAD_CH1SEL_SHIFT)                </span></div>
<div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae4943b2c121fcb66763b08960f09bff4"> 3609</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 1                                                   </span></div>
<div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga62f50a5200044f5e158c8147df8d0284"> 3610</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH1SEL_SHIFT))&amp;FTM_PWMLOAD_CH1SEL_MASK) </span></div>
<div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gabd7f8ac1fa597d6b97b85926ae9e6fec"> 3611</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  (0x01UL &lt;&lt; FTM_PWMLOAD_CH2SEL_SHIFT)                </span></div>
<div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga477fae93760ebabafd41a6be108c41a1"> 3612</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 2                                                   </span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga26bb85953a05f7cc5361ba19c0d370e0"> 3613</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH2SEL_SHIFT))&amp;FTM_PWMLOAD_CH2SEL_MASK) </span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gacbe9716a0b6c45b6e509f4060145ecc0"> 3614</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  (0x01UL &lt;&lt; FTM_PWMLOAD_CH3SEL_SHIFT)                </span></div>
<div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga2af1a060bebe8e48c468cce81a2364d8"> 3615</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 3                                                   </span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3dc1ac539f974e6ff787e17537ac840e"> 3616</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH3SEL_SHIFT))&amp;FTM_PWMLOAD_CH3SEL_MASK) </span></div>
<div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5c780b58f08500bc357b62c904dc1c97"> 3617</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  (0x01UL &lt;&lt; FTM_PWMLOAD_CH4SEL_SHIFT)                </span></div>
<div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gafdff910b7b4bc4961ef1852efddacbb5"> 3618</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gae89b817d5a34036c5016bab89d228429"> 3619</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH4SEL_SHIFT))&amp;FTM_PWMLOAD_CH4SEL_MASK) </span></div>
<div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1b66f571d4fb653183ca2b59bcfeebce"> 3620</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  (0x01UL &lt;&lt; FTM_PWMLOAD_CH5SEL_SHIFT)                </span></div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gac43e037a7c4b7b7d32dc52b11914d97f"> 3621</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 5                                                   </span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5f6d9ecd1dcaa4833457e24f64a08dd1"> 3622</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH5SEL_SHIFT))&amp;FTM_PWMLOAD_CH5SEL_MASK) </span></div>
<div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaefdd87aac092c115ca16834df416a021"> 3623</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  (0x01UL &lt;&lt; FTM_PWMLOAD_CH6SEL_SHIFT)                </span></div>
<div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga750eddbdde44f9f3a1a49cb8db15b7de"> 3624</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 6                                                   </span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga082fcdc7905410cdca8b65fde7e9d440"> 3625</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH6SEL_SHIFT))&amp;FTM_PWMLOAD_CH6SEL_MASK) </span></div>
<div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga03933ee150a126784b19dde95dd28cc9"> 3626</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  (0x01UL &lt;&lt; FTM_PWMLOAD_CH7SEL_SHIFT)                </span></div>
<div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga05ca23b88e7443efc46331367ccb6484"> 3627</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 7                                                   </span></div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga1df7f1ac2c8f8c63003ae538d6d15a2c"> 3628</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH7SEL_SHIFT))&amp;FTM_PWMLOAD_CH7SEL_MASK) </span></div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga3e984a537814ee8e4130be4e822671d4"> 3629</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    (0x01UL &lt;&lt; FTM_PWMLOAD_LDOK_SHIFT)                  </span></div>
<div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga17e018e9c7812e93d45434bd8db18634"> 3630</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   9                                                   </span></div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks___g_r_o_u_p.html#gaa6f91a65a92615804b5d162801bb5933"> 3631</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_LDOK_SHIFT))&amp;FTM_PWMLOAD_LDOK_MASK)  </span><span class="comment">/* End group FTM_Register_Masks_GROUP </span></div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;</div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment">/* FTM0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gab3681888f65da1375f0d93d0e79ec8bf"> 3637</a></span>&#160;<span class="preprocessor">#define FTM0_BasePtr                   0x40038000UL </span></div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gac20d96b96f80ded87aa187f7519699ee"> 3638</a></span>&#160;<span class="preprocessor">#define FTM0                           ((FTM_Type *) FTM0_BasePtr) </span></div>
<div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gae712c29b7abcf338d8f8f6418683fa66"> 3639</a></span>&#160;<span class="preprocessor">#define FTM0_BASE_PTR                  (FTM0) </span></div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group FTM_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;</div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="comment">/* ================           FTM1 (file:FTM1_2CH)                 ================ */</span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;</div>
<div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html"> 3661</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       FTM1 Structure                                               */</span></div>
<div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a89b3402ff0fe0ffd30f53659a40ba279"> 3662</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a89b3402ff0fe0ffd30f53659a40ba279">SC</a>;                           </div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#ad4b6f00886369dc22df256e6702eda21"> 3663</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#ad4b6f00886369dc22df256e6702eda21">CNT</a>;                          </div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#ab19fad8b28f4efc81afe1ae592e20d24"> 3664</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#ab19fad8b28f4efc81afe1ae592e20d24">MOD</a>;                          </div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a9033a3dce2ba70023b269a92bc99a7d6"> 3666</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a9033a3dce2ba70023b269a92bc99a7d6">CnSC</a>;                      </div>
<div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a82e8620205d0c26ee14a83935621b658"> 3667</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a82e8620205d0c26ee14a83935621b658">CnV</a>;                       </div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;   } CONTROLS[2];                               </div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a6291bf9a4a1e511a853726275cbfae74"> 3669</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[12];               </div>
<div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a29d982093a5d7cb33698f8d330a663d9"> 3670</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a29d982093a5d7cb33698f8d330a663d9">CNTIN</a>;                        </div>
<div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a5d7a7cf1f2929656d6acb4e513458f39"> 3671</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a5d7a7cf1f2929656d6acb4e513458f39">STATUS</a>;                       </div>
<div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a434bb8ac25430b5e56804b81ad2f7431"> 3672</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a434bb8ac25430b5e56804b81ad2f7431">MODE</a>;                         </div>
<div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#aa7f81cfae426acaede9bba9bda9a1fba"> 3673</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#aa7f81cfae426acaede9bba9bda9a1fba">SYNC</a>;                         </div>
<div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a3c625df20c0650dbc4819e1f26212159"> 3674</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a3c625df20c0650dbc4819e1f26212159">OUTINIT</a>;                      </div>
<div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#ab0a7a77094365e4b8741f01799e20674"> 3675</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#ab0a7a77094365e4b8741f01799e20674">OUTMASK</a>;                      </div>
<div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a143dad90782cbf0be7a1b4807f97bb50"> 3676</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a143dad90782cbf0be7a1b4807f97bb50">COMBINE</a>;                      </div>
<div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#ae25cc48465857984690171549edfcd9f"> 3677</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#ae25cc48465857984690171549edfcd9f">DEADTIME</a>;                     </div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a81d97b2e0ea84c6aeb3fa79f38917077"> 3678</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a81d97b2e0ea84c6aeb3fa79f38917077">EXTTRIG</a>;                      </div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#ad7a5325cf15acc0b754564ee9f41cbf7"> 3679</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#ad7a5325cf15acc0b754564ee9f41cbf7">POL</a>;                          </div>
<div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#ad1d2c9207f5842eaa570743813533eb2"> 3680</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#ad1d2c9207f5842eaa570743813533eb2">FMS</a>;                          </div>
<div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a355a3f3817c37672f8002af34e56cc19"> 3681</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a355a3f3817c37672f8002af34e56cc19">FILTER</a>;                       </div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a93aca6523df283ed297c2bf8396b6161"> 3682</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a93aca6523df283ed297c2bf8396b6161">FLTCTRL</a>;                      </div>
<div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#afc96dd6f90eee52504186f08837b64fe"> 3683</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#afc96dd6f90eee52504186f08837b64fe">QDCTRL</a>;                       </div>
<div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a4a23794f094f41fa05e2290d1299e6ba"> 3684</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a4a23794f094f41fa05e2290d1299e6ba">CONF</a>;                         </div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a8fe6753c8c1b8b375382f8cf62a91b3b"> 3685</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a8fe6753c8c1b8b375382f8cf62a91b3b">FLTPOL</a>;                       </div>
<div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a9c52ce5adbbcb2e317117934ac40f48b"> 3686</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a9c52ce5adbbcb2e317117934ac40f48b">SYNCONF</a>;                      </div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a489387ac9d4be5362f1eff250b49c880"> 3687</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a489387ac9d4be5362f1eff250b49c880">INVCTRL</a>;                      </div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#aabfd93cb05f22214c98d4e624bd56528"> 3688</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#aabfd93cb05f22214c98d4e624bd56528">SWOCTRL</a>;                      </div>
<div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="struct_f_t_m1___type.html#a6534ec4f7c5d05186012225613079389"> 3689</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_f_t_m1___type.html#a6534ec4f7c5d05186012225613079389">PWMLOAD</a>;                      </div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;} <a class="code" href="struct_f_t_m1___type.html">FTM1_Type</a>;</div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160; <span class="comment">/* End group FTM_structs_GROUP </span></div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;</div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="comment">/* -----------     &#39;FTM1&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;</div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="comment">/* ------- SC Bit Fields                            ------ */</span></div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="comment">/* ------- CNT Bit Fields                           ------ */</span></div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="comment">/* ------- MOD Bit Fields                           ------ */</span></div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="comment">/* ------- CnSC Bit Fields                          ------ */</span></div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="comment">/* ------- CnV Bit Fields                           ------ */</span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment">/* ------- CNTIN Bit Fields                         ------ */</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="comment">/* ------- STATUS Bit Fields                        ------ */</span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="comment">/* ------- MODE Bit Fields                          ------ */</span></div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment">/* ------- SYNC Bit Fields                          ------ */</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment">/* ------- OUTINIT Bit Fields                       ------ */</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="comment">/* ------- OUTMASK Bit Fields                       ------ */</span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="comment">/* ------- COMBINE Bit Fields                       ------ */</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="comment">/* ------- DEADTIME Bit Fields                      ------ */</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="comment">/* ------- EXTTRIG Bit Fields                       ------ */</span></div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="comment">/* ------- POL Bit Fields                           ------ */</span></div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="comment">/* ------- FMS Bit Fields                           ------ */</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="comment">/* ------- FILTER Bit Fields                        ------ */</span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="comment">/* ------- FLTCTRL Bit Fields                       ------ */</span></div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment">/* ------- QDCTRL Bit Fields                        ------ */</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment">/* ------- CONF Bit Fields                          ------ */</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment">/* ------- FLTPOL Bit Fields                        ------ */</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">/* ------- SYNCONF Bit Fields                       ------ */</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="comment">/* ------- INVCTRL Bit Fields                       ------ */</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="comment">/* ------- SWOCTRL Bit Fields                       ------ */</span></div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="comment">/* ------- PWMLOAD Bit Fields                       ------ */</span> <span class="comment">/* End group FTM_Register_Masks_GROUP </span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;</div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="comment">/* FTM1 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gae7e2ca43711c2cae22ddddb5c54b6c1e"> 3735</a></span>&#160;<span class="preprocessor">#define FTM1_BasePtr                   0x40039000UL </span></div>
<div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#ga48157ff57e27603582bc154901d44301"> 3736</a></span>&#160;<span class="preprocessor">#define FTM1                           ((FTM1_Type *) FTM1_BasePtr) </span></div>
<div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#ga38115fba8eadfc94b2fc411f45906002"> 3737</a></span>&#160;<span class="preprocessor">#define FTM1_BASE_PTR                  (FTM1) </span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group FTM_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;</div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="comment">/* ================           FTM2 (derived from FTM1)             ================ */</span></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;</div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="comment">/* FTM2 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gaae1d77ab7a19f62a90acbf534386c71d"> 3756</a></span>&#160;<span class="preprocessor">#define FTM2_BasePtr                   0x4003A000UL </span></div>
<div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gad4b8561c440952d2f7b095e4a7399a18"> 3757</a></span>&#160;<span class="preprocessor">#define FTM2                           ((FTM1_Type *) FTM2_BasePtr) </span></div>
<div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#ga897564efeaf1be1f991305d294eda3d6"> 3758</a></span>&#160;<span class="preprocessor">#define FTM2_BASE_PTR                  (FTM2) </span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group FTM_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;</div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="comment">/* ================           GPIOA (file:GPIOA_0x400FF000)        ================ */</span></div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;</div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html"> 3780</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       GPIOA Structure                                              */</span></div>
<div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4"> 3781</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">PDOR</a>;                         </div>
<div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc"> 3782</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc">PSOR</a>;                         </div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719"> 3783</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719">PCOR</a>;                         </div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de"> 3784</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de">PTOR</a>;                         </div>
<div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999"> 3785</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999">PDIR</a>;                         </div>
<div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5"> 3786</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5">PDDR</a>;                         </div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;} <a class="code" href="struct_g_p_i_o___type.html">GPIO_Type</a>;</div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160; <span class="comment">/* End group GPIOA_structs_GROUP </span></div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;</div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="comment">/* -----------     &#39;GPIOA&#39; Position &amp; Mask macros                       ----------- */</span></div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;</div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="comment">/* ------- PDOR Bit Fields                          ------ */</span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">/* ------- PSOR Bit Fields                          ------ */</span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment">/* ------- PCOR Bit Fields                          ------ */</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment">/* ------- PTOR Bit Fields                          ------ */</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="comment">/* ------- PDIR Bit Fields                          ------ */</span></div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="comment">/* ------- PDDR Bit Fields                          ------ */</span> <span class="comment">/* End group GPIOA_Register_Masks_GROUP </span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;</div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment">/* GPIOA - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94"> 3813</a></span>&#160;<span class="preprocessor">#define GPIOA_BasePtr                  0x400FF000UL </span></div>
<div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#gac485358099728ddae050db37924dd6b7"> 3814</a></span>&#160;<span class="preprocessor">#define GPIOA                          ((GPIO_Type *) GPIOA_BasePtr) </span></div>
<div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#ga3a8bd75d8b47b51132005ce9bbcbab7f"> 3815</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE_PTR                 (GPIOA) </span></div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group GPIOA_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;</div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="comment">/* ================           GPIOB (derived from GPIOA)           ================ */</span></div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;</div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="comment">/* GPIOB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb"> 3834</a></span>&#160;<span class="preprocessor">#define GPIOB_BasePtr                  0x400FF040UL </span></div>
<div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#ga68b66ac73be4c836db878a42e1fea3cd"> 3835</a></span>&#160;<span class="preprocessor">#define GPIOB                          ((GPIO_Type *) GPIOB_BasePtr) </span></div>
<div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#ga3f4701cf222c28bfdcc2768a296b4171"> 3836</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE_PTR                 (GPIOB) </span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group GPIOA_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;</div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="comment">/* ================           GPIOC (derived from GPIOA)           ================ */</span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;</div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="comment">/* GPIOC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c"> 3855</a></span>&#160;<span class="preprocessor">#define GPIOC_BasePtr                  0x400FF080UL </span></div>
<div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#ga2dca03332d620196ba943bc2346eaa08"> 3856</a></span>&#160;<span class="preprocessor">#define GPIOC                          ((GPIO_Type *) GPIOC_BasePtr) </span></div>
<div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#ga39b26484b0ad91fdbf93e27aa6ee7571"> 3857</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE_PTR                 (GPIOC) </span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group GPIOA_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;</div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment">/* ================           GPIOD (derived from GPIOA)           ================ */</span></div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;</div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">/* GPIOD - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#ga2cf8e45d59718d22013df8590bc5de60"> 3876</a></span>&#160;<span class="preprocessor">#define GPIOD_BasePtr                  0x400FF0C0UL </span></div>
<div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#ga7580b1a929ea9df59725ba9c18eba6ac"> 3877</a></span>&#160;<span class="preprocessor">#define GPIOD                          ((GPIO_Type *) GPIOD_BasePtr) </span></div>
<div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#ga080871bcecac6697912c87d4af0a8298"> 3878</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE_PTR                 (GPIOD) </span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group GPIOA_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;</div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="comment">/* ================           GPIOE (derived from GPIOA)           ================ */</span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;</div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment">/* GPIOE - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#gae8feb501b55fa74cf39a6d544202e4b0"> 3897</a></span>&#160;<span class="preprocessor">#define GPIOE_BasePtr                  0x400FF100UL </span></div>
<div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#gae04bdb5e8acc47cab1d0532e6b0d0763"> 3898</a></span>&#160;<span class="preprocessor">#define GPIOE                          ((GPIO_Type *) GPIOE_BasePtr) </span></div>
<div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___g_p_i_o_a___peripheral__access__layer___g_r_o_u_p.html#ga5d17758f0829d938753761d4a53c0a7c"> 3899</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE_PTR                 (GPIOE) </span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group GPIOA_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;</div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">/* ================           I2C0 (file:I2C0_MK10D5)              ================ */</span></div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;</div>
<div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html"> 3921</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       I2C0 Structure                                               */</span></div>
<div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a5f4adcc09ad475b811d37f1462e82c74"> 3922</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_i2_c___type.html#a5f4adcc09ad475b811d37f1462e82c74">A1</a>;                           </div>
<div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a4b1063d3e6b714b02cbcbf2e51a51f20"> 3923</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_i2_c___type.html#a4b1063d3e6b714b02cbcbf2e51a51f20">F</a>;                            </div>
<div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a8dc1b42eab0063baa1ddb76888a51bd3"> 3924</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_i2_c___type.html#a8dc1b42eab0063baa1ddb76888a51bd3">C1</a>;                           </div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a162318256d0b1b10410f02ffee1faeb3"> 3925</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_i2_c___type.html#a162318256d0b1b10410f02ffee1faeb3">S</a>;                            </div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a545035e76e1c914229d2a60cce227fa0"> 3926</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_i2_c___type.html#a545035e76e1c914229d2a60cce227fa0">D</a>;                            </div>
<div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a1cc523ad84714ff9fe3f28a9b2edccf7"> 3927</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_i2_c___type.html#a1cc523ad84714ff9fe3f28a9b2edccf7">C2</a>;                           </div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ad1329971804f2071ee4684b0513b7cfc"> 3928</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_i2_c___type.html#ad1329971804f2071ee4684b0513b7cfc">FLT</a>;                          </div>
<div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a6e1b24826eb462af336d49e3a1b9f8db"> 3929</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_i2_c___type.html#a6e1b24826eb462af336d49e3a1b9f8db">RA</a>;                           </div>
<div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a148222c48ca2815cfe85c68a6cff61a7"> 3930</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_i2_c___type.html#a148222c48ca2815cfe85c68a6cff61a7">SMB</a>;                          </div>
<div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a25bd966a745df11edd849836e17a2457"> 3931</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_i2_c___type.html#a25bd966a745df11edd849836e17a2457">A2</a>;                           </div>
<div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a4296f35ffa40f96e2695a8ab22177be6"> 3932</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_i2_c___type.html#a4296f35ffa40f96e2695a8ab22177be6">SLTH</a>;                         </div>
<div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a7e601051f907649a091973dd0ab2ea27"> 3933</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_i2_c___type.html#a7e601051f907649a091973dd0ab2ea27">SLTL</a>;                         </div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;} <a class="code" href="struct_i2_c___type.html">I2C_Type</a>;</div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160; <span class="comment">/* End group I2C_structs_GROUP </span></div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;</div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="comment">/* -----------     &#39;I2C0&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;</div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="comment">/* ------- A1 Bit Fields                            ------ */</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gad90fbd42f33b89ff3296c52700771b1b"> 3950</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           (0x7FUL &lt;&lt; I2C_A1_AD_SHIFT)                         </span></div>
<div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaf074658893634b95a9858ee29bbdd88a"> 3951</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          1                                                   </span></div>
<div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga5248771248d1964b566ca3de1cadf6a3"> 3952</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK) </span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- F Bit Fields                             ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaeb777a93b5695409902fb2f2b77eb760"> 3954</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           (0x3FUL &lt;&lt; I2C_F_ICR_SHIFT)                         </span></div>
<div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga8e2daf0de75e77e33467f6b132be0c30"> 3955</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          0                                                   </span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga18089fd1cbe1936b133d50d580d39e6d"> 3956</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK) </span></div>
<div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga9e077caa9ac07c03f5e34e431d0806fa"> 3957</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          (0x03UL &lt;&lt; I2C_F_MULT_SHIFT)                        </span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga3a338cb3af4c140fde82427d091d5b4a"> 3958</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         6                                                   </span></div>
<div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga8f7d596736ebbdc72c823abdc045adfd"> 3959</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK) </span></div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C1 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gadfd8fccdd35a4944a1e53ffa26e5d06b"> 3961</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        (0x01UL &lt;&lt; I2C_C1_DMAEN_SHIFT)                      </span></div>
<div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga1cd5f87cc18a56d293697f0463e2a9e3"> 3962</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gae8283d400fa6719b68eabf9129d5cec7"> 3963</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_DMAEN_SHIFT))&amp;I2C_C1_DMAEN_MASK) </span></div>
<div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga708d3eded28946d6f2e4b7ed5aff8fe8"> 3964</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         (0x01UL &lt;&lt; I2C_C1_WUEN_SHIFT)                       </span></div>
<div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gad1bec740751b47fd0f4e02d913c3b287"> 3965</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1                                                   </span></div>
<div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga171df40460d773ec95fa8963897b51d3"> 3966</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_WUEN_SHIFT))&amp;I2C_C1_WUEN_MASK) </span></div>
<div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga656f6747e8edc8299767365ea1ac9d70"> 3967</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         (0x01UL &lt;&lt; I2C_C1_RSTA_SHIFT)                       </span></div>
<div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gac6c61e0bd2615da3bbc3079984192dd7"> 3968</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2                                                   </span></div>
<div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga31b0a3b7726742ff59778fbccb84dd28"> 3969</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_RSTA_SHIFT))&amp;I2C_C1_RSTA_MASK) </span></div>
<div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaebf88a6e1a433272e606980474b4e577"> 3970</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         (0x01UL &lt;&lt; I2C_C1_TXAK_SHIFT)                       </span></div>
<div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga95ea65244938ce40ca695f5193268357"> 3971</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3                                                   </span></div>
<div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga1105e55df739d9220eb67be155865d76"> 3972</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_TXAK_SHIFT))&amp;I2C_C1_TXAK_MASK) </span></div>
<div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaf2c2222f863ed79996904cac957fbcf2"> 3973</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           (0x01UL &lt;&lt; I2C_C1_TX_SHIFT)                         </span></div>
<div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga4785c943be6e7664aad1f3166c54c07c"> 3974</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          4                                                   </span></div>
<div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga3cf0fe9237b0694a666d258ce536b1ea"> 3975</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_TX_SHIFT))&amp;I2C_C1_TX_MASK) </span></div>
<div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga4c4f11999967dae4bcf93fcefda51ebe"> 3976</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          (0x01UL &lt;&lt; I2C_C1_MST_SHIFT)                        </span></div>
<div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga3d36bee9f6ccbd3cd27355c481eb35fc"> 3977</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         5                                                   </span></div>
<div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga987507041611f0627a5a9b291146bb7b"> 3978</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_MST_SHIFT))&amp;I2C_C1_MST_MASK) </span></div>
<div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gada20a7267cfb048f5f30adacf115a9c6"> 3979</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        (0x01UL &lt;&lt; I2C_C1_IICIE_SHIFT)                      </span></div>
<div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaeddb698e3eec8ce064fa68ebbfd06e09"> 3980</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga6dbf8bbd7e2cbe7c2db10407d1195bcc"> 3981</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_IICIE_SHIFT))&amp;I2C_C1_IICIE_MASK) </span></div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga93aaf10d7a7527ef23e270b7a2dd335d"> 3982</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        (0x01UL &lt;&lt; I2C_C1_IICEN_SHIFT)                      </span></div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga963bec89f31364bb2dfe369173d8d412"> 3983</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga7ea496e9a5688b0501f72e3163624e63"> 3984</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_IICEN_SHIFT))&amp;I2C_C1_IICEN_MASK) </span></div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- S Bit Fields                             ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gad24c329c5eb1d51b4d1bdf637f0071d3"> 3986</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          (0x01UL &lt;&lt; I2C_S_RXAK_SHIFT)                        </span></div>
<div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga120dc0ebf2986dd160b9592ec711a177"> 3987</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0                                                   </span></div>
<div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga8aacd2266555789c7840411ebcc2fb42"> 3988</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_RXAK_SHIFT))&amp;I2C_S_RXAK_MASK) </span></div>
<div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga23f38878179bb0186dd2c64698417ec3"> 3989</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         (0x01UL &lt;&lt; I2C_S_IICIF_SHIFT)                       </span></div>
<div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga36fe15d9bbf77410ab19317e78d2d5ea"> 3990</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1                                                   </span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga1a977ca499ff9150e08cbd671628a2c2"> 3991</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_IICIF_SHIFT))&amp;I2C_S_IICIF_MASK) </span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaf802822114be53d791101a05f50af5a3"> 3992</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           (0x01UL &lt;&lt; I2C_S_SRW_SHIFT)                         </span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gae9ff7b0c74aeb1c906bfe71fa1620fae"> 3993</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          2                                                   </span></div>
<div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga3c251f26dc02eecdb65829e45b9830d1"> 3994</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_SRW_SHIFT))&amp;I2C_S_SRW_MASK) </span></div>
<div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga8176df0a3138ff19cc2551531d61fb2c"> 3995</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           (0x01UL &lt;&lt; I2C_S_RAM_SHIFT)                         </span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga8e3ed53ea2a04e7a0d0a2d0654fb74fd"> 3996</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          3                                                   </span></div>
<div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga47a3e85124417d95a731713c96785054"> 3997</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_RAM_SHIFT))&amp;I2C_S_RAM_MASK) </span></div>
<div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga5f4949ee45450ae24a9885c8a0b5b71d"> 3998</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          (0x01UL &lt;&lt; I2C_S_ARBL_SHIFT)                        </span></div>
<div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga6401a3c073bca30cd0f01ce830bc2734"> 3999</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4                                                   </span></div>
<div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga1b03d34de44807673dd516609532885d"> 4000</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_ARBL_SHIFT))&amp;I2C_S_ARBL_MASK) </span></div>
<div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga2e9a4cd81bee477ce0bb8f04dde5a836"> 4001</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          (0x01UL &lt;&lt; I2C_S_BUSY_SHIFT)                        </span></div>
<div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaf449f97abe53ded41a8cd83691089af7"> 4002</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5                                                   </span></div>
<div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaf7db23b8eb1d0b696c31f5061e7e5c34"> 4003</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_BUSY_SHIFT))&amp;I2C_S_BUSY_MASK) </span></div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga2d60d97ef284aae3bcec1b9b9135a37f"> 4004</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          (0x01UL &lt;&lt; I2C_S_IAAS_SHIFT)                        </span></div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaeef3ccc64a102f940ad82af4c5558381"> 4005</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6                                                   </span></div>
<div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gad09259671dff856203dcd5e547a2e53a"> 4006</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_IAAS_SHIFT))&amp;I2C_S_IAAS_MASK) </span></div>
<div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga20501abab9a2b23ac99fa69e87b2730d"> 4007</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           (0x01UL &lt;&lt; I2C_S_TCF_SHIFT)                         </span></div>
<div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga030264ea4205860abb6a32331d84cef3"> 4008</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          7                                                   </span></div>
<div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gad01c50b9058e88ffc519e7ffae8c76fc"> 4009</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_TCF_SHIFT))&amp;I2C_S_TCF_MASK) </span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- D Bit Fields                             ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaeb11bc3736eba5b805bdc4bced7edb2e"> 4011</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          (0xFFUL &lt;&lt; I2C_D_DATA_SHIFT)                        </span></div>
<div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gac9b220edf37227949c367bf455d11a04"> 4012</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         0                                                   </span></div>
<div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga7b68b1d5f1aa40f4bc5e9310e0a63754"> 4013</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK) </span></div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C2 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga6c5f8db3bac4c51de9446448a8ad9072"> 4015</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           (0x07UL &lt;&lt; I2C_C2_AD_SHIFT)                         </span></div>
<div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gab875d484e12dc6ae427c2063430d1362"> 4016</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          0                                                   </span></div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaa19edf20551c0d4dc70b840c2c5b7e24"> 4017</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK) </span></div>
<div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga70911373d5619a4d8376777446085856"> 4018</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         (0x01UL &lt;&lt; I2C_C2_RMEN_SHIFT)                       </span></div>
<div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga802a10e2d279895ec0230b4701b1a4bf"> 4019</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3                                                   </span></div>
<div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaecaecedb471207c255fe346e6158cdef"> 4020</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_RMEN_SHIFT))&amp;I2C_C2_RMEN_MASK) </span></div>
<div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gad5acb46182264a92f1f7ca818146d44e"> 4021</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         (0x01UL &lt;&lt; I2C_C2_SBRC_SHIFT)                       </span></div>
<div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga620079dc18e7ce504b6092503a10d2ae"> 4022</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4                                                   </span></div>
<div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga7ca1ec1871481fc75fb503d94403e577"> 4023</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_SBRC_SHIFT))&amp;I2C_C2_SBRC_MASK) </span></div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaa36c867ead9ecee381f4a6f1f75ccc70"> 4024</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         (0x01UL &lt;&lt; I2C_C2_HDRS_SHIFT)                       </span></div>
<div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga0d2a8c7a7fb308cf052fc122c1af92c5"> 4025</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5                                                   </span></div>
<div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga9304dab45ed8b48ddb4556d285a24111"> 4026</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_HDRS_SHIFT))&amp;I2C_C2_HDRS_MASK) </span></div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga331301810a6ac65f43e66b78bbde4c91"> 4027</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        (0x01UL &lt;&lt; I2C_C2_ADEXT_SHIFT)                      </span></div>
<div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga266bbd66a022e8b78eb5501d9d927164"> 4028</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga3d010148d4874ad1f38fe8270015e7f8"> 4029</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_ADEXT_SHIFT))&amp;I2C_C2_ADEXT_MASK) </span></div>
<div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gabe69d0985ed23c71c071a6ebd93f65df"> 4030</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        (0x01UL &lt;&lt; I2C_C2_GCAEN_SHIFT)                      </span></div>
<div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga2621c8acf26335441da9ced92ca4d29f"> 4031</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gae5c83ddb6e61d570ef28b79fbdcff1bc"> 4032</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_GCAEN_SHIFT))&amp;I2C_C2_GCAEN_MASK) </span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FLT Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga61b9691f2f522b624d0ace6268c972df"> 4034</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         (0x1FUL &lt;&lt; I2C_FLT_FLT_SHIFT)                       </span></div>
<div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga87c3021777b04e02f3c0481cdbde30e5"> 4035</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga7a184e93601a1086484b0ac2752cab00"> 4036</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK) </span></div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RA Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaa39c37c0d41e4cdafc00884a2fc791fa"> 4038</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          (0x7FUL &lt;&lt; I2C_RA_RAD_SHIFT)                        </span></div>
<div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga8571ae2c33f4ea6503f568c2151ef2a9"> 4039</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1                                                   </span></div>
<div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gae2a3d76c69fe5e8947660274f6744031"> 4040</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK) </span></div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SMB Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gad123ad3f9e1362d2ee5bd403cdf34327"> 4042</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     (0x01UL &lt;&lt; I2C_SMB_SHTF2IE_SHIFT)                   </span></div>
<div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga431377427b6cae03a360309ac07a4559"> 4043</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gac8955a8d2c42508c67b42709dd15219c"> 4044</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SHTF2IE_SHIFT))&amp;I2C_SMB_SHTF2IE_MASK) </span></div>
<div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gac393f25577923046bb7755b7f398db70"> 4045</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       (0x01UL &lt;&lt; I2C_SMB_SHTF2_SHIFT)                     </span></div>
<div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaeaa26602cb9aabcf738aef5e95b7672c"> 4046</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gad70d76892456fd348b7fdc155b42d0d6"> 4047</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SHTF2_SHIFT))&amp;I2C_SMB_SHTF2_MASK) </span></div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaefffa6f332bf3bd19ea55db0d1848546"> 4048</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       (0x01UL &lt;&lt; I2C_SMB_SHTF1_SHIFT)                     </span></div>
<div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga27af2fe0000903e76be422f1b0d0d277"> 4049</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga1f9be41fbf54c218799bc986a2be0d3f"> 4050</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SHTF1_SHIFT))&amp;I2C_SMB_SHTF1_MASK) </span></div>
<div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga19239e39699b975c050e78098f1160be"> 4051</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        (0x01UL &lt;&lt; I2C_SMB_SLTF_SHIFT)                      </span></div>
<div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga158639264e921e0cdc2d1c531c0481be"> 4052</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gacdc4b251c48d9987a5183ac3b0e6b0c1"> 4053</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SLTF_SHIFT))&amp;I2C_SMB_SLTF_MASK) </span></div>
<div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga7a0dba773688ec97b8f2a6306085c136"> 4054</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      (0x01UL &lt;&lt; I2C_SMB_TCKSEL_SHIFT)                    </span></div>
<div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga07c36bbad07617ae5ae27911d3b00290"> 4055</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaf627ce545902545010418f2bb533794c"> 4056</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_TCKSEL_SHIFT))&amp;I2C_SMB_TCKSEL_MASK) </span></div>
<div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gae54c99ffbc7df399f532cf0ddea2b43a"> 4057</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     (0x01UL &lt;&lt; I2C_SMB_SIICAEN_SHIFT)                   </span></div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga4a1109dbb19a0b37d8b7afcc6cfeba1b"> 4058</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga574c5e9e1437e408ccbeb4251048f6db"> 4059</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SIICAEN_SHIFT))&amp;I2C_SMB_SIICAEN_MASK) </span></div>
<div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga23b35683fd53d9982486462740d577c8"> 4060</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     (0x01UL &lt;&lt; I2C_SMB_ALERTEN_SHIFT)                   </span></div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gab3807b572e12675922212a4ccfaf9327"> 4061</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6                                                   </span></div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gacdf113efefeedc42ad08327c80f5d154"> 4062</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_ALERTEN_SHIFT))&amp;I2C_SMB_ALERTEN_MASK) </span></div>
<div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga6c32b35c6a034b2d36c8341e41e1f5e0"> 4063</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        (0x01UL &lt;&lt; I2C_SMB_FACK_SHIFT)                      </span></div>
<div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga8818be9583854e197aa6f7197d42e825"> 4064</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga7a9f868ed9fe09aa6c3964ccaa1f2be8"> 4065</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_FACK_SHIFT))&amp;I2C_SMB_FACK_MASK) </span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- A2 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga953881ff63411be620fa173f27ab4efa"> 4067</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          (0x7FUL &lt;&lt; I2C_A2_SAD_SHIFT)                        </span></div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gad1c31a37087b37cb76faeade10a4fbd6"> 4068</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1                                                   </span></div>
<div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gadb02a0d0b664b563e9f18a9a4d90fb8f"> 4069</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK) </span></div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SLTH Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaeef081c4825bc9248b218f4c6ee70f86"> 4071</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       (0xFFUL &lt;&lt; I2C_SLTH_SSLT_SHIFT)                     </span></div>
<div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gadc7429d429b6c58a18bcf147884e618f"> 4072</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gaf6d95ca3bdf2d8da490e7ff3c4a937b7"> 4073</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK) </span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SLTL Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gac29118698aa1c246c26835a19210a0c9"> 4075</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       (0xFFUL &lt;&lt; I2C_SLTL_SSLT_SHIFT)                     </span></div>
<div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#ga177f38e09f29a382b35b19906462204f"> 4076</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks___g_r_o_u_p.html#gab7bec69c829adac299ed11bd66411507"> 4077</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)  </span><span class="comment">/* End group I2C_Register_Masks_GROUP </span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;</div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment">/* I2C0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral__access__layer___g_r_o_u_p.html#gaf0ac2b44d4bc6d70d230d7b31d6ba929"> 4083</a></span>&#160;<span class="preprocessor">#define I2C0_BasePtr                   0x40066000UL </span></div>
<div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral__access__layer___g_r_o_u_p.html#ga86abb2e8858d177c04e60c41e9242045"> 4084</a></span>&#160;<span class="preprocessor">#define I2C0                           ((I2C_Type *) I2C0_BasePtr) </span></div>
<div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral__access__layer___g_r_o_u_p.html#ga6db92fda81fa3b6a1c8c6a85e66d51a0"> 4085</a></span>&#160;<span class="preprocessor">#define I2C0_BASE_PTR                  (I2C0) </span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group I2C_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;</div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="comment">/* ================           I2C1 (derived from I2C0)             ================ */</span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;</div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment">/* I2C1 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral__access__layer___g_r_o_u_p.html#gafb27d3d59bd7d15a73d9ed54d78821b9"> 4104</a></span>&#160;<span class="preprocessor">#define I2C1_BasePtr                   0x40067000UL </span></div>
<div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral__access__layer___g_r_o_u_p.html#gab45d257574da6fe1f091cc45b7eda6cc"> 4105</a></span>&#160;<span class="preprocessor">#define I2C1                           ((I2C_Type *) I2C1_BasePtr) </span></div>
<div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral__access__layer___g_r_o_u_p.html#gae13da5d584f2a4e2379db927a3f18772"> 4106</a></span>&#160;<span class="preprocessor">#define I2C1_BASE_PTR                  (I2C1) </span></div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group I2C_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;</div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="comment">/* ================           I2S0 (file:I2S0_1CH)                 ================ */</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;</div>
<div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html"> 4128</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       I2S0 Structure                                               */</span></div>
<div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#ac267d105f56a5a51a2f96ca821c3e4a7"> 4129</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#ac267d105f56a5a51a2f96ca821c3e4a7">TCSR</a>;                         </div>
<div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a402dc49c093c976d36ae655ab62d0df5"> 4130</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#a402dc49c093c976d36ae655ab62d0df5">TCR1</a>;                         </div>
<div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a4134a86cc4b66d8d7e59fed43bf833ca"> 4131</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#a4134a86cc4b66d8d7e59fed43bf833ca">TCR2</a>;                         </div>
<div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a3a79413b288cefdce2291865b42c6a31"> 4132</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#a3a79413b288cefdce2291865b42c6a31">TCR3</a>;                         </div>
<div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#ae01402cc631b47ce8128465aa287e6df"> 4133</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#ae01402cc631b47ce8128465aa287e6df">TCR4</a>;                         </div>
<div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a91337041fca47b36ff4f31f29cb273bf"> 4134</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#a91337041fca47b36ff4f31f29cb273bf">TCR5</a>;                         </div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a837e44aff192048eacec505bc9739a0c"> 4135</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[2];                </div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a9eae12b8b4c377a3adf820f320a0a4c0"> 4136</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  TDR[1];                       </div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a7098367cf60a43327da6edc9d555daa9"> 4137</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED1[7];                </div>
<div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a18992027f9fbea5481975781ffbbe81d"> 4138</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  TFR[1];                       </div>
<div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a72d72a898d17d24808821a7e286b0a90"> 4139</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED2[7];                </div>
<div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a2ddc0ba302f2eeb23c02a94fabab1af1"> 4140</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#a2ddc0ba302f2eeb23c02a94fabab1af1">TMR</a>;                          </div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a5a8fa75174ba047dc33febe59778088e"> 4141</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED3[7];                </div>
<div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a3e9f96292f8fdc9b1b74b67e4f9f2b96"> 4142</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#a3e9f96292f8fdc9b1b74b67e4f9f2b96">RCSR</a>;                         </div>
<div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a77ddbd77c8641790f011e95f040dc221"> 4143</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#a77ddbd77c8641790f011e95f040dc221">RCR1</a>;                         </div>
<div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#ac0bdbdf0882c75715cd446c6d677ace2"> 4144</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#ac0bdbdf0882c75715cd446c6d677ace2">RCR2</a>;                         </div>
<div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a4d721096f492566c33c2354f7630624f"> 4145</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#a4d721096f492566c33c2354f7630624f">RCR3</a>;                         </div>
<div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a29f97512ded526be9f3672d7db6793ac"> 4146</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#a29f97512ded526be9f3672d7db6793ac">RCR4</a>;                         </div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#affd777b7e9dafd3fd7185f034aab4b50"> 4147</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#affd777b7e9dafd3fd7185f034aab4b50">RCR5</a>;                         </div>
<div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#af8666b76f6a272595765e0dda169a61f"> 4148</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED4[2];                </div>
<div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a383a8dc5709d2e59678f84347ae95a23"> 4149</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RDR[1];                       </div>
<div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a9844431e1ea9d7a0d4c0a7b4bd613cf3"> 4150</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED5[7];                </div>
<div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a73318c4d5114724ef201e45f24f0fd8b"> 4151</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RFR[1];                       </div>
<div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a793742bba6c5c3190c354c4304bb5140"> 4152</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED6[7];                </div>
<div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#ab2b55d0a250082bacc98cb3845769560"> 4153</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#ab2b55d0a250082bacc98cb3845769560">RMR</a>;                          </div>
<div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a792d043a478571a126936ce76dd04511"> 4154</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED7[7];                </div>
<div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#a1120f8317764b1cd8d7b624175c13a15"> 4155</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#a1120f8317764b1cd8d7b624175c13a15">MCR</a>;                          </div>
<div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="struct_i2_s___type.html#aec34525af6f820dc003963ede5542ef1"> 4156</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_i2_s___type.html#aec34525af6f820dc003963ede5542ef1">MDR</a>;                          </div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;} <a class="code" href="struct_i2_s___type.html">I2S_Type</a>;</div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160; <span class="comment">/* End group I2S_structs_GROUP </span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;</div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="comment">/* -----------     &#39;I2S0&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;</div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment">/* ------- TCSR Bit Fields                          ------ */</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gae565812ade16ef43b2c8de0da9434dc7"> 4173</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRDE_MASK                       (0x01UL &lt;&lt; I2S_TCSR_FRDE_SHIFT)                     </span></div>
<div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga625ff0e116f205afc5810d46b33889e8"> 4174</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRDE_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga39c433954a4c5379e414224a3739917f"> 4175</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRDE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_FRDE_SHIFT))&amp;I2S_TCSR_FRDE_MASK) </span></div>
<div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1ee38c9bb8913b7ad39101588a3b6f81"> 4176</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE_MASK                       (0x01UL &lt;&lt; I2S_TCSR_FWDE_SHIFT)                     </span></div>
<div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga711259f1f84d00f66491a4369794c9be"> 4177</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga521b14eeb19323fd1c1be8fc41244eac"> 4178</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_FWDE_SHIFT))&amp;I2S_TCSR_FWDE_MASK) </span></div>
<div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaa4df5fe488cb4d2acb0bfd546f660507"> 4179</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRIE_MASK                       (0x01UL &lt;&lt; I2S_TCSR_FRIE_SHIFT)                     </span></div>
<div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gae80718274a142dbe1c9b84baddb880fe"> 4180</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRIE_SHIFT                      8                                                   </span></div>
<div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga46fc6ae4e8416b444cde4a23da832d42"> 4181</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_FRIE_SHIFT))&amp;I2S_TCSR_FRIE_MASK) </span></div>
<div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga4cd03b204167fc3671c12fa3462d38fb"> 4182</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE_MASK                       (0x01UL &lt;&lt; I2S_TCSR_FWIE_SHIFT)                     </span></div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga666587a04effa8fc8ff5411eacbee7db"> 4183</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE_SHIFT                      9                                                   </span></div>
<div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaf88e6e28efd9bc5ef3d3a1e490fa2bc4"> 4184</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_FWIE_SHIFT))&amp;I2S_TCSR_FWIE_MASK) </span></div>
<div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga396da367b36ad3ece4724ee59140968f"> 4185</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE_MASK                       (0x01UL &lt;&lt; I2S_TCSR_FEIE_SHIFT)                     </span></div>
<div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga6115a14264154cbd0f1b604dbe873a14"> 4186</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE_SHIFT                      10                                                  </span></div>
<div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gae37d201d00631fc28269558ab97a0c6b"> 4187</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_FEIE_SHIFT))&amp;I2S_TCSR_FEIE_MASK) </span></div>
<div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaf9e74dea26989013c641104d00be6e21"> 4188</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE_MASK                       (0x01UL &lt;&lt; I2S_TCSR_SEIE_SHIFT)                     </span></div>
<div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gac1a9beb768f09b6866b75294f36a8331"> 4189</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE_SHIFT                      11                                                  </span></div>
<div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1b1f3e77b4e3a893b4497eb3cf4eca95"> 4190</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_SEIE_SHIFT))&amp;I2S_TCSR_SEIE_MASK) </span></div>
<div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gae340c4e140f6777c4f3288008cef9807"> 4191</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE_MASK                       (0x01UL &lt;&lt; I2S_TCSR_WSIE_SHIFT)                     </span></div>
<div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga80c64bdcf18c8ac184ac66c2517171eb"> 4192</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE_SHIFT                      12                                                  </span></div>
<div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga771b4ce67515a275eb33936c40f785e2"> 4193</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_WSIE_SHIFT))&amp;I2S_TCSR_WSIE_MASK) </span></div>
<div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga370db03ac48bd51b4192f6e36b80cd43"> 4194</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRF_MASK                        (0x01UL &lt;&lt; I2S_TCSR_FRF_SHIFT)                      </span></div>
<div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga2dcefe209e87357f5e9d3c764c6da831"> 4195</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRF_SHIFT                       16                                                  </span></div>
<div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga26f727690f9a668fa150bbc65bdeb9aa"> 4196</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_FRF_SHIFT))&amp;I2S_TCSR_FRF_MASK) </span></div>
<div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gabcaea4a4f528b0d25ff0f0b72d4a4c93"> 4197</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF_MASK                        (0x01UL &lt;&lt; I2S_TCSR_FWF_SHIFT)                      </span></div>
<div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga7cb29b185e9330124f8777c090685d49"> 4198</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF_SHIFT                       17                                                  </span></div>
<div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gac51266d9349bd0ebfe25f095384d307e"> 4199</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_FWF_SHIFT))&amp;I2S_TCSR_FWF_MASK) </span></div>
<div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga545f4444c3ca226a3318c67b76061406"> 4200</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF_MASK                        (0x01UL &lt;&lt; I2S_TCSR_FEF_SHIFT)                      </span></div>
<div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga00880fa506ae5f85e2cf22d7251cc217"> 4201</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF_SHIFT                       18                                                  </span></div>
<div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga2cfa2263a509ac6cd3eb923eebd7b99e"> 4202</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_FEF_SHIFT))&amp;I2S_TCSR_FEF_MASK) </span></div>
<div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaafdb1a4476b3a25a9f1af0475beb81d6"> 4203</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF_MASK                        (0x01UL &lt;&lt; I2S_TCSR_SEF_SHIFT)                      </span></div>
<div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gab079539e78cc6efb8d477dfe1f349f00"> 4204</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF_SHIFT                       19                                                  </span></div>
<div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga507cded79868dc38e0b3d3a209142a5c"> 4205</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_SEF_SHIFT))&amp;I2S_TCSR_SEF_MASK) </span></div>
<div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga85bbf55e664f0a0b688fbb1c2db634e9"> 4206</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF_MASK                        (0x01UL &lt;&lt; I2S_TCSR_WSF_SHIFT)                      </span></div>
<div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gafbec49ae50a286ce9bc59f20cbcd6b4e"> 4207</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF_SHIFT                       20                                                  </span></div>
<div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga5522bb2f11ca63fbcb3891d448ff9014"> 4208</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_WSF_SHIFT))&amp;I2S_TCSR_WSF_MASK) </span></div>
<div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga0f5f12f7b64d57e778e3025ce7cb1294"> 4209</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SR_MASK                         (0x01UL &lt;&lt; I2S_TCSR_SR_SHIFT)                       </span></div>
<div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gab1a40505d50cdd19b7e37eaa0d6cc184"> 4210</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SR_SHIFT                        24                                                  </span></div>
<div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga56d5de5437373e43e577317266eb183c"> 4211</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_SR_SHIFT))&amp;I2S_TCSR_SR_MASK) </span></div>
<div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gab914972c0af99c736c0873d7c9f325f6"> 4212</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FR_MASK                         (0x01UL &lt;&lt; I2S_TCSR_FR_SHIFT)                       </span></div>
<div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaee3fc16502863ff4fa31702ca5add676"> 4213</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FR_SHIFT                        25                                                  </span></div>
<div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga9c8369db06565088d76c18fd617cc619"> 4214</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_FR_SHIFT))&amp;I2S_TCSR_FR_MASK) </span></div>
<div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1a283a2875596890e8d014ba29a2d764"> 4215</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE_MASK                        (0x01UL &lt;&lt; I2S_TCSR_BCE_SHIFT)                      </span></div>
<div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gabcf492ab7f9cc04accd4b8d144a195d8"> 4216</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE_SHIFT                       28                                                  </span></div>
<div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga81b07774ec3fd2493e1c1812d5b675b9"> 4217</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_BCE_SHIFT))&amp;I2S_TCSR_BCE_MASK) </span></div>
<div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga168b4f72e1d68208f211020224bc4f1d"> 4218</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE_MASK                       (0x01UL &lt;&lt; I2S_TCSR_DBGE_SHIFT)                     </span></div>
<div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga45053916a88f0ce8d3a0798b7529f976"> 4219</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE_SHIFT                      29                                                  </span></div>
<div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga68ef4ea76a14383e93fb581192065792"> 4220</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_DBGE_SHIFT))&amp;I2S_TCSR_DBGE_MASK) </span></div>
<div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga2692628bf911b8951e8f77dbd6809f87"> 4221</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE_MASK                      (0x01UL &lt;&lt; I2S_TCSR_STOPE_SHIFT)                    </span></div>
<div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga931d31ce7c806e53554e29d7cf0db6ed"> 4222</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE_SHIFT                     30                                                  </span></div>
<div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gacd5eb31f5368b5e55b8714521269280d"> 4223</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_STOPE_SHIFT))&amp;I2S_TCSR_STOPE_MASK) </span></div>
<div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga38911a5988cffd69ad0817c00522518c"> 4224</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_TE_MASK                         (0x01UL &lt;&lt; I2S_TCSR_TE_SHIFT)                       </span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gab02a94b13756ac9869d4125313c7d651"> 4225</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_TE_SHIFT                        31                                                  </span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gabb75742a5e1f1475456289655ef36d16"> 4226</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_TE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCSR_TE_SHIFT))&amp;I2S_TCSR_TE_MASK) </span></div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TCR1 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga26d9f7626514208432dc7850225cc752"> 4228</a></span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW_MASK                        (0x07UL &lt;&lt; I2S_TCR1_TFW_SHIFT)                      </span></div>
<div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga2a0a40da6ee3bcfa9f8088dcfbb676c7"> 4229</a></span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gad9addcfc5012395e9d579bdf7091dddc"> 4230</a></span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR1_TFW_SHIFT))&amp;I2S_TCR1_TFW_MASK) </span></div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TCR2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga9bbd597b1d3a839f74d15c3b6c309bb7"> 4232</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_MASK                        (0xFFUL &lt;&lt; I2S_TCR2_DIV_SHIFT)                      </span></div>
<div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gad553f8b1c1cc03ded483d997640b410a"> 4233</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga89a576437056ff39e6a6e0474cbd8371"> 4234</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_DIV_SHIFT))&amp;I2S_TCR2_DIV_MASK) </span></div>
<div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gacd5946c8455382794be20e9454c7d688"> 4235</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD_MASK                        (0x01UL &lt;&lt; I2S_TCR2_BCD_SHIFT)                      </span></div>
<div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga2c6578a7b0e95314b9211083cd31494e"> 4236</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD_SHIFT                       24                                                  </span></div>
<div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga3f1f6042bd19880b4d9b8d4d98d05458"> 4237</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_BCD_SHIFT))&amp;I2S_TCR2_BCD_MASK) </span></div>
<div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gacd80d1c94434950d1e8bd33024b04018"> 4238</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP_MASK                        (0x01UL &lt;&lt; I2S_TCR2_BCP_SHIFT)                      </span></div>
<div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaafb7626321ba09185e45c9136b804732"> 4239</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP_SHIFT                       25                                                  </span></div>
<div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gad61cc7161583ab9401ff3e8be5ce1517"> 4240</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_BCP_SHIFT))&amp;I2S_TCR2_BCP_MASK) </span></div>
<div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga69d35574d74902b5a5dac263afe83957"> 4241</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL_MASK                       (0x03UL &lt;&lt; I2S_TCR2_MSEL_SHIFT)                     </span></div>
<div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga3f2208b190e1f9a951d300e726f6df76"> 4242</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL_SHIFT                      26                                                  </span></div>
<div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga25200cfc40c741f71b96bb14ada7c47f"> 4243</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_MSEL_SHIFT))&amp;I2S_TCR2_MSEL_MASK) </span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1e16e8f58e2213ea6ea8fbe96f6b0b09"> 4244</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCI_MASK                        (0x01UL &lt;&lt; I2S_TCR2_BCI_SHIFT)                      </span></div>
<div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaa9612abbad00a02a4d3dc1a7dfe6463d"> 4245</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCI_SHIFT                       28                                                  </span></div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga5e192671fc355bfb6578c7596158633d"> 4246</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_BCI_SHIFT))&amp;I2S_TCR2_BCI_MASK) </span></div>
<div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga8969a374d290181e8f2c7a1c5ff4f31b"> 4247</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCS_MASK                        (0x01UL &lt;&lt; I2S_TCR2_BCS_SHIFT)                      </span></div>
<div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga4f9b5cf67219ec5115ced3b69bfda155"> 4248</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCS_SHIFT                       29                                                  </span></div>
<div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gac2ef4100a746df4bf4b7dff201b29c4f"> 4249</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_BCS_SHIFT))&amp;I2S_TCR2_BCS_MASK) </span></div>
<div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga2626d37b42ede711d867e8f750fb2c2c"> 4250</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC_MASK                       (0x03UL &lt;&lt; I2S_TCR2_SYNC_SHIFT)                     </span></div>
<div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga7817b4e017fd01d7ca9a59e87008656f"> 4251</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC_SHIFT                      30                                                  </span></div>
<div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaf91c3899959e7f1cf7e0a464df66a8e2"> 4252</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_SYNC_SHIFT))&amp;I2S_TCR2_SYNC_MASK) </span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TCR3 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga49de2df89ebdb02cdb32c8a15f9ac7b4"> 4254</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_MASK                       (0x0FUL &lt;&lt; I2S_TCR3_WDFL_SHIFT)                     </span></div>
<div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga984179c79c4fc833f32c031c69a33cd9"> 4255</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga61d01cab13a8777ad0e326259faeb685"> 4256</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR3_WDFL_SHIFT))&amp;I2S_TCR3_WDFL_MASK) </span></div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga27bcb7b4d391b96f7fd8f566579bf7e2"> 4257</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE_MASK                        (0x01UL &lt;&lt; I2S_TCR3_TCE_SHIFT)                      </span></div>
<div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gab6791fd5b9271db39f4f91173ed3c30d"> 4258</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE_SHIFT                       16                                                  </span></div>
<div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1daa102ea7a383ef2562a20c3be3d06d"> 4259</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR3_TCE_SHIFT))&amp;I2S_TCR3_TCE_MASK) </span></div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TCR4 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga895aea8d5cc09529dfca99dc5c511644"> 4261</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_MASK                        (0x01UL &lt;&lt; I2S_TCR4_FSD_SHIFT)                      </span></div>
<div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga61e4999938fd48b7f2f316e1563277ec"> 4262</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gabdece778125e163ce2b777e766056596"> 4263</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_FSD_SHIFT))&amp;I2S_TCR4_FSD_MASK) </span></div>
<div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga040aed413399e30e47219d040ff46c9d"> 4264</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP_MASK                        (0x01UL &lt;&lt; I2S_TCR4_FSP_SHIFT)                      </span></div>
<div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga48dba321e9103f28b6b66b072dae99b7"> 4265</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga90a199149352bad62faa547f0a423b4d"> 4266</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_FSP_SHIFT))&amp;I2S_TCR4_FSP_MASK) </span></div>
<div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1431c095df0a4ca821052d83ca72ca96"> 4267</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE_MASK                        (0x01UL &lt;&lt; I2S_TCR4_FSE_SHIFT)                      </span></div>
<div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga967f80d877a02e10cfe3041c0547c67f"> 4268</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga6307c965fa00d0cca8684a24ed16384c"> 4269</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_FSE_SHIFT))&amp;I2S_TCR4_FSE_MASK) </span></div>
<div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga3331c691867adbb231a8d1d7ccb4ce94"> 4270</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_MF_MASK                         (0x01UL &lt;&lt; I2S_TCR4_MF_SHIFT)                       </span></div>
<div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga63d02d7aac86c3c6389035e2e3a8a96b"> 4271</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_MF_SHIFT                        4                                                   </span></div>
<div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga848e9e62f5c0c7c45c68c817eb0a1f0a"> 4272</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_MF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_MF_SHIFT))&amp;I2S_TCR4_MF_MASK) </span></div>
<div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga239e1c4ba761520bf2d7e0cf65c39d54"> 4273</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD_MASK                       (0x1FUL &lt;&lt; I2S_TCR4_SYWD_SHIFT)                     </span></div>
<div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gadd23753698d7fb9a8948b1db0443fa4f"> 4274</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD_SHIFT                      8                                                   </span></div>
<div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga3d6d1dade93eeda4a8a6914f60cbb9fc"> 4275</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_SYWD_SHIFT))&amp;I2S_TCR4_SYWD_MASK) </span></div>
<div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1348cbea02cf3f38b5112c2ed27fafa0"> 4276</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ_MASK                       (0x0FUL &lt;&lt; I2S_TCR4_FRSZ_SHIFT)                     </span></div>
<div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga7db678baf12c9937bc1f2899876ed142"> 4277</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ_SHIFT                      16                                                  </span></div>
<div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaadb8adc59ed93d7a11923941424e20e5"> 4278</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_FRSZ_SHIFT))&amp;I2S_TCR4_FRSZ_MASK) </span></div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TCR5 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga95e32e5df1218cb76b09a99f46d9eca2"> 4280</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_MASK                        (0x1FUL &lt;&lt; I2S_TCR5_FBT_SHIFT)                      </span></div>
<div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaaeadb079b059ec5d832aa9bce021f0ab"> 4281</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gae719019b98cc529d200d8570f3b62f05"> 4282</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_FBT_SHIFT))&amp;I2S_TCR5_FBT_MASK) </span></div>
<div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga8c6552a52f0e99068ae8869056e78ccb"> 4283</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W_MASK                        (0x1FUL &lt;&lt; I2S_TCR5_W0W_SHIFT)                      </span></div>
<div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga0b9f1161cd97d2be7e9ee7f680293e3d"> 4284</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W_SHIFT                       16                                                  </span></div>
<div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga5b0a26e0153652855de151bbbc7e8303"> 4285</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_W0W_SHIFT))&amp;I2S_TCR5_W0W_MASK) </span></div>
<div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gac7d0e32e2822b95984bd4c98097848e0"> 4286</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW_MASK                        (0x1FUL &lt;&lt; I2S_TCR5_WNW_SHIFT)                      </span></div>
<div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga76459cafce1757f4ea37a3fca81514a7"> 4287</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW_SHIFT                       24                                                  </span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga875934bf1e82a195cf9bd7414c9deac1"> 4288</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_WNW_SHIFT))&amp;I2S_TCR5_WNW_MASK) </span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TDR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaa3e1fe9a61d8485d2d6968dfcf779502"> 4290</a></span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_MASK                         (0xFFFFFFFFUL &lt;&lt; I2S_TDR_TDR_SHIFT)                 </span></div>
<div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gacf46b25f4f14b34413430bc2071c1a13"> 4291</a></span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gabe6f8f2157a35e011d88193360f25f94"> 4292</a></span>&#160;<span class="preprocessor">#define I2S_TDR_TDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TDR_TDR_SHIFT))&amp;I2S_TDR_TDR_MASK) </span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TFR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga7c4e30b6d86edce6e8767f7800ef88a4"> 4294</a></span>&#160;<span class="preprocessor">#define I2S_TFR_RFP_MASK                         (0x0FUL &lt;&lt; I2S_TFR_RFP_SHIFT)                       </span></div>
<div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga9eee8668c1cef6c911103d45234930b3"> 4295</a></span>&#160;<span class="preprocessor">#define I2S_TFR_RFP_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1d3bcbec6628bf077ca879fe9a98e43d"> 4296</a></span>&#160;<span class="preprocessor">#define I2S_TFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TFR_RFP_SHIFT))&amp;I2S_TFR_RFP_MASK) </span></div>
<div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gae62f96d35bbfdc150f3d3cc9a0a27077"> 4297</a></span>&#160;<span class="preprocessor">#define I2S_TFR_WFP_MASK                         (0x0FUL &lt;&lt; I2S_TFR_WFP_SHIFT)                       </span></div>
<div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga76c81603713aba769396b8c4921078c2"> 4298</a></span>&#160;<span class="preprocessor">#define I2S_TFR_WFP_SHIFT                        16                                                  </span></div>
<div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1b920f661b6f4cf70114b456f0e8304c"> 4299</a></span>&#160;<span class="preprocessor">#define I2S_TFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TFR_WFP_SHIFT))&amp;I2S_TFR_WFP_MASK) </span></div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TMR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga0c694ab6fec26ca6fc159fe1d8ccb591"> 4301</a></span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_MASK                         (0xFFFFUL &lt;&lt; I2S_TMR_TWM_SHIFT)                     </span></div>
<div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga50ccb20fbe6c1de252bfe8ffba29fb3e"> 4302</a></span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gad68d207aaa25383b7b3b2dd23c2a6d13"> 4303</a></span>&#160;<span class="preprocessor">#define I2S_TMR_TWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TMR_TWM_SHIFT))&amp;I2S_TMR_TWM_MASK) </span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RCSR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaf82cfc347ee6a04baec92ebf5198b06c"> 4305</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRDE_MASK                       (0x01UL &lt;&lt; I2S_RCSR_FRDE_SHIFT)                     </span></div>
<div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga989180bd00d082c32921f39944f70c01"> 4306</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRDE_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga93476dee09249d87aeb1baa1b408bcac"> 4307</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRDE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_FRDE_SHIFT))&amp;I2S_RCSR_FRDE_MASK) </span></div>
<div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaba9d1c2766ec4f47df5ea6316e050cd0"> 4308</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE_MASK                       (0x01UL &lt;&lt; I2S_RCSR_FWDE_SHIFT)                     </span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gac9c4253d0b73811583bb620a5f61f1ad"> 4309</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gad238520fd9565eeeddc5f6a6b74536db"> 4310</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_FWDE_SHIFT))&amp;I2S_RCSR_FWDE_MASK) </span></div>
<div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga97cd414600a5d5077af214ef0c166dc0"> 4311</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRIE_MASK                       (0x01UL &lt;&lt; I2S_RCSR_FRIE_SHIFT)                     </span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga4f7d0729441e65e811ddbcf701db7692"> 4312</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRIE_SHIFT                      8                                                   </span></div>
<div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gab7498183d0dea3664abba6bff62103d5"> 4313</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_FRIE_SHIFT))&amp;I2S_RCSR_FRIE_MASK) </span></div>
<div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga220d8d29a1d3adbf9b2e25b2a0e43fa7"> 4314</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE_MASK                       (0x01UL &lt;&lt; I2S_RCSR_FWIE_SHIFT)                     </span></div>
<div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga95d98fa004363d636a9d0496cb02772c"> 4315</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE_SHIFT                      9                                                   </span></div>
<div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gad498425ee81dec130c3354dde24be894"> 4316</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_FWIE_SHIFT))&amp;I2S_RCSR_FWIE_MASK) </span></div>
<div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga52dba3c878ec84f736d69a57424783f8"> 4317</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE_MASK                       (0x01UL &lt;&lt; I2S_RCSR_FEIE_SHIFT)                     </span></div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga60c8463f4f1e02e0a0b66e3fcaf4a305"> 4318</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE_SHIFT                      10                                                  </span></div>
<div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga371029dc122e68d6de26a1c9aa824456"> 4319</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_FEIE_SHIFT))&amp;I2S_RCSR_FEIE_MASK) </span></div>
<div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gadc833e7868c81ddd83a8f22dc03818f2"> 4320</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE_MASK                       (0x01UL &lt;&lt; I2S_RCSR_SEIE_SHIFT)                     </span></div>
<div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga9347f84652309d5fb61d3ee801a2e5c2"> 4321</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE_SHIFT                      11                                                  </span></div>
<div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga4d27d56fdd84614d0c7e84d735f58b06"> 4322</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_SEIE_SHIFT))&amp;I2S_RCSR_SEIE_MASK) </span></div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga036e89b6f177e5e8345a404813a280a0"> 4323</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE_MASK                       (0x01UL &lt;&lt; I2S_RCSR_WSIE_SHIFT)                     </span></div>
<div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga8098ed540d0c07df3e2b016fe65a9e5c"> 4324</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE_SHIFT                      12                                                  </span></div>
<div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gad15d66a50ee5c456b600d38332cfbe59"> 4325</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_WSIE_SHIFT))&amp;I2S_RCSR_WSIE_MASK) </span></div>
<div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga0d74ae3611f2cf19e24ccbe0dc8954e1"> 4326</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRF_MASK                        (0x01UL &lt;&lt; I2S_RCSR_FRF_SHIFT)                      </span></div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga6ba9ef68184846438336caac1a9b545d"> 4327</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRF_SHIFT                       16                                                  </span></div>
<div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga2b8924a0bcc008ed414348c0982bc242"> 4328</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_FRF_SHIFT))&amp;I2S_RCSR_FRF_MASK) </span></div>
<div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaf00407ae9539455c97266c28c4ca1b14"> 4329</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF_MASK                        (0x01UL &lt;&lt; I2S_RCSR_FWF_SHIFT)                      </span></div>
<div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaf6b1db4fbb777b2fea1370fc4739f6fe"> 4330</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF_SHIFT                       17                                                  </span></div>
<div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga52d8f62d95d315bb25038de4db15607a"> 4331</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_FWF_SHIFT))&amp;I2S_RCSR_FWF_MASK) </span></div>
<div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gae19cc8504d7958933dc2ad606612672f"> 4332</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF_MASK                        (0x01UL &lt;&lt; I2S_RCSR_FEF_SHIFT)                      </span></div>
<div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga0ca8c449f2ef79ebd2f5f5c7ece147bf"> 4333</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF_SHIFT                       18                                                  </span></div>
<div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga9c2c46e0a32f1eda43d6d874baf41932"> 4334</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_FEF_SHIFT))&amp;I2S_RCSR_FEF_MASK) </span></div>
<div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaf3c11fda39cb358eee170388ab7b7417"> 4335</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF_MASK                        (0x01UL &lt;&lt; I2S_RCSR_SEF_SHIFT)                      </span></div>
<div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga70011d51385aea06b36d00242d4a65b0"> 4336</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF_SHIFT                       19                                                  </span></div>
<div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gac8dd3984f4ffb10689169e2e31646136"> 4337</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_SEF_SHIFT))&amp;I2S_RCSR_SEF_MASK) </span></div>
<div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaa14ba358b2ee10ed6187cd42ce5f8283"> 4338</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF_MASK                        (0x01UL &lt;&lt; I2S_RCSR_WSF_SHIFT)                      </span></div>
<div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gabff061f9865f4a60d0d64f65ee778428"> 4339</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF_SHIFT                       20                                                  </span></div>
<div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaaf24c20b0cb2e36e5cd0049b1c7cf1bc"> 4340</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_WSF_SHIFT))&amp;I2S_RCSR_WSF_MASK) </span></div>
<div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaee1b2649bf3f1ed282bdc66bf270c2b8"> 4341</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SR_MASK                         (0x01UL &lt;&lt; I2S_RCSR_SR_SHIFT)                       </span></div>
<div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga8e35d0667c6e8c5aa9ce6acb88bbfaf1"> 4342</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SR_SHIFT                        24                                                  </span></div>
<div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga2ce0e63a74163daa706fec70fdae8cb1"> 4343</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_SR_SHIFT))&amp;I2S_RCSR_SR_MASK) </span></div>
<div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga33b3d3641e9acb08f9c001d655f22de7"> 4344</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FR_MASK                         (0x01UL &lt;&lt; I2S_RCSR_FR_SHIFT)                       </span></div>
<div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gafee534215dedadf1826ad34193850dca"> 4345</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FR_SHIFT                        25                                                  </span></div>
<div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga975e6b6f7abf546301b5a8da88432066"> 4346</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_FR_SHIFT))&amp;I2S_RCSR_FR_MASK) </span></div>
<div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga54ae667249649209bb97b5bbbc5fd782"> 4347</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE_MASK                        (0x01UL &lt;&lt; I2S_RCSR_BCE_SHIFT)                      </span></div>
<div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga6db23fcadacc96fdf65ce93ff944c40d"> 4348</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE_SHIFT                       28                                                  </span></div>
<div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga0d75fbadb9cf213a640ef75cb23c2278"> 4349</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_BCE_SHIFT))&amp;I2S_RCSR_BCE_MASK) </span></div>
<div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga3b612d1b86edf89a8e6c3bfb5a8bce4e"> 4350</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE_MASK                       (0x01UL &lt;&lt; I2S_RCSR_DBGE_SHIFT)                     </span></div>
<div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga631cd411a0272dfbd2cf89390a60ae98"> 4351</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE_SHIFT                      29                                                  </span></div>
<div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga0ec93fc9c79aced80bdae5febc174538"> 4352</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_DBGE_SHIFT))&amp;I2S_RCSR_DBGE_MASK) </span></div>
<div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga44e7cececc92de704481e691cf2d07da"> 4353</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE_MASK                      (0x01UL &lt;&lt; I2S_RCSR_STOPE_SHIFT)                    </span></div>
<div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga6bb5b025ffa2d2916eec0a3fc9a973aa"> 4354</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE_SHIFT                     30                                                  </span></div>
<div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga48c5064c5d823baad8b7cfe544b21038"> 4355</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_STOPE_SHIFT))&amp;I2S_RCSR_STOPE_MASK) </span></div>
<div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gad72205d781328e9b391811123b8e115f"> 4356</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_RE_MASK                         (0x01UL &lt;&lt; I2S_RCSR_RE_SHIFT)                       </span></div>
<div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaedda1d8255b891c8abfaf0104a73e6bf"> 4357</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_RE_SHIFT                        31                                                  </span></div>
<div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga6797b95fb36e01f9e2dc267acf18eae1"> 4358</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_RE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCSR_RE_SHIFT))&amp;I2S_RCSR_RE_MASK) </span></div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RCR1 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaa01b4e3c93f7d6e394ae98744b23ce2e"> 4360</a></span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW_MASK                        (0x07UL &lt;&lt; I2S_RCR1_RFW_SHIFT)                      </span></div>
<div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga0377763c289535be469c9c34d4e5db0a"> 4361</a></span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gabd25b9a6ddd7887e010e4fac7ecb842c"> 4362</a></span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR1_RFW_SHIFT))&amp;I2S_RCR1_RFW_MASK) </span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RCR2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga2a4f6e6b8d73e0abf6f0d5b0979182e2"> 4364</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_MASK                        (0xFFUL &lt;&lt; I2S_RCR2_DIV_SHIFT)                      </span></div>
<div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaa9a14126d11b963220e6b98c027be2e1"> 4365</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gacee150fec7431041bd054a753160464e"> 4366</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_DIV_SHIFT))&amp;I2S_RCR2_DIV_MASK) </span></div>
<div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gada87418ab4529692585474e6586d0dc2"> 4367</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD_MASK                        (0x01UL &lt;&lt; I2S_RCR2_BCD_SHIFT)                      </span></div>
<div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga13a6f638b14d217719d05d50e7d010ed"> 4368</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD_SHIFT                       24                                                  </span></div>
<div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga8645abb4994f1d9074dfba544c595b86"> 4369</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_BCD_SHIFT))&amp;I2S_RCR2_BCD_MASK) </span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga2131afd85c44b3770c4f13aa313255d7"> 4370</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP_MASK                        (0x01UL &lt;&lt; I2S_RCR2_BCP_SHIFT)                      </span></div>
<div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga5ab6e46c9fe897adc5d9205c5eed1af4"> 4371</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP_SHIFT                       25                                                  </span></div>
<div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga23b80ac02d7cc3a6fe56f551f4523d1b"> 4372</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_BCP_SHIFT))&amp;I2S_RCR2_BCP_MASK) </span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaedf6545e7c28305ad5d4b65a439db838"> 4373</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL_MASK                       (0x03UL &lt;&lt; I2S_RCR2_MSEL_SHIFT)                     </span></div>
<div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gad12cb75f50dddf2a5364e04a0ec59b83"> 4374</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL_SHIFT                      26                                                  </span></div>
<div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gae884163868d00afe144cc15cfd48936b"> 4375</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_MSEL_SHIFT))&amp;I2S_RCR2_MSEL_MASK) </span></div>
<div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga38210c72a39c29ee6ce38ff654c471cb"> 4376</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCI_MASK                        (0x01UL &lt;&lt; I2S_RCR2_BCI_SHIFT)                      </span></div>
<div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gae2c819f98fdcd09a87ed34dd47b5fb4b"> 4377</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCI_SHIFT                       28                                                  </span></div>
<div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gada2224148c3142c45e740da7c06f07a9"> 4378</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_BCI_SHIFT))&amp;I2S_RCR2_BCI_MASK) </span></div>
<div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gae4983d1c1366069cf6e768f5fefe84ff"> 4379</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCS_MASK                        (0x01UL &lt;&lt; I2S_RCR2_BCS_SHIFT)                      </span></div>
<div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaad737555e622d9b49f092a83f4e7ea85"> 4380</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCS_SHIFT                       29                                                  </span></div>
<div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaed2ea46104aa285f8f0e323c0051425e"> 4381</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_BCS_SHIFT))&amp;I2S_RCR2_BCS_MASK) </span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaf1a919e7fd69cca38a1454b2883fc0f0"> 4382</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC_MASK                       (0x03UL &lt;&lt; I2S_RCR2_SYNC_SHIFT)                     </span></div>
<div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga9bb530a10a74f4c58a1866ba1d62fedd"> 4383</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC_SHIFT                      30                                                  </span></div>
<div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga29dd6e89e4b93cd2ca8ce5af3ede012b"> 4384</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_SYNC_SHIFT))&amp;I2S_RCR2_SYNC_MASK) </span></div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RCR3 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gab98b46b5057b2fd18a0fefb93eb20450"> 4386</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_MASK                       (0x0FUL &lt;&lt; I2S_RCR3_WDFL_SHIFT)                     </span></div>
<div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaab28291891b0e5ced36d580cef82982d"> 4387</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga18826ab90db71ce827a4ad913cf66387"> 4388</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR3_WDFL_SHIFT))&amp;I2S_RCR3_WDFL_MASK) </span></div>
<div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1609ba1986cd2320ff34a1308599c93b"> 4389</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE_MASK                        (0x01UL &lt;&lt; I2S_RCR3_RCE_SHIFT)                      </span></div>
<div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1ed5dcaaac88cd06cfc10bb290c7f097"> 4390</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE_SHIFT                       16                                                  </span></div>
<div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga7bdf74b0c7537c65dfdb73ef6f966e92"> 4391</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR3_RCE_SHIFT))&amp;I2S_RCR3_RCE_MASK) </span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RCR4 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga73d35aef97f3e91b82beb86b19b0b04f"> 4393</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_MASK                        (0x01UL &lt;&lt; I2S_RCR4_FSD_SHIFT)                      </span></div>
<div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gab4d17b5f07f9c4c8ba9e25ff5352d47c"> 4394</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga7a11a82efd12c21f47c47bee9b78a05b"> 4395</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_FSD_SHIFT))&amp;I2S_RCR4_FSD_MASK) </span></div>
<div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gadebeb77b006bfdfa2a247a1004b3ed26"> 4396</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP_MASK                        (0x01UL &lt;&lt; I2S_RCR4_FSP_SHIFT)                      </span></div>
<div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gac009d35af5a1ed6a1201d23dbcfcea72"> 4397</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaf30f3088f3fc06a88cb66be264c1f1fd"> 4398</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_FSP_SHIFT))&amp;I2S_RCR4_FSP_MASK) </span></div>
<div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga9c6885d55f2de2dcd4649b15582dbd63"> 4399</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE_MASK                        (0x01UL &lt;&lt; I2S_RCR4_FSE_SHIFT)                      </span></div>
<div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga37d794e272f05da947af5073c3340a6e"> 4400</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaf8b25faa1ab7fa308da12ba8729f0415"> 4401</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_FSE_SHIFT))&amp;I2S_RCR4_FSE_MASK) </span></div>
<div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga7256d017dda987fcd8ac9daae80208b7"> 4402</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_MF_MASK                         (0x01UL &lt;&lt; I2S_RCR4_MF_SHIFT)                       </span></div>
<div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gace2764bf30039c2f06ef202b86052ba4"> 4403</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_MF_SHIFT                        4                                                   </span></div>
<div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga3ddcb2181392f5f4d0b72bebac1e792d"> 4404</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_MF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_MF_SHIFT))&amp;I2S_RCR4_MF_MASK) </span></div>
<div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1fb484ccadebeaab844b5dcfa0c89950"> 4405</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD_MASK                       (0x1FUL &lt;&lt; I2S_RCR4_SYWD_SHIFT)                     </span></div>
<div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga5ad9893dd40464452393719f845ae58d"> 4406</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD_SHIFT                      8                                                   </span></div>
<div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga500886836a634bbb05fe4c03b091c2b9"> 4407</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_SYWD_SHIFT))&amp;I2S_RCR4_SYWD_MASK) </span></div>
<div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga8eda652c5a5ee719963f7103561bdc73"> 4408</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ_MASK                       (0x0FUL &lt;&lt; I2S_RCR4_FRSZ_SHIFT)                     </span></div>
<div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaae89e490a3b7562ea1a9a2992a6a97a7"> 4409</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ_SHIFT                      16                                                  </span></div>
<div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga9fe4075aea194d85306a3f92420895f3"> 4410</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_FRSZ_SHIFT))&amp;I2S_RCR4_FRSZ_MASK) </span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RCR5 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga54847f1139b421f0f0df7af775a11996"> 4412</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_MASK                        (0x1FUL &lt;&lt; I2S_RCR5_FBT_SHIFT)                      </span></div>
<div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gabe8f4784a8f4ce3235e31483d0b6e5f4"> 4413</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga833530d170a05c8c6e3812b44bd01bc4"> 4414</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_FBT_SHIFT))&amp;I2S_RCR5_FBT_MASK) </span></div>
<div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga21ac7b9671ee42b3ff23e61fbc762bd6"> 4415</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W_MASK                        (0x1FUL &lt;&lt; I2S_RCR5_W0W_SHIFT)                      </span></div>
<div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1b13ac40203b26b4adeb037896cbb88e"> 4416</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W_SHIFT                       16                                                  </span></div>
<div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaf0bbc5e0cd36dc9f547c58d21dcd98e5"> 4417</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_W0W_SHIFT))&amp;I2S_RCR5_W0W_MASK) </span></div>
<div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gab6d2caff41f65c7c2c24510803d8000f"> 4418</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW_MASK                        (0x1FUL &lt;&lt; I2S_RCR5_WNW_SHIFT)                      </span></div>
<div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gade327b408882d6b24c668c4d7d4c52c8"> 4419</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW_SHIFT                       24                                                  </span></div>
<div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga2fe4fc2933c0338095194c6c09bb0512"> 4420</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_WNW_SHIFT))&amp;I2S_RCR5_WNW_MASK) </span></div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RDR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaccf614975eae2e2df22dafe25a0f15e5"> 4422</a></span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_MASK                         (0xFFFFFFFFUL &lt;&lt; I2S_RDR_RDR_SHIFT)                 </span></div>
<div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga044f3938825909104af369aa0c62f2f5"> 4423</a></span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga116e8038e227181784edc27efd68458d"> 4424</a></span>&#160;<span class="preprocessor">#define I2S_RDR_RDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RDR_RDR_SHIFT))&amp;I2S_RDR_RDR_MASK) </span></div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RFR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga47151099035d8d850a3fb194cdb35bb2"> 4426</a></span>&#160;<span class="preprocessor">#define I2S_RFR_RFP_MASK                         (0x0FUL &lt;&lt; I2S_RFR_RFP_SHIFT)                       </span></div>
<div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga7ffec4d33d58891c8388e1e85b206f58"> 4427</a></span>&#160;<span class="preprocessor">#define I2S_RFR_RFP_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga48f5461338aaab9b151fa6e7272f3cdb"> 4428</a></span>&#160;<span class="preprocessor">#define I2S_RFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RFR_RFP_SHIFT))&amp;I2S_RFR_RFP_MASK) </span></div>
<div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga14ca8fb387a14c562c2721c054f25acc"> 4429</a></span>&#160;<span class="preprocessor">#define I2S_RFR_WFP_MASK                         (0x0FUL &lt;&lt; I2S_RFR_WFP_SHIFT)                       </span></div>
<div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1890bc961298234e8516b19b4523bfb5"> 4430</a></span>&#160;<span class="preprocessor">#define I2S_RFR_WFP_SHIFT                        16                                                  </span></div>
<div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga9f424cc6a0d2f577d7356b4abb83e43c"> 4431</a></span>&#160;<span class="preprocessor">#define I2S_RFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RFR_WFP_SHIFT))&amp;I2S_RFR_WFP_MASK) </span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RMR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga72f2c1e6c8be00aa0227c8d924c3506a"> 4433</a></span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_MASK                         (0xFFFFUL &lt;&lt; I2S_RMR_RWM_SHIFT)                     </span></div>
<div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaf69010ae59c583206d59a8cc0c681c04"> 4434</a></span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga7c42aae38ae5b259cf5def11533ba076"> 4435</a></span>&#160;<span class="preprocessor">#define I2S_RMR_RWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RMR_RWM_SHIFT))&amp;I2S_RMR_RWM_MASK) </span></div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MCR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga4c26e3cecbf702523474909a853e29b8"> 4437</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_MASK                        (0x03UL &lt;&lt; I2S_MCR_MICS_SHIFT)                      </span></div>
<div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gabf7e721def09b1b0b95908cfafe51512"> 4438</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_SHIFT                       24                                                  </span></div>
<div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gaaf72b03378aedd558df1c74b19d73f61"> 4439</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MICS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MCR_MICS_SHIFT))&amp;I2S_MCR_MICS_MASK) </span></div>
<div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga03150d6df8ff9955e1f8175ef1ebd1ab"> 4440</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MOE_MASK                         (0x01UL &lt;&lt; I2S_MCR_MOE_SHIFT)                       </span></div>
<div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga9e216aa29a6bff56351f468e127fbea5"> 4441</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MOE_SHIFT                        30                                                  </span></div>
<div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gac0f8bc59030925b0a15485b90b243788"> 4442</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MOE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MCR_MOE_SHIFT))&amp;I2S_MCR_MOE_MASK) </span></div>
<div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga215e9b824f46df65ca2fc57784148cae"> 4443</a></span>&#160;<span class="preprocessor">#define I2S_MCR_DUF_MASK                         (0x01UL &lt;&lt; I2S_MCR_DUF_SHIFT)                       </span></div>
<div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gae490aa013a4b379ce12be811ae32a148"> 4444</a></span>&#160;<span class="preprocessor">#define I2S_MCR_DUF_SHIFT                        31                                                  </span></div>
<div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gad21e3586a7f3600aa25a1e186a8e9eb9"> 4445</a></span>&#160;<span class="preprocessor">#define I2S_MCR_DUF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MCR_DUF_SHIFT))&amp;I2S_MCR_DUF_MASK) </span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MDR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga3b44d8acfaecde14d97877635d471e13"> 4447</a></span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_MASK                      (0xFFFUL &lt;&lt; I2S_MDR_DIVIDE_SHIFT)                   </span></div>
<div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga96fc58c33527f6dba2be28151ecdb6b2"> 4448</a></span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga12b79478094d1367a54d08fd0372546d"> 4449</a></span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_DIVIDE_SHIFT))&amp;I2S_MDR_DIVIDE_MASK) </span></div>
<div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga0686acbd342566fcf227b91122b901cc"> 4450</a></span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_MASK                       (0xFFUL &lt;&lt; I2S_MDR_FRACT_SHIFT)                     </span></div>
<div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#gab4cc6d27bd245719343b0e868ffb4bb4"> 4451</a></span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_SHIFT                      12                                                  </span></div>
<div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks___g_r_o_u_p.html#ga1a70c2cf16e7bfff509b937099b4914b"> 4452</a></span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_FRACT_SHIFT))&amp;I2S_MDR_FRACT_MASK)  </span><span class="comment">/* End group I2S_Register_Masks_GROUP </span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;</div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="comment">/* I2S0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral__access__layer___g_r_o_u_p.html#ga882a11b0a399707b243e77c9d9071b39"> 4458</a></span>&#160;<span class="preprocessor">#define I2S0_BasePtr                   0x4002F000UL </span></div>
<div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral__access__layer___g_r_o_u_p.html#gadb0838291c90975e284e5f6a112f5877"> 4459</a></span>&#160;<span class="preprocessor">#define I2S0                           ((I2S_Type *) I2S0_BasePtr) </span></div>
<div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral__access__layer___g_r_o_u_p.html#ga2eac5d85244610150239927c71b2e147"> 4460</a></span>&#160;<span class="preprocessor">#define I2S0_BASE_PTR                  (I2S0) </span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group I2S_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;</div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="comment">/* ================           LLWU (file:LLWU_PE3_FILT2_RST)       ================ */</span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;</div>
<div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html"> 4482</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       LLWU Structure                                               */</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#af4e20147909cf3d6a8ec04750fc36833"> 4483</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_l_l_w_u___type.html#af4e20147909cf3d6a8ec04750fc36833">PE1</a>;                          </div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a95ff50f29c9dd8bb33ab20a0cbb24a67"> 4484</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_l_l_w_u___type.html#a95ff50f29c9dd8bb33ab20a0cbb24a67">PE2</a>;                          </div>
<div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#aea83255d229cf9f16973c2e2c289d084"> 4485</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_l_l_w_u___type.html#aea83255d229cf9f16973c2e2c289d084">PE3</a>;                          </div>
<div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a3e7dd04bfade7dc646336a69827f8d8f"> 4486</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_l_l_w_u___type.html#a3e7dd04bfade7dc646336a69827f8d8f">PE4</a>;                          </div>
<div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#aded2b9c734957e9882cefccb5029c51f"> 4487</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_l_l_w_u___type.html#aded2b9c734957e9882cefccb5029c51f">ME</a>;                           </div>
<div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a7a06923d73cbfb32196f92cec9832679"> 4488</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_l_l_w_u___type.html#a7a06923d73cbfb32196f92cec9832679">F1</a>;                           </div>
<div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a2e0cf4aaae8993a69589806facbdb943"> 4489</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_l_l_w_u___type.html#a2e0cf4aaae8993a69589806facbdb943">F2</a>;                           </div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;   <span class="keyword">union </span>{                                      </div>
<div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a9f7c4f0ecaa73fc82c5a246fc51ed050"> 4491</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_l_l_w_u___type.html#a9f7c4f0ecaa73fc82c5a246fc51ed050">F3</a>;                        </div>
<div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#ae31be84845d4a4ca1095afd14d649452"> 4492</a></span>&#160;      <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_l_l_w_u___type.html#ae31be84845d4a4ca1095afd14d649452">MF0</a>;                       </div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;   };</div>
<div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#aa94a3a9f881724ef6ed7658e387aa159"> 4494</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_l_l_w_u___type.html#aa94a3a9f881724ef6ed7658e387aa159">FILT1</a>;                        </div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a5736205996ff7fc8e4eba49f8f0e44ea"> 4495</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_l_l_w_u___type.html#a5736205996ff7fc8e4eba49f8f0e44ea">FILT2</a>;                        </div>
<div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#ace78cf7cc590f959ee7485ef82661ab3"> 4496</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_l_l_w_u___type.html#ace78cf7cc590f959ee7485ef82661ab3">RST</a>;                          </div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;} <a class="code" href="struct_l_l_w_u___type.html">LLWU_Type</a>;</div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160; <span class="comment">/* End group LLWU_structs_GROUP </span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;</div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="comment">/* -----------     &#39;LLWU&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;</div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="comment">/* ------- PE1 Bit Fields                           ------ */</span></div>
<div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga6ed6c56a8797caa64d27eb915c164dad"> 4513</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      (0x03UL &lt;&lt; LLWU_PE1_WUPE0_SHIFT)                    </span></div>
<div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga234c02ee9c2b3e3e248c90473e922336"> 4514</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga61f1d3c27404e82bdebb9627e83f35dd"> 4515</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK) </span></div>
<div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gac0c417f78992f2ebaca7267ef06d888a"> 4516</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      (0x03UL &lt;&lt; LLWU_PE1_WUPE1_SHIFT)                    </span></div>
<div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaa9b8224f389f9c3d4f13772d8e5fbeee"> 4517</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2                                                   </span></div>
<div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gab35a751adac37592806af18a4f6e3837"> 4518</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK) </span></div>
<div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga97e8e2fc8ce673f6b4625d307bc94b4a"> 4519</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      (0x03UL &lt;&lt; LLWU_PE1_WUPE2_SHIFT)                    </span></div>
<div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga0b1bb86eb31a82a18ad1491b0305000b"> 4520</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gae6a462624a848afff074ae6e6da83cb0"> 4521</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK) </span></div>
<div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga44cae929b3178e210eb5e1346a4ce997"> 4522</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      (0x03UL &lt;&lt; LLWU_PE1_WUPE3_SHIFT)                    </span></div>
<div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaceee1b1b6323ba4d33abf875718e885a"> 4523</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6                                                   </span></div>
<div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga3dfb03917664cd276f352b77e95624b9"> 4524</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK) </span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PE2 Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga94128d26c60f13d22acf47200f4f37e0"> 4526</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      (0x03UL &lt;&lt; LLWU_PE2_WUPE4_SHIFT)                    </span></div>
<div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga12aa6ffb998e5273a8dd548ac434ad41"> 4527</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gadd7ab2866ab9683237ee5d6c003cf2aa"> 4528</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK) </span></div>
<div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gacfb855231e7a1c11c64d8b4e951817be"> 4529</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      (0x03UL &lt;&lt; LLWU_PE2_WUPE5_SHIFT)                    </span></div>
<div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga4e823ada9bfc21dca4729eedf4e63778"> 4530</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2                                                   </span></div>
<div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga956b7d4a8e1a041de809612c0cad83e3"> 4531</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK) </span></div>
<div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga0db50e96153e1ca74874da97d1c22f41"> 4532</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      (0x03UL &lt;&lt; LLWU_PE2_WUPE6_SHIFT)                    </span></div>
<div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaa7a0191eaf60166333a8bee953239c85"> 4533</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaa96b35faf789a4b85552957c8227c1e0"> 4534</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK) </span></div>
<div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga39b30f51fdd7f83bb5aa29bf2bc87c26"> 4535</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      (0x03UL &lt;&lt; LLWU_PE2_WUPE7_SHIFT)                    </span></div>
<div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga82bfb99732d7f90dacdc01ef5222a59a"> 4536</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6                                                   </span></div>
<div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaecb28f5285444e1576a192260d5c3048"> 4537</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK) </span></div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PE3 Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gabe7fce492e2c0201c4bb5af893f5a63d"> 4539</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      (0x03UL &lt;&lt; LLWU_PE3_WUPE8_SHIFT)                    </span></div>
<div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaf02591badd7f37915120d0fd627cdf27"> 4540</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gad6e40b93385848a0a6dc1177f884107a"> 4541</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE8_SHIFT))&amp;LLWU_PE3_WUPE8_MASK) </span></div>
<div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gad03733955d18194da002aeceedc2edf5"> 4542</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      (0x03UL &lt;&lt; LLWU_PE3_WUPE9_SHIFT)                    </span></div>
<div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga26cad28b7fe4fd2da53ece9d3744016c"> 4543</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     2                                                   </span></div>
<div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga644ab845edd61fbd851fca7254c6a3f0"> 4544</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE9_SHIFT))&amp;LLWU_PE3_WUPE9_MASK) </span></div>
<div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga6d8e812233df26a72459712117996efa"> 4545</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     (0x03UL &lt;&lt; LLWU_PE3_WUPE10_SHIFT)                   </span></div>
<div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga1686c8515045158eeef3fc0c5df480d9"> 4546</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    4                                                   </span></div>
<div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga5ba778d142ba95753b9eec4e9c5e73f6"> 4547</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE10_SHIFT))&amp;LLWU_PE3_WUPE10_MASK) </span></div>
<div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gad46cfb926e4e6bbc0cba079fb07a2bfd"> 4548</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     (0x03UL &lt;&lt; LLWU_PE3_WUPE11_SHIFT)                   </span></div>
<div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gad8a60b9eab4fe9a0c559bae94033ca1e"> 4549</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    6                                                   </span></div>
<div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga73485bbb713aeb9b283996279ffdea6c"> 4550</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE11_SHIFT))&amp;LLWU_PE3_WUPE11_MASK) </span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PE4 Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga0d1b6351b58cc9fbf3099dc653754205"> 4552</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     (0x03UL &lt;&lt; LLWU_PE4_WUPE12_SHIFT)                   </span></div>
<div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaddb0a17347a85705dc2c2975129a7942"> 4553</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga433532e85a0db075b0e525c1483a27ad"> 4554</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE12_SHIFT))&amp;LLWU_PE4_WUPE12_MASK) </span></div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga4d9218c37bd27ed586a5e73aa1b20a84"> 4555</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     (0x03UL &lt;&lt; LLWU_PE4_WUPE13_SHIFT)                   </span></div>
<div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga176680468b0cf75fbccc4a8be5d45388"> 4556</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    2                                                   </span></div>
<div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga0f97d1fbb1fd4c3be4a4641755e8b7a9"> 4557</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE13_SHIFT))&amp;LLWU_PE4_WUPE13_MASK) </span></div>
<div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gae3a1e7b7497f719cfebd559f31dc4d07"> 4558</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     (0x03UL &lt;&lt; LLWU_PE4_WUPE14_SHIFT)                   </span></div>
<div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga1942d07f99eb5afb836650dcfb2185af"> 4559</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    4                                                   </span></div>
<div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga376a97009729f8dde435a783deb148d8"> 4560</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE14_SHIFT))&amp;LLWU_PE4_WUPE14_MASK) </span></div>
<div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga53e48ffd153996ab89adb3c4df7511ee"> 4561</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     (0x03UL &lt;&lt; LLWU_PE4_WUPE15_SHIFT)                   </span></div>
<div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaeaf1e05b8de75133c46d6f11b3346732"> 4562</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    6                                                   </span></div>
<div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gadd015539f974ee2820707b9abf3787ba"> 4563</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE15_SHIFT))&amp;LLWU_PE4_WUPE15_MASK) </span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ME Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga5f1588218d510ac13093055708ceae49"> 4565</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       (0x01UL &lt;&lt; LLWU_ME_WUME0_SHIFT)                     </span></div>
<div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga7f653f4ce89c4512437c0114f4659502"> 4566</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga57e76f009f14fc197aa6bf7ce0e56f22"> 4567</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME0_SHIFT))&amp;LLWU_ME_WUME0_MASK) </span></div>
<div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga99b29643134140d21a3d4259b7f64c86"> 4568</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       (0x01UL &lt;&lt; LLWU_ME_WUME1_SHIFT)                     </span></div>
<div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gac623d0db3076972370ee795830b555c1"> 4569</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga7537345eb6a634652141bd92b6e1c029"> 4570</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME1_SHIFT))&amp;LLWU_ME_WUME1_MASK) </span></div>
<div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga9f19f501dd2ad4aa2f7b01ac8edf8056"> 4571</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       (0x01UL &lt;&lt; LLWU_ME_WUME2_SHIFT)                     </span></div>
<div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga383c567df0dbc9edf2773d29676a7b30"> 4572</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaad5f38620081713700faa574d4756037"> 4573</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME2_SHIFT))&amp;LLWU_ME_WUME2_MASK) </span></div>
<div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga6f6ea286130568de4df073a50fbdc282"> 4574</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       (0x01UL &lt;&lt; LLWU_ME_WUME3_SHIFT)                     </span></div>
<div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga394f6049d44881fafbc58b62e3ea8f44"> 4575</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3                                                   </span></div>
<div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gafd25630d6da4e8bd90c95a1b534bfe26"> 4576</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME3_SHIFT))&amp;LLWU_ME_WUME3_MASK) </span></div>
<div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga4b7fa4566d64069e93d5bf9bf69efcf4"> 4577</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       (0x01UL &lt;&lt; LLWU_ME_WUME4_SHIFT)                     </span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gad162d87bd892f7bfcd34c74941168e64"> 4578</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga4f426ee3d4121039991f556746934a66"> 4579</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME4_SHIFT))&amp;LLWU_ME_WUME4_MASK) </span></div>
<div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gadeab309cd88e84e94433398ea4656511"> 4580</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       (0x01UL &lt;&lt; LLWU_ME_WUME5_SHIFT)                     </span></div>
<div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga8eb531aa288bc7d32d75950b7bf9b1a5"> 4581</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5                                                   </span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga57fe3b7c8697cae28d20ea2edd7502f6"> 4582</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME5_SHIFT))&amp;LLWU_ME_WUME5_MASK) </span></div>
<div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga4f4902c05f5e93174a1ef5afaa426d01"> 4583</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       (0x01UL &lt;&lt; LLWU_ME_WUME6_SHIFT)                     </span></div>
<div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaba71957dbca47b2dd3aaec44106b013e"> 4584</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga92d72bda2b26242276060b869bae0fb4"> 4585</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME6_SHIFT))&amp;LLWU_ME_WUME6_MASK) </span></div>
<div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga455f995ef197eea9796910ff1b7327a0"> 4586</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       (0x01UL &lt;&lt; LLWU_ME_WUME7_SHIFT)                     </span></div>
<div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga1676e95c4d2477005c4c37ee97b45db3"> 4587</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga01fde478dc65d018fd0b6f70e6a5540f"> 4588</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME7_SHIFT))&amp;LLWU_ME_WUME7_MASK) </span></div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- F1 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga1308a2e0d967a81b7fc32af6816cb532"> 4590</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        (0x01UL &lt;&lt; LLWU_F1_WUF0_SHIFT)                      </span></div>
<div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga6a004e1e5a54356cf5b70d9f17b96afc"> 4591</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gadf947a1640b0c6ac4e501aec5b935154"> 4592</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF0_SHIFT))&amp;LLWU_F1_WUF0_MASK) </span></div>
<div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga3513d59cf672e1dfd8884672b57c879b"> 4593</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        (0x01UL &lt;&lt; LLWU_F1_WUF1_SHIFT)                      </span></div>
<div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gadfac3bafc6a624b27f059e3d9cf3a899"> 4594</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga550c62884c90b1a85c2fa07d1bfdcd48"> 4595</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF1_SHIFT))&amp;LLWU_F1_WUF1_MASK) </span></div>
<div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gabc46629018d0f2eb7a39896eb5225933"> 4596</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        (0x01UL &lt;&lt; LLWU_F1_WUF2_SHIFT)                      </span></div>
<div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gab99e1778fd26ccd69f31a56d94709e41"> 4597</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga7baf252acb15c1af560212b69c4510b2"> 4598</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF2_SHIFT))&amp;LLWU_F1_WUF2_MASK) </span></div>
<div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga7c81d1a3309d56f967355042ac08c299"> 4599</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        (0x01UL &lt;&lt; LLWU_F1_WUF3_SHIFT)                      </span></div>
<div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gada64305bc36dde8d293f511de2183d0c"> 4600</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga239699d31d2e283bf2edce04eb6e4636"> 4601</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF3_SHIFT))&amp;LLWU_F1_WUF3_MASK) </span></div>
<div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga9dad2dc81874baa09dac37d10cc4781d"> 4602</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        (0x01UL &lt;&lt; LLWU_F1_WUF4_SHIFT)                      </span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga4ce65dd6db7f89bd5e6f0fb7df47a399"> 4603</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga9c07a536d420eeb46f7a757d4449f2ac"> 4604</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF4_SHIFT))&amp;LLWU_F1_WUF4_MASK) </span></div>
<div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga2ba67283979e853e1601bd15a534523e"> 4605</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        (0x01UL &lt;&lt; LLWU_F1_WUF5_SHIFT)                      </span></div>
<div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga56f1fa2e4a277de750be421a3b35df87"> 4606</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga6a35873aa92f990b636a663a5f773ca1"> 4607</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF5_SHIFT))&amp;LLWU_F1_WUF5_MASK) </span></div>
<div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga25c6fc1f914e4e6cdc9863e9910a7a18"> 4608</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        (0x01UL &lt;&lt; LLWU_F1_WUF6_SHIFT)                      </span></div>
<div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gadc6ba47e215a21859a0cdb07637e3720"> 4609</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga4aa665fdd93a08b2f72e0b24c2e89ad9"> 4610</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF6_SHIFT))&amp;LLWU_F1_WUF6_MASK) </span></div>
<div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga085396c6707e1233072318b9f791a179"> 4611</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        (0x01UL &lt;&lt; LLWU_F1_WUF7_SHIFT)                      </span></div>
<div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga6ec44402fb6f1879376fce39e4f48618"> 4612</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga34f586b51974da9fe6ae867d38d48485"> 4613</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF7_SHIFT))&amp;LLWU_F1_WUF7_MASK) </span></div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- F2 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga76228bf3593a9417e43e509166c07fad"> 4615</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        (0x01UL &lt;&lt; LLWU_F2_WUF8_SHIFT)                      </span></div>
<div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga88963ab5583725d163689b615ce5a638"> 4616</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gab1a2b83044edbc6852ae049d8afdfbdd"> 4617</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF8_SHIFT))&amp;LLWU_F2_WUF8_MASK) </span></div>
<div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga28d89e3d08f5a7db6ffbe56e9e35d771"> 4618</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        (0x01UL &lt;&lt; LLWU_F2_WUF9_SHIFT)                      </span></div>
<div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gabc3e93b75e1e8e95f392b59b5dbf6edf"> 4619</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga5bf58a8c2a31c1ee83569d2cf4896d86"> 4620</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF9_SHIFT))&amp;LLWU_F2_WUF9_MASK) </span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gae005607b6cb3ebf1a7def97cd8b2abc5"> 4621</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       (0x01UL &lt;&lt; LLWU_F2_WUF10_SHIFT)                     </span></div>
<div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga0ac579128aa08740377c46fd52be2bb5"> 4622</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga1fbe79331ec3d400d836f9bb7de533a6"> 4623</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF10_SHIFT))&amp;LLWU_F2_WUF10_MASK) </span></div>
<div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga618834480f34a7997f2f4fab80d87400"> 4624</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       (0x01UL &lt;&lt; LLWU_F2_WUF11_SHIFT)                     </span></div>
<div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga37c17efe2e5332ad92f9a05d9a15a2f2"> 4625</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      3                                                   </span></div>
<div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga8cff952a35e87f71a4b24ef6feefee82"> 4626</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF11_SHIFT))&amp;LLWU_F2_WUF11_MASK) </span></div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga59dfa340c96f0c04fe3667e00dfb0575"> 4627</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       (0x01UL &lt;&lt; LLWU_F2_WUF12_SHIFT)                     </span></div>
<div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gae04234ed612320f80fe119820ae78e39"> 4628</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga4b8f9110dc4fbd5597c179a2b819b946"> 4629</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF12_SHIFT))&amp;LLWU_F2_WUF12_MASK) </span></div>
<div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga6618b24b83e2e28d9268c1f5fac431af"> 4630</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       (0x01UL &lt;&lt; LLWU_F2_WUF13_SHIFT)                     </span></div>
<div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga6c8e71714d1a4c5e9b8dddb08d41679e"> 4631</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      5                                                   </span></div>
<div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga778553954826cc20c8bc34ffc0b32235"> 4632</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF13_SHIFT))&amp;LLWU_F2_WUF13_MASK) </span></div>
<div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga5f6f604b22d249edf1101cd9aa087072"> 4633</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       (0x01UL &lt;&lt; LLWU_F2_WUF14_SHIFT)                     </span></div>
<div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga775751b74c858d4adf406ff063630bbf"> 4634</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga61bc00dcda4ef8eef2f2ef7d1e0cad66"> 4635</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF14_SHIFT))&amp;LLWU_F2_WUF14_MASK) </span></div>
<div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaa56b2f78b177bd14e66b3863dbb14625"> 4636</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       (0x01UL &lt;&lt; LLWU_F2_WUF15_SHIFT)                     </span></div>
<div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaae1c32b7e20bbc817c4c5af4479e2a91"> 4637</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaf8402c732164092041061917782b29ec"> 4638</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F2_WUF15_SHIFT))&amp;LLWU_F2_WUF15_MASK) </span></div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- F3 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga1bb6bf136de15f4cc67eee67d53361a9"> 4640</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       (0x01UL &lt;&lt; LLWU_F3_MWUF0_SHIFT)                     </span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga3b2c7982efa30073491d05e0dbc698e8"> 4641</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga3e088b69ca585116274b771ce4915311"> 4642</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF0_SHIFT))&amp;LLWU_F3_MWUF0_MASK) </span></div>
<div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gafe847acbd5a46291dd05b8ab682efffe"> 4643</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       (0x01UL &lt;&lt; LLWU_F3_MWUF1_SHIFT)                     </span></div>
<div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga6de4a2380bde727b70758cd1c818c859"> 4644</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga0102aac1d58b1c1a89c197c845f832a6"> 4645</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF1_SHIFT))&amp;LLWU_F3_MWUF1_MASK) </span></div>
<div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga3414123c30550a3dea14d84f931e2a0c"> 4646</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       (0x01UL &lt;&lt; LLWU_F3_MWUF2_SHIFT)                     </span></div>
<div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gac83dee08de7a4bdce21d454a9cfab059"> 4647</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gac71e0c2b5effba209a76bdea4199dcc9"> 4648</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF2_SHIFT))&amp;LLWU_F3_MWUF2_MASK) </span></div>
<div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gab85f671f2c6f2112c4e2e14845ef998b"> 4649</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       (0x01UL &lt;&lt; LLWU_F3_MWUF3_SHIFT)                     </span></div>
<div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga91a71ba06b95076252cd2594112da05d"> 4650</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3                                                   </span></div>
<div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaf456eb8a736c3ef4d9813e6c8929fa05"> 4651</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF3_SHIFT))&amp;LLWU_F3_MWUF3_MASK) </span></div>
<div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gabd85c849a3b177444a91aa37457252a8"> 4652</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       (0x01UL &lt;&lt; LLWU_F3_MWUF4_SHIFT)                     </span></div>
<div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gac1d2eb89a620cf503f11eecf9e8ece1f"> 4653</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gad93b6ad2aae5b9b2b211254f8734236e"> 4654</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF4_SHIFT))&amp;LLWU_F3_MWUF4_MASK) </span></div>
<div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaeb14754fa2d5b4c1fd50b9df98f11b01"> 4655</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       (0x01UL &lt;&lt; LLWU_F3_MWUF5_SHIFT)                     </span></div>
<div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gac8a9d2de72a5034fae66714d25aa5f33"> 4656</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5                                                   </span></div>
<div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga71b5bd482fdc7f772f235112e9395140"> 4657</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF5_SHIFT))&amp;LLWU_F3_MWUF5_MASK) </span></div>
<div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gabd1f915448c7918a8aabc74239d7e773"> 4658</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       (0x01UL &lt;&lt; LLWU_F3_MWUF6_SHIFT)                     </span></div>
<div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaab649d98d5d8eb9f2f272649ace225c4"> 4659</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga05d84dbe2b08378f0c3535e947cbf1c4"> 4660</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF6_SHIFT))&amp;LLWU_F3_MWUF6_MASK) </span></div>
<div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga2ddb11dc5e9f8a8404ccf99f10046b5a"> 4661</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       (0x01UL &lt;&lt; LLWU_F3_MWUF7_SHIFT)                     </span></div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaee31def5b074844cbf46f9d7e54d2d4f"> 4662</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga29b4a5a062eb04f5fb0326fcdfd6f5f5"> 4663</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF7_SHIFT))&amp;LLWU_F3_MWUF7_MASK) </span></div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MF0 Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="comment">/* ------- FILT Bit Fields                          ------ */</span></div>
<div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga1709d808e5f68c907a172f41067afb20"> 4666</a></span>&#160;<span class="preprocessor">#define LLWU_FILT_FILTSEL_MASK                   (0x0FUL &lt;&lt; LLWU_FILT_FILTSEL_SHIFT)                 </span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga06fada797946b2a3dab2c41650d2cab3"> 4667</a></span>&#160;<span class="preprocessor">#define LLWU_FILT_FILTSEL_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gac9435d014db5719f8ae1aab385d4be5a"> 4668</a></span>&#160;<span class="preprocessor">#define LLWU_FILT_FILTSEL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT_FILTSEL_SHIFT))&amp;LLWU_FILT_FILTSEL_MASK) </span></div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga8e1b39a73d0903ff3b7109eff925cdcc"> 4669</a></span>&#160;<span class="preprocessor">#define LLWU_FILT_FILTE_MASK                     (0x03UL &lt;&lt; LLWU_FILT_FILTE_SHIFT)                   </span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaa7d48fb89f16e36f52c9c9b3cd53dad7"> 4670</a></span>&#160;<span class="preprocessor">#define LLWU_FILT_FILTE_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaab4188930cdb08360f33fa0688466de6"> 4671</a></span>&#160;<span class="preprocessor">#define LLWU_FILT_FILTE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT_FILTE_SHIFT))&amp;LLWU_FILT_FILTE_MASK) </span></div>
<div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga6de5764b5e02b84700ec6a47183e8daa"> 4672</a></span>&#160;<span class="preprocessor">#define LLWU_FILT_FILTF_MASK                     (0x01UL &lt;&lt; LLWU_FILT_FILTF_SHIFT)                   </span></div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga10e5559fc1a452c93cc397a9a6726c42"> 4673</a></span>&#160;<span class="preprocessor">#define LLWU_FILT_FILTF_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga194c586bc1870c3b0ac39b76320f5d71"> 4674</a></span>&#160;<span class="preprocessor">#define LLWU_FILT_FILTF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT_FILTF_SHIFT))&amp;LLWU_FILT_FILTF_MASK) </span></div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RST Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga6a909bf1d49bb4f85ad988396fe928f2"> 4676</a></span>&#160;<span class="preprocessor">#define LLWU_RST_RSTFILT_MASK                    (0x01UL &lt;&lt; LLWU_RST_RSTFILT_SHIFT)                  </span></div>
<div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaaa76fead204f735855760c2f071ac11f"> 4677</a></span>&#160;<span class="preprocessor">#define LLWU_RST_RSTFILT_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaa13d0a0ebfdd0939b1ba9ae0a8843dec"> 4678</a></span>&#160;<span class="preprocessor">#define LLWU_RST_RSTFILT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_RST_RSTFILT_SHIFT))&amp;LLWU_RST_RSTFILT_MASK) </span></div>
<div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga9c57c7139b6659782c0a5e160b790c3e"> 4679</a></span>&#160;<span class="preprocessor">#define LLWU_RST_LLRSTE_MASK                     (0x01UL &lt;&lt; LLWU_RST_LLRSTE_SHIFT)                   </span></div>
<div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaf1c8b75e71d3086612da4e1e2f768d72"> 4680</a></span>&#160;<span class="preprocessor">#define LLWU_RST_LLRSTE_SHIFT                    1                                                   </span></div>
<div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gad8091af3da5e3220b82e3de8adc2a45e"> 4681</a></span>&#160;<span class="preprocessor">#define LLWU_RST_LLRSTE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_RST_LLRSTE_SHIFT))&amp;LLWU_RST_LLRSTE_MASK)  </span><span class="comment">/* End group LLWU_Register_Masks_GROUP </span></div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;</div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral__access__layer___g_r_o_u_p.html#ga1a3e148cebda25597796657fab914637"> 4687</a></span>&#160;<span class="preprocessor">#define LLWU_BasePtr                   0x4007C000UL </span></div>
<div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral__access__layer___g_r_o_u_p.html#gaed2d6ced03dff7739533096e53983dbe"> 4688</a></span>&#160;<span class="preprocessor">#define LLWU                           ((LLWU_Type *) LLWU_BasePtr) </span></div>
<div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral__access__layer___g_r_o_u_p.html#ga89c97b9e8756088cb3d8617c022ae6ac"> 4689</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTR                  (LLWU) </span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group LLWU_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;</div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="comment">/* ================           LPTMR0 (file:LPTMR0_0)               ================ */</span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;</div>
<div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html"> 4711</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       LPTMR0 Structure                                             */</span></div>
<div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a429aba6c7571f26fdc0c6315c0f920a7"> 4712</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_l_p_t_m_r___type.html#a429aba6c7571f26fdc0c6315c0f920a7">CSR</a>;                          </div>
<div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a762750e61f8a71eae4ee81d9cc02fc51"> 4713</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_l_p_t_m_r___type.html#a762750e61f8a71eae4ee81d9cc02fc51">PSR</a>;                          </div>
<div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#aa5b60a4852b1f75b35ac4535ec8fde47"> 4714</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_l_p_t_m_r___type.html#aa5b60a4852b1f75b35ac4535ec8fde47">CMR</a>;                          </div>
<div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a9d7b37aa4696adb170d1834de319ff68"> 4715</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_l_p_t_m_r___type.html#a9d7b37aa4696adb170d1834de319ff68">CNR</a>;                          </div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;} <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a>;</div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160; <span class="comment">/* End group LPTMR_structs_GROUP </span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;</div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="comment">/* -----------     &#39;LPTMR0&#39; Position &amp; Mask macros                      ----------- */</span></div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;</div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="comment">/* ------- CSR Bit Fields                           ------ */</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga4ed197f1cb8d0e954324b4854ff14a83"> 4732</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       (0x01UL &lt;&lt; LPTMR_CSR_TEN_SHIFT)                     </span></div>
<div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gada00f24f79b11a91e8404b4531d66733"> 4733</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gae18358081bf10e96a1307612264a31fd"> 4734</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TEN_SHIFT))&amp;LPTMR_CSR_TEN_MASK) </span></div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga57ee593a57d844d7bb4b87c127765558"> 4735</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       (0x01UL &lt;&lt; LPTMR_CSR_TMS_SHIFT)                     </span></div>
<div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gaeac406c6a48e15c6ec5784fb891b51b6"> 4736</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gae8af700b27a8e6aad5c035eb9181766c"> 4737</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TMS_SHIFT))&amp;LPTMR_CSR_TMS_MASK) </span></div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gaca581598c0f319b0002deda730479842"> 4738</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       (0x01UL &lt;&lt; LPTMR_CSR_TFC_SHIFT)                     </span></div>
<div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gaee3d1b59f30f6217f1f74b18cf973c4a"> 4739</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga9f9f9658cf9a8a4d04923d1487adae6a"> 4740</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TFC_SHIFT))&amp;LPTMR_CSR_TFC_MASK) </span></div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga020eee1550f2943c10d51f8b56930e62"> 4741</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       (0x01UL &lt;&lt; LPTMR_CSR_TPP_SHIFT)                     </span></div>
<div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga62be70d70bd4e88e26e5cc8437f6fd55"> 4742</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3                                                   </span></div>
<div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga1e706f8fb1de17fa05f83c3a8928a91c"> 4743</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPP_SHIFT))&amp;LPTMR_CSR_TPP_MASK) </span></div>
<div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga3502ccff1cbdb70bb99b73c035ab1e19"> 4744</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       (0x03UL &lt;&lt; LPTMR_CSR_TPS_SHIFT)                     </span></div>
<div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga7759d842742bfedd91788d41ef12fb8d"> 4745</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2"> 4746</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK) </span></div>
<div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gabb726cb43d5f6ee38339048c69a5f086"> 4747</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       (0x01UL &lt;&lt; LPTMR_CSR_TIE_SHIFT)                     </span></div>
<div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gaaedba0195b3abfcae6e8669f84f39d5d"> 4748</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga1b3ffe4be02efef291da12ce9e097a9d"> 4749</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TIE_SHIFT))&amp;LPTMR_CSR_TIE_MASK) </span></div>
<div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga13b5dd6085ca2a8cf0f06550b7557b6b"> 4750</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       (0x01UL &lt;&lt; LPTMR_CSR_TCF_SHIFT)                     </span></div>
<div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga0ffa48fac670327deffc2e17ef1dea68"> 4751</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga4a71110198e9becb2fe277e270c7499d"> 4752</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TCF_SHIFT))&amp;LPTMR_CSR_TCF_MASK) </span></div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PSR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga40daa10db43ec0c0a1944e6289ca29cc"> 4754</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       (0x03UL &lt;&lt; LPTMR_PSR_PCS_SHIFT)                     </span></div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gaf258bce874ad60601d6d76cefc72c52e"> 4755</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gabeba0b705770f53c56a569a5ee74536b"> 4756</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK) </span></div>
<div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gab3daae6085cf702b31db5be78fe03872"> 4757</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      (0x01UL &lt;&lt; LPTMR_PSR_PBYP_SHIFT)                    </span></div>
<div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga4bb5021e396db697f5e597fdcdc222e3"> 4758</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2                                                   </span></div>
<div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga3d7c49e91df0f310a5dcf2effef9ae25"> 4759</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PBYP_SHIFT))&amp;LPTMR_PSR_PBYP_MASK) </span></div>
<div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga93a6fe3fb169a73716a837cedb92dbef"> 4760</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  (0x0FUL &lt;&lt; LPTMR_PSR_PRESCALE_SHIFT)                </span></div>
<div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga7ed76902e13634d0c543ade3ef47525a"> 4761</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3                                                   </span></div>
<div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga37d8f4b0de3a75590548d8f3b6686b95"> 4762</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK) </span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CMR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga55cc95c022500b353f1724f2cbfe7a8f"> 4764</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   (0xFFFFUL &lt;&lt; LPTMR_CMR_COMPARE_SHIFT)               </span></div>
<div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gae1a525e22dc8b9c6960ae2e859a64232"> 4765</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gad61ee0ea43ca3e503c2c16ed1b7b1696"> 4766</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK) </span></div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CNR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga134708aff0fe3bd31d703e32966c08fc"> 4768</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   (0xFFFFUL &lt;&lt; LPTMR_CNR_COUNTER_SHIFT)               </span></div>
<div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga3769a974a3d95250e32bb154fa134c3f"> 4769</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga8732990b7f3af802120a5e95000c963f"> 4770</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)  </span><span class="comment">/* End group LPTMR_Register_Masks_GROUP </span></div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;</div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="comment">/* LPTMR0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral__access__layer___g_r_o_u_p.html#gab4e139913e4943bf38f42290e620b3f1"> 4776</a></span>&#160;<span class="preprocessor">#define LPTMR0_BasePtr                 0x40040000UL </span></div>
<div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral__access__layer___g_r_o_u_p.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 4777</a></span>&#160;<span class="preprocessor">#define LPTMR0                         ((LPTMR_Type *) LPTMR0_BasePtr) </span></div>
<div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral__access__layer___g_r_o_u_p.html#ga90a9194151ad11b422bcab162e797eda"> 4778</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE_PTR                (LPTMR0) </span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group LPTMR_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;</div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="comment">/* ================           MCG (file:MCG_MK)                    ================ */</span></div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;</div>
<div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html"> 4800</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       MCG Structure                                                */</span></div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a72de946c106d741e2e5f21c35988a7a1"> 4801</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_m_c_g___type.html#a72de946c106d741e2e5f21c35988a7a1">C1</a>;                           </div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a2a7672cdea44c417e9eaddd438fb3609"> 4802</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_m_c_g___type.html#a2a7672cdea44c417e9eaddd438fb3609">C2</a>;                           </div>
<div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a0c45cd85b1baf3e6a0a3a802e26cbe38"> 4803</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_m_c_g___type.html#a0c45cd85b1baf3e6a0a3a802e26cbe38">C3</a>;                           </div>
<div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#ae8c2ac6766d7888e745befae1e0b39db"> 4804</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_m_c_g___type.html#ae8c2ac6766d7888e745befae1e0b39db">C4</a>;                           </div>
<div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#ab94b0f073b5f69bc2cdfa61f7fd0a992"> 4805</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_m_c_g___type.html#ab94b0f073b5f69bc2cdfa61f7fd0a992">C5</a>;                           </div>
<div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a3739313253d53250920a429e3d9f8c9b"> 4806</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_m_c_g___type.html#a3739313253d53250920a429e3d9f8c9b">C6</a>;                           </div>
<div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#aa181a88ea541ca57f4c8402862d0860c"> 4807</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_m_c_g___type.html#aa181a88ea541ca57f4c8402862d0860c">S</a>;                            </div>
<div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#abe992df85169fb4524f500d84d5c1a34"> 4808</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_m_c_g___type.html#abe992df85169fb4524f500d84d5c1a34">RESERVED0</a>;                   </div>
<div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a7fd146380faf9dd7da4763f061b26564"> 4809</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_m_c_g___type.html#a7fd146380faf9dd7da4763f061b26564">SC</a>;                           </div>
<div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#ae7fd66f5044019cbefcbad17507eaaef"> 4810</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_m_c_g___type.html#ae7fd66f5044019cbefcbad17507eaaef">RESERVED1</a>;                   </div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a57e6ec0cad8ae0e723d21531a184b6e7"> 4811</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_m_c_g___type.html#a57e6ec0cad8ae0e723d21531a184b6e7">ATCVH</a>;                        </div>
<div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#ae8fea9d52f23143b72c9916e66b252d3"> 4812</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_m_c_g___type.html#ae8fea9d52f23143b72c9916e66b252d3">ATCVL</a>;                        </div>
<div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a52920de03a5d8c8e4085ebf9f10aa5fd"> 4813</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_m_c_g___type.html#a52920de03a5d8c8e4085ebf9f10aa5fd">C7</a>;                           </div>
<div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#ade4cb987285cb3307821b43d904adcb6"> 4814</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_m_c_g___type.html#ade4cb987285cb3307821b43d904adcb6">C8</a>;                           </div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;} <a class="code" href="struct_m_c_g___type.html">MCG_Type</a>;</div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160; <span class="comment">/* End group MCG_structs_GROUP </span></div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;</div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="comment">/* -----------     &#39;MCG&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;</div>
<div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="comment">/* ------- C1 Bit Fields                            ------ */</span></div>
<div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga275f9145f8c55ff4c836cbd20ab06139"> 4831</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     (0x01UL &lt;&lt; MCG_C1_IREFSTEN_SHIFT)                   </span></div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga10e0a80bfe715350aba6d5f5212617bc"> 4832</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gae9002ca9879cd655f9e39f1829b40a03"> 4833</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_IREFSTEN_SHIFT))&amp;MCG_C1_IREFSTEN_MASK) </span></div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga50398d9dc80a3016fddc6a2aef3df994"> 4834</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      (0x01UL &lt;&lt; MCG_C1_IRCLKEN_SHIFT)                    </span></div>
<div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga2c4305645e7c2b3977dcd0d35c7eaab9"> 4835</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1                                                   </span></div>
<div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9fc55b990e5876cb6fbeef0bf7caa040"> 4836</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_IRCLKEN_SHIFT))&amp;MCG_C1_IRCLKEN_MASK) </span></div>
<div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gadc14970d17e8ee736a16805a412a87fe"> 4837</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        (0x01UL &lt;&lt; MCG_C1_IREFS_SHIFT)                      </span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gada376a938782b95d20788418a2564476"> 4838</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gadebea24932568e50a064507270a209c8"> 4839</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_IREFS_SHIFT))&amp;MCG_C1_IREFS_MASK) </span></div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gac7762b84f41121882f4d1fbcaa839aeb"> 4840</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        (0x07UL &lt;&lt; MCG_C1_FRDIV_SHIFT)                      </span></div>
<div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaee124d0ce81f6e815dbbcac62440708b"> 4841</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga39519f6e6a3b433988eca107d0e7d460"> 4842</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK) </span></div>
<div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gae9a1db29d56ef219e4df3dc9d945b08e"> 4843</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         (0x03UL &lt;&lt; MCG_C1_CLKS_SHIFT)                       </span></div>
<div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9ca1068f336097a94984ba4bba0798d6"> 4844</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6                                                   </span></div>
<div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaffe61ac58c90dfaebbd4748c0dea558c"> 4845</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK) </span></div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C2 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaef3ef9fc35df3b7d404dd2b7279051cb"> 4847</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         (0x01UL &lt;&lt; MCG_C2_IRCS_SHIFT)                       </span></div>
<div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9a364696151f81b7a671bafd25cf16d1"> 4848</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gad8f801bcc07391ec8060d0d2249a81be"> 4849</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_IRCS_SHIFT))&amp;MCG_C2_IRCS_MASK) </span></div>
<div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga204f588f13f46a9ae20bc7aecfdf4f37"> 4850</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           (0x01UL &lt;&lt; MCG_C2_LP_SHIFT)                         </span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga2c16a5396267a83c2059741d31c3af1a"> 4851</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          1                                                   </span></div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga85aee53b6f4960d870b9f3f890c208ec"> 4852</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_LP_SHIFT))&amp;MCG_C2_LP_MASK) </span></div>
<div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gae9a32b79976c185a9b6567cc74b2d5af"> 4853</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       (0x01UL &lt;&lt; MCG_C2_EREFS0_SHIFT)                     </span></div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga1cea960436deb685a7f131203e4898b5"> 4854</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gae771ee589559392e587838bc2c4f0c14"> 4855</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_EREFS0_SHIFT))&amp;MCG_C2_EREFS0_MASK) </span></div>
<div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga58de06b4d4514888ca2e7cbc68e50ccc"> 4856</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         (0x01UL &lt;&lt; MCG_C2_HGO0_SHIFT)                       </span></div>
<div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga881979b382aef0029c4e4990e365d8f5"> 4857</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        3                                                   </span></div>
<div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga669af3919c558cb8f8c77b8e75abf7cd"> 4858</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_HGO0_SHIFT))&amp;MCG_C2_HGO0_MASK) </span></div>
<div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga5436f4e93034d8536c23eabcac1b1a43"> 4859</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       (0x03UL &lt;&lt; MCG_C2_RANGE0_SHIFT)                     </span></div>
<div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaca9dfaea66978e556c7a9773e2c8c531"> 4860</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga4717ad2318b6cbc4586d554b59d0382e"> 4861</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE0_SHIFT))&amp;MCG_C2_RANGE0_MASK) </span></div>
<div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gae89f2e48b02a39563115d1a60dc8f16f"> 4862</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       (0x01UL &lt;&lt; MCG_C2_LOCRE0_SHIFT)                     </span></div>
<div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gabc900505d9a12bd7a33c2a5e3cfdf02a"> 4863</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga3d3b107b5048c654be690911ae09feff"> 4864</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_LOCRE0_SHIFT))&amp;MCG_C2_LOCRE0_MASK) </span></div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C3 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga44433c6372539508fbf3090b591f3d89"> 4866</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       (0xFFUL &lt;&lt; MCG_C3_SCTRIM_SHIFT)                     </span></div>
<div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga8b5c3c55be188745fefec24b945110b7"> 4867</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga66a74a75c9244dad3298474a2bf04de8"> 4868</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK) </span></div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C4 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga7386e83fdee774ec5d6ec402bae1e432"> 4870</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      (0x01UL &lt;&lt; MCG_C4_SCFTRIM_SHIFT)                    </span></div>
<div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga1114052674119b01137ef4b4885ab757"> 4871</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga4dc087a188bd21971ad0867f4af9330c"> 4872</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_SCFTRIM_SHIFT))&amp;MCG_C4_SCFTRIM_MASK) </span></div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga91610035649d14c5027419db0bfa3231"> 4873</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       (0x0FUL &lt;&lt; MCG_C4_FCTRIM_SHIFT)                     </span></div>
<div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga0a1b1f2be0b8e9afc3ff91ab11d71a1e"> 4874</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga7ffe6f164c3d7440b9911c8de59b7171"> 4875</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK) </span></div>
<div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga7f6629e8d17efb2cec3d2f63d09ede5a"> 4876</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     (0x03UL &lt;&lt; MCG_C4_DRST_DRS_SHIFT)                   </span></div>
<div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga27d4baa0c8a770f1f67ab47e6407e948"> 4877</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaf074d694a596e6e92614fd435c9ccb35"> 4878</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK) </span></div>
<div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0"> 4879</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        (0x01UL &lt;&lt; MCG_C4_DMX32_SHIFT)                      </span></div>
<div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga12d73b2d4a4fd1f2fb21a1cbe87aaa83"> 4880</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga10fd0030b4d3fcb34503269a2a5796c0"> 4881</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DMX32_SHIFT))&amp;MCG_C4_DMX32_MASK) </span></div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C5 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga28ab0b9007f9941707395660db088172"> 4883</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_MASK                       (0x1FUL &lt;&lt; MCG_C5_PRDIV0_SHIFT)                     </span></div>
<div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga452026beec3bec5a580d151e15d83f30"> 4884</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaff29a787086eaba9ef46f4e873d83a54"> 4885</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PRDIV0_SHIFT))&amp;MCG_C5_PRDIV0_MASK) </span></div>
<div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9bec4ed23caf6a431b506e944d928080"> 4886</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_MASK                     (0x01UL &lt;&lt; MCG_C5_PLLSTEN0_SHIFT)                   </span></div>
<div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga486796db598fbf2f07f39d71453f49b6"> 4887</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga75551114843366d40dd54e1c05fd2002"> 4888</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PLLSTEN0_SHIFT))&amp;MCG_C5_PLLSTEN0_MASK) </span></div>
<div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga73671453b8f8804784e5b7e67551726d"> 4889</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_MASK                    (0x01UL &lt;&lt; MCG_C5_PLLCLKEN0_SHIFT)                  </span></div>
<div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaa66ceed70e1055a31e46c60a502b8eb7"> 4890</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_SHIFT                   6                                                   </span></div>
<div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gac3faf5c909bfee8fa6b28d1c1e1face7"> 4891</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PLLCLKEN0_SHIFT))&amp;MCG_C5_PLLCLKEN0_MASK) </span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C6 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gacf93ac207865bd372d9148f10dce7267"> 4893</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_MASK                        (0x1FUL &lt;&lt; MCG_C6_VDIV0_SHIFT)                      </span></div>
<div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga92208f56fc7ce68a0a8ff14ab5c3b2f6"> 4894</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga50b2068270153c3013b4e0ac2256fbfd"> 4895</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_VDIV0_SHIFT))&amp;MCG_C6_VDIV0_MASK) </span></div>
<div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga2e0daa102ec3f225ed9297f7bc9f8239"> 4896</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_MASK                         (0x01UL &lt;&lt; MCG_C6_CME0_SHIFT)                       </span></div>
<div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga096e62e71f69f5b749999d671d800090"> 4897</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_SHIFT                        5                                                   </span></div>
<div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga70d94d0060b62ceb42672a91ebe51c73"> 4898</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_CME0_SHIFT))&amp;MCG_C6_CME0_MASK) </span></div>
<div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga66a1dfdde86a9c165d7bdec17c77578f"> 4899</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_MASK                         (0x01UL &lt;&lt; MCG_C6_PLLS_SHIFT)                       </span></div>
<div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga690a1869788f450cfa53d73f983a1c05"> 4900</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        6                                                   </span></div>
<div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga0b971886e3f30b9fecbf46971a45ede3"> 4901</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_PLLS_SHIFT))&amp;MCG_C6_PLLS_MASK) </span></div>
<div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga0b0e7ca112d81e86d413c014d144fd8d"> 4902</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_MASK                       (0x01UL &lt;&lt; MCG_C6_LOLIE0_SHIFT)                     </span></div>
<div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaf62eb94fa38802a5950bd616b539a69c"> 4903</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga40c69a7a688af5b94cb89b84e1afa446"> 4904</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_LOLIE0_SHIFT))&amp;MCG_C6_LOLIE0_MASK) </span></div>
<div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- S Bit Fields                             ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga1c693472984fb69650b117ffe5b76da5"> 4906</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         (0x01UL &lt;&lt; MCG_S_IRCST_SHIFT)                       </span></div>
<div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9abb1ad8f00a085572bb58ab815b7afd"> 4907</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9b7e5d9af38c4290a57311569d1e99f8"> 4908</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_IRCST_SHIFT))&amp;MCG_S_IRCST_MASK) </span></div>
<div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga75a97c37fbe3689889ea81fd04f13805"> 4909</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      (0x01UL &lt;&lt; MCG_S_OSCINIT0_SHIFT)                    </span></div>
<div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga3680bc3a628991bb5279d9d6b938b374"> 4910</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     1                                                   </span></div>
<div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga98c936496f313b82960d9de69a28ea69"> 4911</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_OSCINIT0_SHIFT))&amp;MCG_S_OSCINIT0_MASK) </span></div>
<div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaf43507c78cdda211a04b5ae0509edb2e"> 4912</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         (0x03UL &lt;&lt; MCG_S_CLKST_SHIFT)                       </span></div>
<div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gab0768a667adb2dc2e1fb7972f9fd85a4"> 4913</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2                                                   </span></div>
<div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga891e8f2d733bebc7ab21cf49e0473b24"> 4914</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK) </span></div>
<div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga5bf822a90d9c1e67d5297420157e1dd0"> 4915</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        (0x01UL &lt;&lt; MCG_S_IREFST_SHIFT)                      </span></div>
<div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga4a2727883c339845e709dacc0c2fd71a"> 4916</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gac86daa0998b4659fc37cb083d61a3171"> 4917</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_IREFST_SHIFT))&amp;MCG_S_IREFST_MASK) </span></div>
<div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga6f176d95968a5b7b1af67ae81734c854"> 4918</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_MASK                         (0x01UL &lt;&lt; MCG_S_PLLST_SHIFT)                       </span></div>
<div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gafddddab311f8f0cb58e7b7941f6d9a8d"> 4919</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_SHIFT                        5                                                   </span></div>
<div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga58d3f6ca3f2ccd588d0751b02c6dd0ab"> 4920</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_PLLST_SHIFT))&amp;MCG_S_PLLST_MASK) </span></div>
<div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga6cb486757d45c5211baa3b130e720b97"> 4921</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_MASK                         (0x01UL &lt;&lt; MCG_S_LOCK0_SHIFT)                       </span></div>
<div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga5022e367019ecb07d0afbc3279e60b02"> 4922</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_SHIFT                        6                                                   </span></div>
<div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gacaa583a26c3b35ebae840eb9b816d681"> 4923</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_LOCK0_SHIFT))&amp;MCG_S_LOCK0_MASK) </span></div>
<div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gae5967720d747b4d6f9fa748c94570c6d"> 4924</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_MASK                         (0x01UL &lt;&lt; MCG_S_LOLS0_SHIFT)                       </span></div>
<div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga5cddd795823b73d50830e628cee24644"> 4925</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_SHIFT                        7                                                   </span></div>
<div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gafd37e33b55e768b966c8740b3c9f694f"> 4926</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_LOLS0_SHIFT))&amp;MCG_S_LOLS0_MASK) </span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SC Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9a57acb821c7622eb2b25e6c7daf7e16"> 4928</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_MASK                        (0x01UL &lt;&lt; MCG_SC_LOCS0_SHIFT)                      </span></div>
<div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga2a80b0f354602d5da8426e9d2b51ea12"> 4929</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gab831af7e9fb430b45af114e428c811c3"> 4930</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_LOCS0_SHIFT))&amp;MCG_SC_LOCS0_MASK) </span></div>
<div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9b5d58f2f0a68eabe93f088dc2f81d2b"> 4931</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       (0x07UL &lt;&lt; MCG_SC_FCRDIV_SHIFT)                     </span></div>
<div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gacc99cc05a01e5807395bfe11518b26e3"> 4932</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga50a0225002267599fa7a2fc341fa783a"> 4933</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FCRDIV_SHIFT))&amp;MCG_SC_FCRDIV_MASK) </span></div>
<div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga1eea80f4646116c2ca2a68aa3469436a"> 4934</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     (0x01UL &lt;&lt; MCG_SC_FLTPRSRV_SHIFT)                   </span></div>
<div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gac75a3cb915913ba4acc64a098bba4eb5"> 4935</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    4                                                   </span></div>
<div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga0cfb3c172fe06a1ef6421e4ef2d446e4"> 4936</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FLTPRSRV_SHIFT))&amp;MCG_SC_FLTPRSRV_MASK) </span></div>
<div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga15326687d7d214b4847a3cae6e6cdfaa"> 4937</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_MASK                         (0x01UL &lt;&lt; MCG_SC_ATMF_SHIFT)                       </span></div>
<div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gac7fd1ff91fc1de6800a18f875398d966"> 4938</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        5                                                   </span></div>
<div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga23e47c874463e34ac6ba3cbff56243b1"> 4939</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_ATMF_SHIFT))&amp;MCG_SC_ATMF_MASK) </span></div>
<div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaf5a12b51cc62a0ce10f3fbecdebd0222"> 4940</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_MASK                         (0x01UL &lt;&lt; MCG_SC_ATMS_SHIFT)                       </span></div>
<div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9a8ce406d5868276e9c3b37190ab89b1"> 4941</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        6                                                   </span></div>
<div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga3e28d781058567f53900eb505140e797"> 4942</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_ATMS_SHIFT))&amp;MCG_SC_ATMS_MASK) </span></div>
<div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaf9545e815c86bd04d8513af024cb8617"> 4943</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_MASK                         (0x01UL &lt;&lt; MCG_SC_ATME_SHIFT)                       </span></div>
<div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga146594251d4266d02fecc44c1f0dd6ae"> 4944</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_SHIFT                        7                                                   </span></div>
<div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaa955a357cb65dadc3366c4a3ed691e7d"> 4945</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_ATME_SHIFT))&amp;MCG_SC_ATME_MASK) </span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ATCVH Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaf989f84acb1a8c91c7c98c2255651b00"> 4947</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     (0xFFUL &lt;&lt; MCG_ATCVH_ATCVH_SHIFT)                   </span></div>
<div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga0fec2d450a98ab78dc7a2e4e9e33dbc6"> 4948</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gab382a7e152cca964b5cd64708384c608"> 4949</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK) </span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ATCVL Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga48750526150212b524f731e303a7e3cf"> 4951</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     (0xFFUL &lt;&lt; MCG_ATCVL_ATCVL_SHIFT)                   </span></div>
<div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9e3e0eab24aaf1bf2905ae0cf4803eb3"> 4952</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga124aa7c8cc26cfd1c06a278add1a0d21"> 4953</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK) </span></div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C7 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga8f29d6e2e3ddd8725de2ea86d8f0548f"> 4955</a></span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_MASK                       (0x01UL &lt;&lt; MCG_C7_OSCSEL_SHIFT)                     </span></div>
<div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga36e349718cb5e8af96efea408f059dcb"> 4956</a></span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gac1a1e06d2189b74b5587b53d3104cb4a"> 4957</a></span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C7_OSCSEL_SHIFT))&amp;MCG_C7_OSCSEL_MASK) </span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C8 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga1417ca27a647ced3cdfc504a604f8dc8"> 4959</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_MASK                        (0x01UL &lt;&lt; MCG_C8_LOCS1_SHIFT)                      </span></div>
<div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga648e426b4d1f976cca5229505a26d9a8"> 4960</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga8bbb08b76cef66c7b8dd85f944284815"> 4961</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C8_LOCS1_SHIFT))&amp;MCG_C8_LOCS1_MASK) </span></div>
<div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9e0e0db74d7e18fffad7b4f08eb74524"> 4962</a></span>&#160;<span class="preprocessor">#define MCG_C8_CME1_MASK                         (0x01UL &lt;&lt; MCG_C8_CME1_SHIFT)                       </span></div>
<div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga00dc55bd1e2197897d59597dd57592ba"> 4963</a></span>&#160;<span class="preprocessor">#define MCG_C8_CME1_SHIFT                        5                                                   </span></div>
<div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gacfd4bf40d2ff518561d54938851479ef"> 4964</a></span>&#160;<span class="preprocessor">#define MCG_C8_CME1(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C8_CME1_SHIFT))&amp;MCG_C8_CME1_MASK) </span></div>
<div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaeab391a933aec2eeb1ffdbc772f714e2"> 4965</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_MASK                        (0x01UL &lt;&lt; MCG_C8_LOLRE_SHIFT)                      </span></div>
<div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga247e347342c951c4b8044bece01311fb"> 4966</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga882f76d0b8c7e3045f2df6369cc794d1"> 4967</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C8_LOLRE_SHIFT))&amp;MCG_C8_LOLRE_MASK) </span></div>
<div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gad7fe66acc8b6391ccfe2c53b61a9b119"> 4968</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1_MASK                       (0x01UL &lt;&lt; MCG_C8_LOCRE1_SHIFT)                     </span></div>
<div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#gad97e280f47539832dda56a845055c921"> 4969</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga737fe26be9d82a9b0e2b841216f469dc"> 4970</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C8_LOCRE1_SHIFT))&amp;MCG_C8_LOCRE1_MASK)  </span><span class="comment">/* End group MCG_Register_Masks_GROUP </span></div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;</div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral__access__layer___g_r_o_u_p.html#ga6f5466ca891bbacdc9c895547c58dab7"> 4976</a></span>&#160;<span class="preprocessor">#define MCG_BasePtr                    0x40064000UL </span></div>
<div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral__access__layer___g_r_o_u_p.html#gad7ea2d93cafdbe9298ef1dd52be44f88"> 4977</a></span>&#160;<span class="preprocessor">#define MCG                            ((MCG_Type *) MCG_BasePtr) </span></div>
<div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral__access__layer___g_r_o_u_p.html#gaceefc72e93a47a35f59a31c57dddf41b"> 4978</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTR                   (MCG) </span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group MCG_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;</div>
<div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="comment">/* ================           MCM (file:MCM_MK11D5)                ================ */</span></div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;</div>
<div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html"> 5000</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       MCM Structure                                                */</span></div>
<div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#aeecd41efe72d2e44892649bfefbea025"> 5001</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[2];                </div>
<div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a7e83a4220c2fc40542aa700b6a98df41"> 5002</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t  <a class="code" href="struct_m_c_m___type.html#a7e83a4220c2fc40542aa700b6a98df41">PLASC</a>;                        </div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a21b4db9fd3a7335e135c8bf0be800b92"> 5003</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t  <a class="code" href="struct_m_c_m___type.html#a21b4db9fd3a7335e135c8bf0be800b92">PLAMC</a>;                        </div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a2c3bc7398673a5943ed0b834dae36881"> 5004</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_m_c_m___type.html#a2c3bc7398673a5943ed0b834dae36881">PLACR</a>;                        </div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;} <a class="code" href="struct_m_c_m___type.html">MCM_Type</a>;</div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160; <span class="comment">/* End group MCM_structs_GROUP </span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;</div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="comment">/* -----------     &#39;MCM&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;</div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="comment">/* ------- PLASC Bit Fields                         ------ */</span></div>
<div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks___g_r_o_u_p.html#ga215cf860c41174735020a34e7ccf9590"> 5021</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       (0xFFUL &lt;&lt; MCM_PLASC_ASC_SHIFT)                     </span></div>
<div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks___g_r_o_u_p.html#ga88f833168fd51e1b3c950e21b00bbfc3"> 5022</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks___g_r_o_u_p.html#gaaae648a9e1b6e2e44af89bb3a6881a54"> 5023</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK) </span></div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PLAMC Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks___g_r_o_u_p.html#ga7988227df54012705c7f522f348214ee"> 5025</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       (0xFFUL &lt;&lt; MCM_PLAMC_AMC_SHIFT)                     </span></div>
<div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks___g_r_o_u_p.html#gaa1b3153d0bf749f80fffacd948dd4bd4"> 5026</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks___g_r_o_u_p.html#gad8199ccd7b6edb29bcd5e940d17e7e47"> 5027</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK) </span></div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PLACR Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks___g_r_o_u_p.html#gaeea6e96c143304d5bb05ea7fc403efc3"> 5029</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       (0x01UL &lt;&lt; MCM_PLACR_ARB_SHIFT)                     </span></div>
<div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks___g_r_o_u_p.html#ga074aa7cf18e97a20994af9c9f1151873"> 5030</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      9                                                   </span></div>
<div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks___g_r_o_u_p.html#gad4c82e8cda84e63613df6140b5eddcfa"> 5031</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_ARB_SHIFT))&amp;MCM_PLACR_ARB_MASK)  </span><span class="comment">/* End group MCM_Register_Masks_GROUP </span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;</div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral__access__layer___g_r_o_u_p.html#gaea1ae7c74dbfe7215e73a91167597ef3"> 5037</a></span>&#160;<span class="preprocessor">#define MCM_BasePtr                    0xE0080000UL </span></div>
<div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral__access__layer___g_r_o_u_p.html#ga4cd2dcee5e786e36844ed653cfa40096"> 5038</a></span>&#160;<span class="preprocessor">#define MCM                            ((MCM_Type *) MCM_BasePtr) </span></div>
<div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral__access__layer___g_r_o_u_p.html#gad41e931f176c230831e3dbad45117841"> 5039</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTR                   (MCM) </span></div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group MCM_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;</div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="comment">/* ================           NV (file:NV_FTFL)                    ================ */</span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;</div>
<div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="struct_n_v___type.html"> 5061</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       NV Structure                                                 */</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a99c28a1d24b507ca392b62abd7326c22"> 5062</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#a99c28a1d24b507ca392b62abd7326c22">BACKKEY3</a>;                     </div>
<div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ab01f94708b68f34fd5b40a18b21c6d76"> 5063</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#ab01f94708b68f34fd5b40a18b21c6d76">BACKKEY2</a>;                     </div>
<div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ad90570e3331407893b892cd722c8566c"> 5064</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#ad90570e3331407893b892cd722c8566c">BACKKEY1</a>;                     </div>
<div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a84e62b140feac9fcae8b251607c814e7"> 5065</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#a84e62b140feac9fcae8b251607c814e7">BACKKEY0</a>;                     </div>
<div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ade5b560a7ad515e084070fde57ea32d7"> 5066</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#ade5b560a7ad515e084070fde57ea32d7">BACKKEY7</a>;                     </div>
<div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a39aa00a01f54dd8348854da97790e930"> 5067</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#a39aa00a01f54dd8348854da97790e930">BACKKEY6</a>;                     </div>
<div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ae2121000a273d32aeeaf2f4100ea3471"> 5068</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#ae2121000a273d32aeeaf2f4100ea3471">BACKKEY5</a>;                     </div>
<div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a0bc51ff64f2fe752028b0cf769f95f66"> 5069</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#a0bc51ff64f2fe752028b0cf769f95f66">BACKKEY4</a>;                     </div>
<div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a681eb6e0560291b4c2e83e4e85923347"> 5070</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#a681eb6e0560291b4c2e83e4e85923347">FPROT3</a>;                       </div>
<div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a4d8b08ba5cfdb89cf82724db412bc041"> 5071</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#a4d8b08ba5cfdb89cf82724db412bc041">FPROT2</a>;                       </div>
<div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a4e85ed3eff018d579013a9e26e987f35"> 5072</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#a4e85ed3eff018d579013a9e26e987f35">FPROT1</a>;                       </div>
<div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a0a1513e86bf3647e0179fc0f547a9b1e"> 5073</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#a0a1513e86bf3647e0179fc0f547a9b1e">FPROT0</a>;                       </div>
<div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#afb5e12b7f518197a87e81432749ba73d"> 5074</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#afb5e12b7f518197a87e81432749ba73d">FSEC</a>;                         </div>
<div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#aaabff2875971400e0975d365fd8bdd30"> 5075</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#aaabff2875971400e0975d365fd8bdd30">FOPT</a>;                         </div>
<div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#aa28a9317d3ffe8a1501ad7c0b5a938bd"> 5076</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#aa28a9317d3ffe8a1501ad7c0b5a938bd">FEPROT</a>;                       </div>
<div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a3d5374b1acb568cfe13bd843cf5272d8"> 5077</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_n_v___type.html#a3d5374b1acb568cfe13bd843cf5272d8">FDPROT</a>;                       </div>
<div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;} <a class="code" href="struct_n_v___type.html">NV_Type</a>;</div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160; <span class="comment">/* End group NV_structs_GROUP </span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;</div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="comment">/* -----------     &#39;NV&#39; Position &amp; Mask macros                          ----------- */</span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;</div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="comment">/* ------- BACKKEY Bit Fields                       ------ */</span></div>
<div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga2e33ba65ee79feffaad399180eedbf43"> 5094</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY_KEY_MASK                      (0xFFUL &lt;&lt; NV_BACKKEY_KEY_SHIFT)                    </span></div>
<div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga16346a84758fe2656389c1a74f49d38c"> 5095</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY_KEY_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga75e070410c6bbfe634a5915e2d18a21e"> 5096</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY_KEY(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY_KEY_SHIFT))&amp;NV_BACKKEY_KEY_MASK) </span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FPROT Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gad7a730b652a1dfde0c632276b79ee43f"> 5098</a></span>&#160;<span class="preprocessor">#define NV_FPROT_PROT_MASK                       (0xFFUL &lt;&lt; NV_FPROT_PROT_SHIFT)                     </span></div>
<div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gac79b42410765afa1c53906a2c30dc31a"> 5099</a></span>&#160;<span class="preprocessor">#define NV_FPROT_PROT_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga2e2d0b9ae409e05ffe83dc783fe55bdd"> 5100</a></span>&#160;<span class="preprocessor">#define NV_FPROT_PROT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT_PROT_SHIFT))&amp;NV_FPROT_PROT_MASK) </span></div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FSEC Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gab159c721c6cde1f629b630c573da8ea9"> 5102</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         (0x03UL &lt;&lt; NV_FSEC_SEC_SHIFT)                       </span></div>
<div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga92a819b24b0472a83857ddd2d950ab08"> 5103</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga285ae0f5ea99f97dfae69dc7affebcde"> 5104</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK) </span></div>
<div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga8fd3b6696c82aa96017fe25be34d19c9"> 5105</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      (0x03UL &lt;&lt; NV_FSEC_FSLACC_SHIFT)                    </span></div>
<div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gaba549ee99b8ca1af3531eafd5746f6b6"> 5106</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2                                                   </span></div>
<div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga75d524350a710ba87a95c927466a42d2"> 5107</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK) </span></div>
<div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga02f5aa86e1f5bceefd0378fa736d5656"> 5108</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        (0x03UL &lt;&lt; NV_FSEC_MEEN_SHIFT)                      </span></div>
<div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga13adfbdf46af9e59b446d17ce90b49c1"> 5109</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga6a3e909b41d8dd2ca5f55b10e8cc4e52"> 5110</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK) </span></div>
<div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga50a87e963eeaaf5fdb904e7bac9099af"> 5111</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       (0x03UL &lt;&lt; NV_FSEC_KEYEN_SHIFT)                     </span></div>
<div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga3df55e24a4dc42a19afc15b4a3137bae"> 5112</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gaca6379e60e0371d1d0c8493abe9db870"> 5113</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK) </span></div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FOPT Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gabe7cb388b4a9f41cc264e7df5ecdf883"> 5115</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_MASK                      (0x01UL &lt;&lt; NV_FOPT_LPBOOT_SHIFT)                    </span></div>
<div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga2fc27fe10cf14eb30613e131fe7e758e"> 5116</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gae5ca20e0c3befb0118e1ef25aa1c0e26"> 5117</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_LPBOOT_SHIFT))&amp;NV_FOPT_LPBOOT_MASK) </span></div>
<div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga5c130a6f11de9f04a77b36fd61843e8f"> 5118</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  (0x01UL &lt;&lt; NV_FOPT_EZPORT_DIS_SHIFT)                </span></div>
<div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gabf1111ccacc4104b2855c4f3851cbaa5"> 5119</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 1                                                   </span></div>
<div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga39e5d6519d8e4396a93815f07610d0b0"> 5120</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_EZPORT_DIS_SHIFT))&amp;NV_FOPT_EZPORT_DIS_MASK) </span></div>
<div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gaa2bcf41c89cbfe86ef8eaf6fff2ad068"> 5121</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_MASK                     (0x01UL &lt;&lt; NV_FOPT_NMI_DIS_SHIFT)                   </span></div>
<div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga8a4632e08257c81a80d8be3cdac911f9"> 5122</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_SHIFT                    2                                                   </span></div>
<div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga65c16570531fad557aa2931e31014d41"> 5123</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_NMI_DIS_SHIFT))&amp;NV_FOPT_NMI_DIS_MASK) </span></div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FEPROT Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gae309f9fbc7ce46321fbe34e89077fd7a"> 5125</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_MASK                     (0xFFUL &lt;&lt; NV_FEPROT_EPROT_SHIFT)                   </span></div>
<div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gad725c7b093dfd814cfae3e3fe8522ed2"> 5126</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gaa20e7b6ed6390623af67d4ef85a3faf7"> 5127</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FEPROT_EPROT_SHIFT))&amp;NV_FEPROT_EPROT_MASK) </span></div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FDPROT Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga004ff32c4f18a922a47aaf9adea14d41"> 5129</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_MASK                     (0xFFUL &lt;&lt; NV_FDPROT_DPROT_SHIFT)                   </span></div>
<div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#gaf2019bf7c0b8e9dc5efcc385cc50f35b"> 5130</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___n_v___register___masks___g_r_o_u_p.html#ga47f6e3be836c5d3a4a358a2dfcca5cfe"> 5131</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FDPROT_DPROT_SHIFT))&amp;NV_FDPROT_DPROT_MASK)  </span><span class="comment">/* End group NV_Register_Masks_GROUP </span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;</div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___n_v___peripheral__access__layer___g_r_o_u_p.html#ga50962fbcd21bbf9894596ffb7e377522"> 5137</a></span>&#160;<span class="preprocessor">#define NV_BasePtr                     0x00000400UL </span></div>
<div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___n_v___peripheral__access__layer___g_r_o_u_p.html#gaf7b1400a617718754e5de5c255467af5"> 5138</a></span>&#160;<span class="preprocessor">#define NV                             ((NV_Type *) NV_BasePtr) </span></div>
<div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___n_v___peripheral__access__layer___g_r_o_u_p.html#ga5684af97de4acd6fe58c69fa0f3fb7cc"> 5139</a></span>&#160;<span class="preprocessor">#define NV_BASE_PTR                    (NV) </span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group NV_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;</div>
<div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="comment">/* ================           OSC0 (file:OSC0_MK)                  ================ */</span></div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;</div>
<div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="struct_o_s_c___type.html"> 5161</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       OSC0 Structure                                               */</span></div>
<div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="struct_o_s_c___type.html#afb099b77ea7a74fe342d9bf1335b86a6"> 5162</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_o_s_c___type.html#afb099b77ea7a74fe342d9bf1335b86a6">CR</a>;                           </div>
<div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;} <a class="code" href="struct_o_s_c___type.html">OSC_Type</a>;</div>
<div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160; <span class="comment">/* End group OSC_structs_GROUP </span></div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;</div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="comment">/* -----------     &#39;OSC0&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;</div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="comment">/* ------- CR Bit Fields                            ------ */</span></div>
<div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga290d0697deff1798d058e41b2d1c583d"> 5179</a></span>&#160;<span class="preprocessor">#define OSC_CR_SCP_MASK                          (0x0FUL &lt;&lt; OSC_CR_SCP_SHIFT)                        </span></div>
<div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#gab3334cd6e205665f3377db65a26b9e80"> 5180</a></span>&#160;<span class="preprocessor">#define OSC_CR_SCP_SHIFT                         0                                                   </span></div>
<div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga2e4e23f204707098c960feed8dca55e6"> 5181</a></span>&#160;<span class="preprocessor">#define OSC_CR_SCP(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SCP_SHIFT))&amp;OSC_CR_SCP_MASK) </span></div>
<div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga8c73f0e22875a434f8031986a9e5f8b4"> 5182</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        (0x01UL &lt;&lt; OSC_CR_SC16P_SHIFT)                      </span></div>
<div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga4bcf6535cd7e7c4ff935f6b544ca3f9a"> 5183</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga312c9e0891936e3b1a5e0f8f0caca4e9"> 5184</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SC16P_SHIFT))&amp;OSC_CR_SC16P_MASK) </span></div>
<div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga1a5a0db08efaf66c34caf98136cbec11"> 5185</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         (0x01UL &lt;&lt; OSC_CR_SC8P_SHIFT)                       </span></div>
<div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga6f17376a1571a200e55cac51d1358503"> 5186</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1                                                   </span></div>
<div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga7b761b8bfa5dd396029c880348a7f81f"> 5187</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SC8P_SHIFT))&amp;OSC_CR_SC8P_MASK) </span></div>
<div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga18f4104a5a6c0d94f0592ee06732fe03"> 5188</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         (0x01UL &lt;&lt; OSC_CR_SC4P_SHIFT)                       </span></div>
<div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#gab1724a5b1e96efb22e48a9478ae8cf25"> 5189</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2                                                   </span></div>
<div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#gac2ce9a5b1c516b1416ee3709d405e4e2"> 5190</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SC4P_SHIFT))&amp;OSC_CR_SC4P_MASK) </span></div>
<div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga94a8b0e48d18793bde1a3aaaea44b92c"> 5191</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         (0x01UL &lt;&lt; OSC_CR_SC2P_SHIFT)                       </span></div>
<div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga0ec9adaf1ca3ec309f1a2c2fd37d3f4d"> 5192</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3                                                   </span></div>
<div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#gadac6841e6bd13c6bc6e6d4caecf86a16"> 5193</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SC2P_SHIFT))&amp;OSC_CR_SC2P_MASK) </span></div>
<div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga3024913f44011d333c6f48ddb00fbf9d"> 5194</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     (0x01UL &lt;&lt; OSC_CR_EREFSTEN_SHIFT)                   </span></div>
<div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#gac1b9c5d7f156f1792255204dae816aba"> 5195</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga7475d176c4bae67579b611847b67c53c"> 5196</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_EREFSTEN_SHIFT))&amp;OSC_CR_EREFSTEN_MASK) </span></div>
<div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#gab96140627de270278cbdfc81fbef63fc"> 5197</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      (0x01UL &lt;&lt; OSC_CR_ERCLKEN_SHIFT)                    </span></div>
<div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga56f4aa6f215268327accda5434671187"> 5198</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7                                                   </span></div>
<div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks___g_r_o_u_p.html#gae1cba570f6b27f65bde9ad80457387ed"> 5199</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_ERCLKEN_SHIFT))&amp;OSC_CR_ERCLKEN_MASK)  </span><span class="comment">/* End group OSC_Register_Masks_GROUP </span></div>
<div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;</div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="comment">/* OSC0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral__access__layer___g_r_o_u_p.html#ga6f62d2970ed6f88c0870d717aba546ca"> 5205</a></span>&#160;<span class="preprocessor">#define OSC0_BasePtr                   0x40065000UL </span></div>
<div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral__access__layer___g_r_o_u_p.html#gafcf06a8b76107b94e802b4db254e8bbc"> 5206</a></span>&#160;<span class="preprocessor">#define OSC0                           ((OSC_Type *) OSC0_BasePtr) </span></div>
<div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral__access__layer___g_r_o_u_p.html#gaab1618c69a91b2e5d3385139b5b566f0"> 5207</a></span>&#160;<span class="preprocessor">#define OSC0_BASE_PTR                  (OSC0) </span></div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group OSC_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;</div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="comment">/* ================           PDB0 (file:PDB0_2CH_2TRIG_1DAC_2PO)       ================ */</span></div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;</div>
<div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html"> 5229</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       PDB0 Structure                                               */</span></div>
<div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a27b752c3fb14fa47cda9b911dda18eb5"> 5230</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_d_b___type.html#a27b752c3fb14fa47cda9b911dda18eb5">SC</a>;                           </div>
<div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#ae69113e63275302871696253eb33d1aa"> 5231</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_d_b___type.html#ae69113e63275302871696253eb33d1aa">MOD</a>;                          </div>
<div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#ac0196244d0c47eaf8fb40c53a3babd8e"> 5232</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_p_d_b___type.html#ac0196244d0c47eaf8fb40c53a3babd8e">CNT</a>;                          </div>
<div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a0cc0a5fd26a50498ff744ccfc90425a9"> 5233</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_d_b___type.html#a0cc0a5fd26a50498ff744ccfc90425a9">IDLY</a>;                         </div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a08fc04ae996dc8dcbb0d61921b486a68"> 5235</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_d_b___type.html#a08fc04ae996dc8dcbb0d61921b486a68">C1</a>;                        </div>
<div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#ac3e33b249de9772accd3ea93c70ea9a3"> 5236</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_d_b___type.html#ac3e33b249de9772accd3ea93c70ea9a3">S</a>;                         </div>
<div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a313f3125147793d214f81d5bb45f04c3"> 5237</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  DLY[2];                    </div>
<div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a1c139575b8a505f5cc699a5daad9e970"> 5238</a></span>&#160;      <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[6];             </div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;   } CH[2];                                     </div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[60];               </div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a7243b34a966694845cbbd4f5c614e986"> 5242</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_d_b___type.html#a7243b34a966694845cbbd4f5c614e986">INTC</a>;                      </div>
<div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#ae769221841ab03c4c16643108c5f5a0c"> 5243</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_d_b___type.html#ae769221841ab03c4c16643108c5f5a0c">INT</a>;                       </div>
<div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;   } DAC[1];                                    </div>
<div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a0c78ff798daf3619c3bf7210da73af96"> 5245</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED1[14];               </div>
<div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a5cea78677c2f36e8ad10791dfcb9b086"> 5246</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_d_b___type.html#a5cea78677c2f36e8ad10791dfcb9b086">POEN</a>;                         </div>
<div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a3d3c8b90b8b9793e9620a5ed63280de0"> 5247</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  PODLY[2];                     </div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;} <a class="code" href="struct_p_d_b___type.html">PDB_Type</a>;</div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160; <span class="comment">/* End group PDB_structs_GROUP </span></div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;</div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="comment">/* -----------     &#39;PDB0&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;</div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="comment">/* ------- SC Bit Fields                            ------ */</span></div>
<div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gabe6a0c2a0e00e0d01b3b94ca8cd90728"> 5264</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_MASK                         (0x01UL &lt;&lt; PDB_SC_LDOK_SHIFT)                       </span></div>
<div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga8766bd357685d2ec463f51e0b08c6080"> 5265</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gab33214a9a628b7e080eb9ef56efb8c4b"> 5266</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDOK_SHIFT))&amp;PDB_SC_LDOK_MASK) </span></div>
<div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaa723ee73c65ba7680ef3c9de87b8a635"> 5267</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_MASK                         (0x01UL &lt;&lt; PDB_SC_CONT_SHIFT)                       </span></div>
<div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga49a81fd7584f9957362d71ac5f4d12bb"> 5268</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_SHIFT                        1                                                   </span></div>
<div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga025ef364c34241696067cbe84797a343"> 5269</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_CONT_SHIFT))&amp;PDB_SC_CONT_MASK) </span></div>
<div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga86e3ec0c9f5ec6d0bbc1ebcf20774b38"> 5270</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_MASK                         (0x03UL &lt;&lt; PDB_SC_MULT_SHIFT)                       </span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaaf1dfea7eddb56850efd85b75d659ef8"> 5271</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_SHIFT                        2                                                   </span></div>
<div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga52e674d4841cbe8d87374deadb69b45f"> 5272</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_MULT_SHIFT))&amp;PDB_SC_MULT_MASK) </span></div>
<div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga153222e454507310871a217b8ede92fd"> 5273</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_MASK                        (0x01UL &lt;&lt; PDB_SC_PDBIE_SHIFT)                      </span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga8632d420c92ec79e08c43f7d3acc79cf"> 5274</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga98dcac8748ba0eeee4470cedcbbd6e8e"> 5275</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBIE_SHIFT))&amp;PDB_SC_PDBIE_MASK) </span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga57cd111abf2b5780daddb6619498ef7a"> 5276</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_MASK                        (0x01UL &lt;&lt; PDB_SC_PDBIF_SHIFT)                      </span></div>
<div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga98ea01f76c8cc1bc944830d4d8387118"> 5277</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga8c8a7204d308d7eca70a024dae1beb11"> 5278</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBIF_SHIFT))&amp;PDB_SC_PDBIF_MASK) </span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga5582f0b88e7ae5e9dcf69f3a859c4470"> 5279</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_MASK                        (0x01UL &lt;&lt; PDB_SC_PDBEN_SHIFT)                      </span></div>
<div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga019fc7af809a6f3945ac3c131b90432a"> 5280</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gad0f2fa62401dff3e7a397fae0eefbcf9"> 5281</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBEN_SHIFT))&amp;PDB_SC_PDBEN_MASK) </span></div>
<div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga8950a99a799e9a49b602a679a64cc2e0"> 5282</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       (0x0FUL &lt;&lt; PDB_SC_TRGSEL_SHIFT)                     </span></div>
<div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gae206861ff2041634f913c44605459167"> 5283</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      8                                                   </span></div>
<div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gad82c5e1b8128b560787b5bdb67a70e5f"> 5284</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_TRGSEL_SHIFT))&amp;PDB_SC_TRGSEL_MASK) </span></div>
<div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga53e475cc672b4e976c7dccc10fe64d74"> 5285</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    (0x07UL &lt;&lt; PDB_SC_PRESCALER_SHIFT)                  </span></div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gae8062c54fb9d63becd95c6e34399b995"> 5286</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   12                                                  </span></div>
<div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga5b7cd747de95052518759e92b7e0f867"> 5287</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PRESCALER_SHIFT))&amp;PDB_SC_PRESCALER_MASK) </span></div>
<div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gae2e04f313df4593c36890e463071fe5b"> 5288</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_MASK                        (0x01UL &lt;&lt; PDB_SC_DMAEN_SHIFT)                      </span></div>
<div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga06b0f6651787dda98baf8953321b101b"> 5289</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       15                                                  </span></div>
<div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaf59f2858467f2c5e5d3a7fb6ec275db1"> 5290</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_DMAEN_SHIFT))&amp;PDB_SC_DMAEN_MASK) </span></div>
<div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaee37e4f669c308f1bfa17462ccbdc44b"> 5291</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       (0x01UL &lt;&lt; PDB_SC_SWTRIG_SHIFT)                     </span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga494cf2eed3e90d588c9d6a79cdb5aaaa"> 5292</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      16                                                  </span></div>
<div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga3115020e410ff99d5a7c5752cacfa394"> 5293</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_SWTRIG_SHIFT))&amp;PDB_SC_SWTRIG_MASK) </span></div>
<div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gadad9b8b56988b977ed415ab18985f9dc"> 5294</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       (0x01UL &lt;&lt; PDB_SC_PDBEIE_SHIFT)                     </span></div>
<div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaa64d610e568a9cafe7d2110a76daf8df"> 5295</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      17                                                  </span></div>
<div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga312af2bced4144186dd31b9f92ef2f8b"> 5296</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBEIE_SHIFT))&amp;PDB_SC_PDBEIE_MASK) </span></div>
<div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga78d77e651e5cc9a5ddeb63fa6ac627af"> 5297</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_MASK                        (0x03UL &lt;&lt; PDB_SC_LDMOD_SHIFT)                      </span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga53a8856bc6371ac178123477526e8249"> 5298</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       18                                                  </span></div>
<div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga6b704d8e041f977dfe02f0288a8e01bd"> 5299</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDMOD_SHIFT))&amp;PDB_SC_LDMOD_MASK) </span></div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MOD Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga9dddc13b37ba4e27c8401dfa56b2173f"> 5301</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_MASK                         (0xFFFFUL &lt;&lt; PDB_MOD_MOD_SHIFT)                     </span></div>
<div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaf224ebff31aea3bd5318f078eccf060e"> 5302</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga6e9107df37db341b8d9f7041561354a1"> 5303</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_MOD_MOD_SHIFT))&amp;PDB_MOD_MOD_MASK) </span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CNT Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga2c5797892b612935a1eb7ba29ea0d202"> 5305</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_MASK                         (0xFFFFUL &lt;&lt; PDB_CNT_CNT_SHIFT)                     </span></div>
<div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga684fc86038c1a05d2ba14aa872e551a6"> 5306</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga7450994c413fd116da0c44f36fd27f2b"> 5307</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_CNT_CNT_SHIFT))&amp;PDB_CNT_CNT_MASK) </span></div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- IDLY Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaa3a9995da0b93a73827d556de3a7f8ec"> 5309</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       (0xFFFFUL &lt;&lt; PDB_IDLY_IDLY_SHIFT)                   </span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga7ce7e734267097f79a8fd2036dc25271"> 5310</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga495ff2eb5cc22dc5cc0585f77eb9c043"> 5311</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_IDLY_IDLY_SHIFT))&amp;PDB_IDLY_IDLY_MASK) </span></div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C1 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga318b4eb1bb609120bed14b19c91ef0c1"> 5313</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_MASK                           (0xFFUL &lt;&lt; PDB_C1_EN_SHIFT)                         </span></div>
<div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga99bd07d734f0e46a718933179b61402b"> 5314</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_SHIFT                          0                                                   </span></div>
<div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gab2ca4b13b2a865c68c2e1505f4b4f13b"> 5315</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_EN_SHIFT))&amp;PDB_C1_EN_MASK) </span></div>
<div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gabc4c3ddddcd8ab8629495457629a560e"> 5316</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_MASK                          (0xFFUL &lt;&lt; PDB_C1_TOS_SHIFT)                        </span></div>
<div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga5f76b81da95cec6cc1dcbd761e48d32f"> 5317</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_SHIFT                         8                                                   </span></div>
<div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gae5c193c9c001f33a49f1ae3c2a11133c"> 5318</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_TOS_SHIFT))&amp;PDB_C1_TOS_MASK) </span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga4e6f86caa6df500cedef06d1638194ca"> 5319</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_MASK                           (0xFFUL &lt;&lt; PDB_C1_BB_SHIFT)                         </span></div>
<div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gadd4b49047fcd1a75374752c012a931d8"> 5320</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_SHIFT                          16                                                  </span></div>
<div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga5e17c540740d6900e1a1184dd0c21e69"> 5321</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_BB_SHIFT))&amp;PDB_C1_BB_MASK) </span></div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- S Bit Fields                             ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga544472023dc6de6708b210d54d64c69c"> 5323</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_MASK                           (0xFFUL &lt;&lt; PDB_S_ERR_SHIFT)                         </span></div>
<div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga3b10142858bded9ff7916076433dbcb6"> 5324</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_SHIFT                          0                                                   </span></div>
<div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gae5f66f6b1c641d52cb706ac11428e11d"> 5325</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_ERR_SHIFT))&amp;PDB_S_ERR_MASK) </span></div>
<div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gabf6ae593f200a1eda316cd9affa9f5b2"> 5326</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_MASK                            (0xFFUL &lt;&lt; PDB_S_CF_SHIFT)                          </span></div>
<div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga17f0097777c1377488f0bf9654021714"> 5327</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_SHIFT                           16                                                  </span></div>
<div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaa9865ff9f9ab4bd805a99b75ee73c7e5"> 5328</a></span>&#160;<span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_CF_SHIFT))&amp;PDB_S_CF_MASK) </span></div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DLY Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga79150887ba3f74efde99b40d3b9c5e44"> 5330</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_MASK                         (0xFFFFUL &lt;&lt; PDB_DLY_DLY_SHIFT)                     </span></div>
<div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga431302f6c6fd1396cbb05844f864d241"> 5331</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga39781873dd40fb95e69b65d323ab49bf"> 5332</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_DLY_DLY_SHIFT))&amp;PDB_DLY_DLY_MASK) </span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- INTC Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga72fcf50548a0ad908e68c9dd67e61c2a"> 5334</a></span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_MASK                        (0x01UL &lt;&lt; PDB_INTC_TOE_SHIFT)                      </span></div>
<div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga48ed5e2759aea8d4b6a4a47f1993cacc"> 5335</a></span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gad19e5e45ebeabbc6a5bd65f68917ebe4"> 5336</a></span>&#160;<span class="preprocessor">#define PDB_INTC_TOE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_INTC_TOE_SHIFT))&amp;PDB_INTC_TOE_MASK) </span></div>
<div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga012fb0606d68eca77a9b15c2b8b8c995"> 5337</a></span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_MASK                        (0x01UL &lt;&lt; PDB_INTC_EXT_SHIFT)                      </span></div>
<div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga94b6fffc0fb61e58e2436696dc674340"> 5338</a></span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaf418115d96a5370c7d5f4ef1364d621e"> 5339</a></span>&#160;<span class="preprocessor">#define PDB_INTC_EXT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_INTC_EXT_SHIFT))&amp;PDB_INTC_EXT_MASK) </span></div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- INT Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga04262fdbd8c3565c23a025cb119f1549"> 5341</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT_MASK                         (0xFFFFUL &lt;&lt; PDB_INT_INT_SHIFT)                     </span></div>
<div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga5b99cf0c9ae2fa2cf6e4200a7e3bf13b"> 5342</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga8b612d1c7684422f1c6b14cd069814ab"> 5343</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_INT_INT_SHIFT))&amp;PDB_INT_INT_MASK) </span></div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- POEN Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gadff2842454cba42f94cc2568cd20df3d"> 5345</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_MASK                       (0xFFUL &lt;&lt; PDB_POEN_POEN_SHIFT)                     </span></div>
<div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga00643f248ccf8b14021f9983f0e32ac8"> 5346</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaf0b83a8c4124b3bdf53e5173d121db0f"> 5347</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POEN_POEN_SHIFT))&amp;PDB_POEN_POEN_MASK) </span></div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PODLY Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga1b7c6a0b290ea82908b74e7b8c2f4009"> 5349</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_MASK                      (0xFFFFUL &lt;&lt; PDB_PODLY_DLY2_SHIFT)                  </span></div>
<div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaa576ed647be6411616c3f6e6d03ab47c"> 5350</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga47e4784ba83a37ab49598af71889500c"> 5351</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY2_SHIFT))&amp;PDB_PODLY_DLY2_MASK) </span></div>
<div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga548246bef07975bd6f1fe0fe5a2c6ef5"> 5352</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_MASK                      (0xFFFFUL &lt;&lt; PDB_PODLY_DLY1_SHIFT)                  </span></div>
<div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga0890f882369124f86428eea14c2eac88"> 5353</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_SHIFT                     16                                                  </span></div>
<div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks___g_r_o_u_p.html#gae6b4c6aa88511e952d5cd0938d11d854"> 5354</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY1_SHIFT))&amp;PDB_PODLY_DLY1_MASK)  </span><span class="comment">/* End group PDB_Register_Masks_GROUP </span></div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;</div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="comment">/* PDB0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html#ga6df083a7e9620b9957008e6edd7eb6b7"> 5360</a></span>&#160;<span class="preprocessor">#define PDB0_BasePtr                   0x40036000UL </span></div>
<div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html#ga91cdd5c74efea207fd5cf60bb271b90c"> 5361</a></span>&#160;<span class="preprocessor">#define PDB0                           ((PDB_Type *) PDB0_BasePtr) </span></div>
<div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html#ga8e197b7c43fd7a0bf1a38caa1918b7b5"> 5362</a></span>&#160;<span class="preprocessor">#define PDB0_BASE_PTR                  (PDB0) </span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group PDB_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;</div>
<div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="comment">/* ================           PIT (file:PIT_4CH_CHAIN)             ================ */</span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;</div>
<div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html"> 5384</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       PIT Structure                                                */</span></div>
<div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#ac2befe5f01ae11bccda33a84cff453b0"> 5385</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_i_t___type.html#ac2befe5f01ae11bccda33a84cff453b0">MCR</a>;                          </div>
<div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#ab61a10e9cae5ef6ac67fa211f425e620"> 5386</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[63];               </div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#a6880c80d3b65e0e5831b72371f607224"> 5388</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_i_t___type.html#a6880c80d3b65e0e5831b72371f607224">LDVAL</a>;                     </div>
<div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#af98efdc8f0866cbaa72e83cfa391cac9"> 5389</a></span>&#160;      <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_p_i_t___type.html#af98efdc8f0866cbaa72e83cfa391cac9">CVAL</a>;                      </div>
<div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#a1efb9476e302dfe00faf684173c5b6ea"> 5390</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_i_t___type.html#a1efb9476e302dfe00faf684173c5b6ea">TCTRL</a>;                     </div>
<div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#af54765dd193a93cd7bddf1eb6b0c30fa"> 5391</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_i_t___type.html#af54765dd193a93cd7bddf1eb6b0c30fa">TFLG</a>;                      </div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;   } CHANNEL[4];                                </div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;} <a class="code" href="struct_p_i_t___type.html">PIT_Type</a>;</div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160; <span class="comment">/* End group PIT_structs_GROUP </span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;</div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="comment">/* -----------     &#39;PIT&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;</div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="comment">/* ------- MCR Bit Fields                           ------ */</span></div>
<div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga8149a0bb21843632dd4528b540480ba7"> 5409</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         (0x01UL &lt;&lt; PIT_MCR_FRZ_SHIFT)                       </span></div>
<div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga500ccd29eaebc20aa853e7bbb23e3c0c"> 5410</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#gab52ff9f5a1c18eee41b58100aa415dfe"> 5411</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_MCR_FRZ_SHIFT))&amp;PIT_MCR_FRZ_MASK) </span></div>
<div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga024258b2c23ff75f3e161e56adbbe733"> 5412</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        (0x01UL &lt;&lt; PIT_MCR_MDIS_SHIFT)                      </span></div>
<div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga7ddcd16550ff71e4ee5ac48022ae6fb6"> 5413</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#gafae73f01b87a4e133c1289e0d09f8de2"> 5414</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_MCR_MDIS_SHIFT))&amp;PIT_MCR_MDIS_MASK) </span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- LDVAL Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#gab7929b3b8a0c170a50f57d97face5365"> 5416</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       (0xFFFFFFFFUL &lt;&lt; PIT_LDVAL_TSV_SHIFT)               </span></div>
<div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga463855d2b42de901bad9bea868f4f48b"> 5417</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga1aa1b498b2c8f1a14d095370a7ddf9a6"> 5418</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK) </span></div>
<div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CVAL Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga2810b877338372cb9b9d944b206c08d3"> 5420</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        (0xFFFFFFFFUL &lt;&lt; PIT_CVAL_TVL_SHIFT)                </span></div>
<div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga28753a1a45034ccd34e052faa3e02ff0"> 5421</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga00291ae8d045c0b0f199d8950c7e453a"> 5422</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK) </span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TCTRL Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga1099670711f996f5fa84e33bbfe794b2"> 5424</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       (0x01UL &lt;&lt; PIT_TCTRL_TEN_SHIFT)                     </span></div>
<div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga0080137ff0378087f08cc12fd10b3e1f"> 5425</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#gaecd36aa22b2758d6c39b6b2df234e3a8"> 5426</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_TCTRL_TEN_SHIFT))&amp;PIT_TCTRL_TEN_MASK) </span></div>
<div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga99639aabcac1d6042d14e7893d00bf67"> 5427</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       (0x01UL &lt;&lt; PIT_TCTRL_TIE_SHIFT)                     </span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#gae21aee9e81741a924c9f2824fbc5775b"> 5428</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#gaa39036db7a5f8baae6f986b5809d054c"> 5429</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_TCTRL_TIE_SHIFT))&amp;PIT_TCTRL_TIE_MASK) </span></div>
<div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga734e2e947c649d50b9ca46405e451c2b"> 5430</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       (0x01UL &lt;&lt; PIT_TCTRL_CHN_SHIFT)                     </span></div>
<div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga9a1c8aa25a05c9b2c9503a003fa8d24d"> 5431</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#gaeab3c9394c0312620a55449b2daeeaf8"> 5432</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_TCTRL_CHN_SHIFT))&amp;PIT_TCTRL_CHN_MASK) </span></div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TFLG Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#ga9de8d708b43c9ca35df26c7b43f09769"> 5434</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        (0x01UL &lt;&lt; PIT_TFLG_TIF_SHIFT)                      </span></div>
<div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#gaf6f5ddca2193ed04bc61bc3e899f5ced"> 5435</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks___g_r_o_u_p.html#gae5a66a0689241a2d1f52b5c989c81b6b"> 5436</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_TFLG_TIF_SHIFT))&amp;PIT_TFLG_TIF_MASK)  </span><span class="comment">/* End group PIT_Register_Masks_GROUP </span></div>
<div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;</div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral__access__layer___g_r_o_u_p.html#gae4d451da20178b6c75cb730c16a9c357"> 5442</a></span>&#160;<span class="preprocessor">#define PIT_BasePtr                    0x40037000UL </span></div>
<div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral__access__layer___g_r_o_u_p.html#gaf181c9e6602b6432a0bf1a9243808968"> 5443</a></span>&#160;<span class="preprocessor">#define PIT                            ((PIT_Type *) PIT_BasePtr) </span></div>
<div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral__access__layer___g_r_o_u_p.html#ga70be45f58402a8e6d2ce4df7b23aa41c"> 5444</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTR                   (PIT) </span></div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group PIT_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;</div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="comment">/* ================           PMC (file:PMC_MK)                    ================ */</span></div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;</div>
<div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html"> 5466</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       PMC Structure                                                */</span></div>
<div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c"> 5467</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_p_m_c___type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c">LVDSC1</a>;                       </div>
<div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#abc2abe9e83245fcd84da5a78bbea23ea"> 5468</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_p_m_c___type.html#abc2abe9e83245fcd84da5a78bbea23ea">LVDSC2</a>;                       </div>
<div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a23fa3c271bf9f25b06221b037553f936"> 5469</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_p_m_c___type.html#a23fa3c271bf9f25b06221b037553f936">REGSC</a>;                        </div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;} <a class="code" href="struct_p_m_c___type.html">PMC_Type</a>;</div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160; <span class="comment">/* End group PMC_structs_GROUP </span></div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;</div>
<div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="comment">/* -----------     &#39;PMC&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;</div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="comment">/* ------- LVDSC1 Bit Fields                        ------ */</span></div>
<div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga777eada2a526d88569a30323e9d3e1d3"> 5486</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     (0x03UL &lt;&lt; PMC_LVDSC1_LVDV_SHIFT)                   </span></div>
<div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#gaaf45daa6de387f93bc57f1218ab17a16"> 5487</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#gae2cf4048ec29cc1a54349d8bc18e27e4"> 5488</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK) </span></div>
<div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#gad771f87e373907e3ef60e5fa31001fad"> 5489</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    (0x01UL &lt;&lt; PMC_LVDSC1_LVDRE_SHIFT)                  </span></div>
<div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga056ca878a20782f5bf65b3be3e98581d"> 5490</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4                                                   </span></div>
<div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga5cb39f8534fc256799aa9e495b5f449d"> 5491</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDRE_SHIFT))&amp;PMC_LVDSC1_LVDRE_MASK) </span></div>
<div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga1e7518c88ea0037d099124a643788363"> 5492</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    (0x01UL &lt;&lt; PMC_LVDSC1_LVDIE_SHIFT)                  </span></div>
<div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga30ca240c9254a7e76123a3cf2bfdc40e"> 5493</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5                                                   </span></div>
<div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#gaca76bd97c7883297f5b00061a1cc0578"> 5494</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDIE_SHIFT))&amp;PMC_LVDSC1_LVDIE_MASK) </span></div>
<div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga65d04677ca16ad916563d6673cb8ecaa"> 5495</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   (0x01UL &lt;&lt; PMC_LVDSC1_LVDACK_SHIFT)                 </span></div>
<div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga56654042b7934ca0e6c51f21db7d1201"> 5496</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6                                                   </span></div>
<div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#gaac6d13822cd8df0c6dcd9538aa820a6b"> 5497</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDACK_SHIFT))&amp;PMC_LVDSC1_LVDACK_MASK) </span></div>
<div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga44ae12d2d3e732cd25a897092a7e9ada"> 5498</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     (0x01UL &lt;&lt; PMC_LVDSC1_LVDF_SHIFT)                   </span></div>
<div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga75efd4534766aaa126efff96d241de61"> 5499</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga9deb83dbe1f7f6415f842750016bd408"> 5500</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDF_SHIFT))&amp;PMC_LVDSC1_LVDF_MASK) </span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- LVDSC2 Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#gaab1198a446bb9b8412589eeb12311666"> 5502</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     (0x03UL &lt;&lt; PMC_LVDSC2_LVWV_SHIFT)                   </span></div>
<div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#gabd2e288b833d9e66c422b814dc7b5f03"> 5503</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga4599ee84bb111c3f42a8613447ca823d"> 5504</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK) </span></div>
<div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga3a9de69524d99d6ec8985d211bc7861d"> 5505</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    (0x01UL &lt;&lt; PMC_LVDSC2_LVWIE_SHIFT)                  </span></div>
<div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#gaf5cb9cf53bade8254aa7749b5eb36eff"> 5506</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5                                                   </span></div>
<div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga48d1cdfca4a7c154993c1e741101a07d"> 5507</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWIE_SHIFT))&amp;PMC_LVDSC2_LVWIE_MASK) </span></div>
<div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga8b0c8bcad4d38e6ff797e9bc3d9db6d7"> 5508</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   (0x01UL &lt;&lt; PMC_LVDSC2_LVWACK_SHIFT)                 </span></div>
<div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga99ad1d373a7be7591a7ee3577bed5374"> 5509</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6                                                   </span></div>
<div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga487c1af0f694e53be64251c1862e8d9c"> 5510</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWACK_SHIFT))&amp;PMC_LVDSC2_LVWACK_MASK) </span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga34187b0598a3e166a457818770a616d4"> 5511</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     (0x01UL &lt;&lt; PMC_LVDSC2_LVWF_SHIFT)                   </span></div>
<div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga8bcfb9fc5fd4a92164b2aa6cdb6db77e"> 5512</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga674f52d0325d911bf7dd91bf47b708f4"> 5513</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWF_SHIFT))&amp;PMC_LVDSC2_LVWF_MASK) </span></div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- REGSC Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga98cf5c98c133e20fb620faa6ca29d98e"> 5515</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      (0x01UL &lt;&lt; PMC_REGSC_BGBE_SHIFT)                    </span></div>
<div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga2e23aa8155158c86fc53ccd8baccf24d"> 5516</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#gafb37a90d087dbf5bc4c3b654e33d6ef7"> 5517</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_BGBE_SHIFT))&amp;PMC_REGSC_BGBE_MASK) </span></div>
<div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#gab830f2c82eef6d0db7caab8ee5689ba6"> 5518</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    (0x01UL &lt;&lt; PMC_REGSC_REGONS_SHIFT)                  </span></div>
<div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga06b4e6d970f2610a635c92bb1270541d"> 5519</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2                                                   </span></div>
<div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga5c4e1173d8cdf7f0318071b77331fb83"> 5520</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_REGONS_SHIFT))&amp;PMC_REGSC_REGONS_MASK) </span></div>
<div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga35ced6f0f133b2d5892bdcba3e0b2832"> 5521</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    (0x01UL &lt;&lt; PMC_REGSC_ACKISO_SHIFT)                  </span></div>
<div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#gad2b9b6ce6aa455e8607fd3c2d1647544"> 5522</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga3267bf5ad24a6ff2fced59c01f98c652"> 5523</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_ACKISO_SHIFT))&amp;PMC_REGSC_ACKISO_MASK) </span></div>
<div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga7e1520a56f4d2675018d5efaa9492f19"> 5524</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      (0x01UL &lt;&lt; PMC_REGSC_BGEN_SHIFT)                    </span></div>
<div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#gab43d258e6864ee3a7a728de1d720f6fe"> 5525</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks___g_r_o_u_p.html#ga2823482fbfe8289abb28701a85bd3539"> 5526</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_BGEN_SHIFT))&amp;PMC_REGSC_BGEN_MASK)  </span><span class="comment">/* End group PMC_Register_Masks_GROUP </span></div>
<div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;</div>
<div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral__access__layer___g_r_o_u_p.html#ga0d2cfac9eba9340259eeb07340d9f5d8"> 5532</a></span>&#160;<span class="preprocessor">#define PMC_BasePtr                    0x4007D000UL </span></div>
<div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral__access__layer___g_r_o_u_p.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 5533</a></span>&#160;<span class="preprocessor">#define PMC                            ((PMC_Type *) PMC_BasePtr) </span></div>
<div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral__access__layer___g_r_o_u_p.html#gaf32df9f1096263f10a5e8978a338b2ac"> 5534</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTR                   (PMC) </span></div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group PMC_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;</div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="comment">/* ================           PORTA (file:PORTA_FILT)              ================ */</span></div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;</div>
<div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html"> 5556</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       PORTA Structure                                              */</span></div>
<div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a1ff5dc350e7bf1f89668d15e100f1dc5"> 5557</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="utilities_8h.html#aad87c34fad28370f4422932705500e87">PCR</a>[32];                      </div>
<div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#ab4eae4ee06e554db6797dbbcf67f9655"> 5558</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_p_o_r_t___type.html#ab4eae4ee06e554db6797dbbcf67f9655">GPCLR</a>;                        </div>
<div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#adb92b388adf5799a5a59817ae6cbf7d1"> 5559</a></span>&#160;   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t  <a class="code" href="struct_p_o_r_t___type.html#adb92b388adf5799a5a59817ae6cbf7d1">GPCHR</a>;                        </div>
<div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a5e7fcb3a6a215bd6213fbbbf89ba7dd7"> 5560</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[6];                </div>
<div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a20069f4ac88fc12066ba90eea8fcbb58"> 5561</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_o_r_t___type.html#a20069f4ac88fc12066ba90eea8fcbb58">ISFR</a>;                         </div>
<div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a9e310d2ee945775e50e929ad41831c8a"> 5562</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED1[7];                </div>
<div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a5fd39916c06d54202f0dc1a50b5e1041"> 5563</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_o_r_t___type.html#a5fd39916c06d54202f0dc1a50b5e1041">DFER</a>;                         </div>
<div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a8d4e0a725169fa8fe22fe55a3d3311a0"> 5564</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_o_r_t___type.html#a8d4e0a725169fa8fe22fe55a3d3311a0">DFCR</a>;                         </div>
<div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#af58c3f35d9f1036282d4e4edabfb77c2"> 5565</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_p_o_r_t___type.html#af58c3f35d9f1036282d4e4edabfb77c2">DFWR</a>;                         </div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;} <a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a>;</div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160; <span class="comment">/* End group PORT_structs_GROUP </span></div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;</div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="comment">/* -----------     &#39;PORTA&#39; Position &amp; Mask macros                       ----------- */</span></div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;</div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="comment">/* ------- PCR Bit Fields                           ------ */</span></div>
<div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga075e53298ec26cb1b463c95b902c39c1"> 5582</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         (0x01UL &lt;&lt; PORT_PCR_PS_SHIFT)                       </span></div>
<div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga7c040fa4d37750af5fef3ea1d0e370a9"> 5583</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gabc7a02f49894ead35ce5d435bd05fb47"> 5584</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PS_SHIFT))&amp;PORT_PCR_PS_MASK) </span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga125482aa2497e8435dac49c039b7fa97"> 5585</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         (0x01UL &lt;&lt; PORT_PCR_PE_SHIFT)                       </span></div>
<div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga18556773988cdd78e363959884dbec46"> 5586</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1                                                   </span></div>
<div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gaa149bd9cd83aa17c213a827f9482a913"> 5587</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PE_SHIFT))&amp;PORT_PCR_PE_MASK) </span></div>
<div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga9cdf02a7b160ee528de8e18aad2cae60"> 5588</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        (0x01UL &lt;&lt; PORT_PCR_SRE_SHIFT)                      </span></div>
<div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga87657ecdc18eb5b344d4e399a3a2fb70"> 5589</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga0b115d46762f17530e67c2caeeca89b7"> 5590</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_SRE_SHIFT))&amp;PORT_PCR_SRE_MASK) </span></div>
<div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga7f1f5c3812018f9ed4d84a187146ba91"> 5591</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        (0x01UL &lt;&lt; PORT_PCR_PFE_SHIFT)                      </span></div>
<div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gae7d057ebd3218784fca57f55a85f2d29"> 5592</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga6aaad9480435ab627b88723f45b5c133"> 5593</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PFE_SHIFT))&amp;PORT_PCR_PFE_MASK) </span></div>
<div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gacbe19f0087a51a8c26c51838b7a555d2"> 5594</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_MASK                        (0x01UL &lt;&lt; PORT_PCR_ODE_SHIFT)                      </span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gac4871a3c3a20a51a3a57131d34e427e0"> 5595</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga098fe406e2291f75306796cba6723c64"> 5596</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ODE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_ODE_SHIFT))&amp;PORT_PCR_ODE_MASK) </span></div>
<div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gae1c37b9f66e58bd80e7764232fd05cee"> 5597</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        (0x01UL &lt;&lt; PORT_PCR_DSE_SHIFT)                      </span></div>
<div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga00ae08038ade5432d0240666658d8867"> 5598</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga991775ce627dd1e581bdaf4508239240"> 5599</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_DSE_SHIFT))&amp;PORT_PCR_DSE_MASK) </span></div>
<div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga0feec5fc6b285b83c573f913c74e5c41"> 5600</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        (0x07UL &lt;&lt; PORT_PCR_MUX_SHIFT)                      </span></div>
<div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gaa39e1cfed4df3797e4f1d141adab8776"> 5601</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a"> 5602</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK) </span></div>
<div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga671e65e4960f3b103af68881ae99d85a"> 5603</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_MASK                         (0x01UL &lt;&lt; PORT_PCR_LK_SHIFT)                       </span></div>
<div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga72ad78bf008f1968310a8abcd09b29ea"> 5604</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_SHIFT                        15                                                  </span></div>
<div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga5f123e184e353c326b8adde502469e78"> 5605</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_LK_SHIFT))&amp;PORT_PCR_LK_MASK) </span></div>
<div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gabaef70d886fda0a7da8e862308bf5909"> 5606</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       (0x0FUL &lt;&lt; PORT_PCR_IRQC_SHIFT)                     </span></div>
<div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga0bda43cd85ca4d5df17f12a193937d81"> 5607</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16                                                  </span></div>
<div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga7e6b6f68db9e76cf6fa34774c9b9b8f9"> 5608</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK) </span></div>
<div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga154d9308c2ab5b6a78ab04d9f3b08879"> 5609</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        (0x01UL &lt;&lt; PORT_PCR_ISF_SHIFT)                      </span></div>
<div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga5fbf95753704fb1d71da88299c11105e"> 5610</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24                                                  </span></div>
<div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga88858366faa5d54510cb5c081289c075"> 5611</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_ISF_SHIFT))&amp;PORT_PCR_ISF_MASK) </span></div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- GPCLR Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gaa7e4a890e9d09d85279889ce3ecb0044"> 5613</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     (0xFFFFUL &lt;&lt; PORT_GPCLR_GPWD_SHIFT)                 </span></div>
<div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gaafacaac0aa215f596b947609857d6491"> 5614</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gae13a63b19950557e19c9a884f3d3b77a"> 5615</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK) </span></div>
<div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga49c4160370859546837be80a2eed1365"> 5616</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     (0xFFFFUL &lt;&lt; PORT_GPCLR_GPWE_SHIFT)                 </span></div>
<div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga340d6aadd9516b3cac26187b014ce9d3"> 5617</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16                                                  </span></div>
<div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74"> 5618</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK) </span></div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- GPCHR Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga4f288d1140184d41384f459c263d6e63"> 5620</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     (0xFFFFUL &lt;&lt; PORT_GPCHR_GPWD_SHIFT)                 </span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gab4464bb98b737fbf75d42682fef3c09c"> 5621</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga47cddb6551f05cf4810b6f7d96084540"> 5622</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK) </span></div>
<div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga5e60b77e9d69fc09654c8034e31df7b5"> 5623</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     (0xFFFFUL &lt;&lt; PORT_GPCHR_GPWE_SHIFT)                 </span></div>
<div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gacbc69d159ff1e697736d296bbc95566d"> 5624</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16                                                  </span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gac451ecefadd3d10c690199acf0540d6f"> 5625</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK) </span></div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ISFR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="comment">/* ------- DFER Bit Fields                          ------ */</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="comment">/* ------- DFCR Bit Fields                          ------ */</span></div>
<div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gadc66969dfb648b725cd30df406f7a2f9"> 5629</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_MASK                        (0x01UL &lt;&lt; PORT_DFCR_CS_SHIFT)                      </span></div>
<div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gac739bd97cc0b19198e8daa335c984500"> 5630</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga3cf2c4c253ca645f6c93c5f2237a88c3"> 5631</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFCR_CS_SHIFT))&amp;PORT_DFCR_CS_MASK) </span></div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DFWR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gaf2f0bbe1dea504156dce840fdcb94b74"> 5633</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_MASK                      (0x1FUL &lt;&lt; PORT_DFWR_FILT_SHIFT)                    </span></div>
<div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga9045bd83bc548178d057bf4916c8fe08"> 5634</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gad79add2c6df026fd06198143aa198c99"> 5635</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFWR_FILT_SHIFT))&amp;PORT_DFWR_FILT_MASK)  </span><span class="comment">/* End group PORT_Register_Masks_GROUP </span></div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;</div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="comment">/* PORTA - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6"> 5641</a></span>&#160;<span class="preprocessor">#define PORTA_BasePtr                  0x40049000UL </span></div>
<div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 5642</a></span>&#160;<span class="preprocessor">#define PORTA                          ((PORT_Type *) PORTA_BasePtr) </span></div>
<div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa18ec7594fe603225220ec6eda4a19ce"> 5643</a></span>&#160;<span class="preprocessor">#define PORTA_BASE_PTR                 (PORTA) </span></div>
<div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group PORT_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;</div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="comment">/* ================           PORTB (derived from PORTA)           ================ */</span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;</div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="comment">/* PORTB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431"> 5662</a></span>&#160;<span class="preprocessor">#define PORTB_BasePtr                  0x4004A000UL </span></div>
<div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 5663</a></span>&#160;<span class="preprocessor">#define PORTB                          ((PORT_Type *) PORTB_BasePtr) </span></div>
<div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga585b4782d1ceb44492289af0019480f9"> 5664</a></span>&#160;<span class="preprocessor">#define PORTB_BASE_PTR                 (PORTB) </span></div>
<div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group PORT_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;</div>
<div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="comment">/* ================           PORTC (derived from PORTA)           ================ */</span></div>
<div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;</div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="comment">/* PORTC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a"> 5683</a></span>&#160;<span class="preprocessor">#define PORTC_BasePtr                  0x4004B000UL </span></div>
<div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga68fea88642279a70246e026e7221b0a5"> 5684</a></span>&#160;<span class="preprocessor">#define PORTC                          ((PORT_Type *) PORTC_BasePtr) </span></div>
<div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga03c740cdda17711afafc932723871474"> 5685</a></span>&#160;<span class="preprocessor">#define PORTC_BASE_PTR                 (PORTC) </span></div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group PORT_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;</div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="comment">/* ================           PORTD (derived from PORTA)           ================ */</span></div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;</div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="comment">/* PORTD - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28"> 5704</a></span>&#160;<span class="preprocessor">#define PORTD_BasePtr                  0x4004C000UL </span></div>
<div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga3e6a2517db4f9cb7c9037adf0aefe79b"> 5705</a></span>&#160;<span class="preprocessor">#define PORTD                          ((PORT_Type *) PORTD_BasePtr) </span></div>
<div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7f5a263751543810ebfdbde278383276"> 5706</a></span>&#160;<span class="preprocessor">#define PORTD_BASE_PTR                 (PORTD) </span></div>
<div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group PORT_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;</div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="comment">/* ================           PORTE (derived from PORTA)           ================ */</span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;</div>
<div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="comment">/* PORTE - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa058df75fcf9d9e475ea555d7ab516c5"> 5725</a></span>&#160;<span class="preprocessor">#define PORTE_BasePtr                  0x4004D000UL </span></div>
<div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7e2386d3b1084b5b875ae3696f550ba9"> 5726</a></span>&#160;<span class="preprocessor">#define PORTE                          ((PORT_Type *) PORTE_BasePtr) </span></div>
<div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab166fe285bbb15b52de610f408fe25d3"> 5727</a></span>&#160;<span class="preprocessor">#define PORTE_BASE_PTR                 (PORTE) </span></div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group PORT_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;</div>
<div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="comment">/* ================           RCM (file:RCM_MK10D5)                ================ */</span></div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;</div>
<div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html"> 5749</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       RCM Structure                                                */</span></div>
<div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a9e4e331c458808ec57a393932bf91e65"> 5750</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_r_c_m___type.html#a9e4e331c458808ec57a393932bf91e65">SRS0</a>;                         </div>
<div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a44780e402b18ebbbaec13d5a3694e523"> 5751</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_r_c_m___type.html#a44780e402b18ebbbaec13d5a3694e523">SRS1</a>;                         </div>
<div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#ae3e38ca9aead75a07666ed68433d0811"> 5752</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t  <a class="code" href="struct_r_c_m___type.html#ae3e38ca9aead75a07666ed68433d0811">RESERVED0</a>;                   </div>
<div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#ad0261f1d5010d46de000a3a9714b4c6d"> 5753</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_r_c_m___type.html#ad0261f1d5010d46de000a3a9714b4c6d">RPFC</a>;                         </div>
<div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a449e78f6ff13d0f186b722a140027d6b"> 5754</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_r_c_m___type.html#a449e78f6ff13d0f186b722a140027d6b">RPFW</a>;                         </div>
<div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a139d9c28436cda5bf548be330d4bf6b5"> 5755</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_r_c_m___type.html#a139d9c28436cda5bf548be330d4bf6b5">RESERVED1</a>;                   </div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a546abcdcfe7309b51a89ae73612a02a0"> 5756</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_r_c_m___type.html#a546abcdcfe7309b51a89ae73612a02a0">MR</a>;                           </div>
<div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;} <a class="code" href="struct_r_c_m___type.html">RCM_Type</a>;</div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160; <span class="comment">/* End group RCM_structs_GROUP </span></div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;</div>
<div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="comment">/* -----------     &#39;RCM&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;</div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="comment">/* ------- SRS0 Bit Fields                          ------ */</span></div>
<div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gacdeb6976064d599d6cd063b26a25dbda"> 5773</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     (0x01UL &lt;&lt; RCM_SRS0_WAKEUP_SHIFT)                   </span></div>
<div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga2e140fc50106a6145cffe4b72671bbc2"> 5774</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gaf1b4c911a4eb41127e9866208f3527c7"> 5775</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_WAKEUP_SHIFT))&amp;RCM_SRS0_WAKEUP_MASK) </span></div>
<div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga4de74187b3bcc5b40a526b3ab5afda88"> 5776</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_MASK                        (0x01UL &lt;&lt; RCM_SRS0_LVD_SHIFT)                      </span></div>
<div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gad3f4cb02d84182ddd0933dc93e1ec4ba"> 5777</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga5d394aa5b2a91b5963648d6d33a15411"> 5778</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_LVD_SHIFT))&amp;RCM_SRS0_LVD_MASK) </span></div>
<div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga0983314adae781518e2481ae518e14d8"> 5779</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_MASK                        (0x01UL &lt;&lt; RCM_SRS0_LOC_SHIFT)                      </span></div>
<div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga87c1e113b052d6c10c450973efa74eb7"> 5780</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga7bf82026e976cd65600f81bd5438e475"> 5781</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_LOC_SHIFT))&amp;RCM_SRS0_LOC_MASK) </span></div>
<div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga0db6908ad880d9f7fd190fbb6922adda"> 5782</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_MASK                        (0x01UL &lt;&lt; RCM_SRS0_LOL_SHIFT)                      </span></div>
<div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga95ccd3811dd00bd56b397939db9b248d"> 5783</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gaa06c5b61ce671af9b09387f301701df0"> 5784</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_LOL_SHIFT))&amp;RCM_SRS0_LOL_MASK) </span></div>
<div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gad203634bcb298bf54a3d5cce5c378a7e"> 5785</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       (0x01UL &lt;&lt; RCM_SRS0_WDOG_SHIFT)                     </span></div>
<div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gac989a90d61cdfb7e612c212a3f6d06d8"> 5786</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      5                                                   </span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga3fcc4adf18ac9fce24a75a51e11853b2"> 5787</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_WDOG_SHIFT))&amp;RCM_SRS0_WDOG_MASK) </span></div>
<div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gab94707d2e91618c8c803dfa2d8df4e7b"> 5788</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_MASK                        (0x01UL &lt;&lt; RCM_SRS0_PIN_SHIFT)                      </span></div>
<div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga1c1ae6946300c9f33bf5575d45d2b862"> 5789</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga01275058684ccfde7a61e741061ba7e8"> 5790</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_PIN_SHIFT))&amp;RCM_SRS0_PIN_MASK) </span></div>
<div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gad172e7645b5b6a0c5a2ff91db3087f7e"> 5791</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_MASK                        (0x01UL &lt;&lt; RCM_SRS0_POR_SHIFT)                      </span></div>
<div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga98b995f8d56d338b315d6750072474ff"> 5792</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga8af82fba8382caacead43eddbaae9f1c"> 5793</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_POR_SHIFT))&amp;RCM_SRS0_POR_MASK) </span></div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SRS1 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga636e5479adb4c5dba899a740ca14af5f"> 5795</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_JTAG_MASK                       (0x01UL &lt;&lt; RCM_SRS1_JTAG_SHIFT)                     </span></div>
<div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga1184957c2244e1d98aed4a802ca8534d"> 5796</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_JTAG_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gaa58d3221f9fba8f3b3dbb35f2ae310fc"> 5797</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_JTAG(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_JTAG_SHIFT))&amp;RCM_SRS1_JTAG_MASK) </span></div>
<div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga4f7c4ce64c13c55fc0c7aaea3a702a03"> 5798</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     (0x01UL &lt;&lt; RCM_SRS1_LOCKUP_SHIFT)                   </span></div>
<div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga71f857503a2b2d2e0c30d4762e89a8d8"> 5799</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    1                                                   </span></div>
<div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga3f79a81c77e80752d0fed127cee7eb3f"> 5800</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_LOCKUP_SHIFT))&amp;RCM_SRS1_LOCKUP_MASK) </span></div>
<div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga72f541acd2a0992ad0d1d089c694ad5f"> 5801</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_MASK                         (0x01UL &lt;&lt; RCM_SRS1_SW_SHIFT)                       </span></div>
<div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga7e554c1ae96dae684fbc81204283f86c"> 5802</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        2                                                   </span></div>
<div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga36b91894a31fac3176c85c742e21fda3"> 5803</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_SW_SHIFT))&amp;RCM_SRS1_SW_MASK) </span></div>
<div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga6af4d8ed2135b602de575373f22b1af8"> 5804</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     (0x01UL &lt;&lt; RCM_SRS1_MDM_AP_SHIFT)                   </span></div>
<div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga91611da7546b27a939e92926f378229f"> 5805</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    3                                                   </span></div>
<div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga2e9238a5208d08d3f22f20dc0e512629"> 5806</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_MDM_AP_SHIFT))&amp;RCM_SRS1_MDM_AP_MASK) </span></div>
<div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gaaff7d7a53676535a98915b174b862435"> 5807</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_EZPT_MASK                       (0x01UL &lt;&lt; RCM_SRS1_EZPT_SHIFT)                     </span></div>
<div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga709ca27033c866f17c9e80ccf6df88b6"> 5808</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_EZPT_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga3923db948feecbb98cf1a34558b55cfd"> 5809</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_EZPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_EZPT_SHIFT))&amp;RCM_SRS1_EZPT_MASK) </span></div>
<div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gaa09459c8ed6200a5828221f9d15656d3"> 5810</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    (0x01UL &lt;&lt; RCM_SRS1_SACKERR_SHIFT)                  </span></div>
<div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gab30a0b3f954edb8a480649686bd208fb"> 5811</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   5                                                   </span></div>
<div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga3cc2a42f8139fea40cc153345c0deed9"> 5812</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_SACKERR_SHIFT))&amp;RCM_SRS1_SACKERR_MASK) </span></div>
<div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RPFC Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga36e0fc448dc94b90314dd6dd2dd41763"> 5814</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  (0x03UL &lt;&lt; RCM_RPFC_RSTFLTSRW_SHIFT)                </span></div>
<div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gad869b7629ba10023abe459d7293fd281"> 5815</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga9e84ee177022331e8509773374670eca"> 5816</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSRW_SHIFT))&amp;RCM_RPFC_RSTFLTSRW_MASK) </span></div>
<div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#gadfb0f8132fbbc978c9756a2adfbf2ed0"> 5817</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   (0x01UL &lt;&lt; RCM_RPFC_RSTFLTSS_SHIFT)                 </span></div>
<div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga4c39eb26fa537bf5e4e6b0ea82ffaeb2"> 5818</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  2                                                   </span></div>
<div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga56fcda592bc39cd3784fa6a65e8ae686"> 5819</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSS_SHIFT))&amp;RCM_RPFC_RSTFLTSS_MASK) </span></div>
<div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RPFW Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga60f29f78d245476ae9716d81b5728739"> 5821</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  (0x1FUL &lt;&lt; RCM_RPFW_RSTFLTSEL_SHIFT)                </span></div>
<div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga489d9757284af48af000b769d36bf21a"> 5822</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga2b2127fc8187199672452ef9f62f6a89"> 5823</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFW_RSTFLTSEL_SHIFT))&amp;RCM_RPFW_RSTFLTSEL_MASK) </span></div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MR Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga16d5d09d05454765c2097d0728ba9494"> 5825</a></span>&#160;<span class="preprocessor">#define RCM_MR_EZP_MS_MASK                       (0x01UL &lt;&lt; RCM_MR_EZP_MS_SHIFT)                     </span></div>
<div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga3fd9237201ed39d58be104c022385815"> 5826</a></span>&#160;<span class="preprocessor">#define RCM_MR_EZP_MS_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks___g_r_o_u_p.html#ga7ec2d71163dc6a73e1e38a7fbd9ef8d7"> 5827</a></span>&#160;<span class="preprocessor">#define RCM_MR_EZP_MS(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_MR_EZP_MS_SHIFT))&amp;RCM_MR_EZP_MS_MASK)  </span><span class="comment">/* End group RCM_Register_Masks_GROUP </span></div>
<div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;</div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral__access__layer___g_r_o_u_p.html#ga949a019d4f80cbaf3b2d647013d4b1bb"> 5833</a></span>&#160;<span class="preprocessor">#define RCM_BasePtr                    0x4007F000UL </span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral__access__layer___g_r_o_u_p.html#gaa5c5e6af3b266654facbd52caa0b8874"> 5834</a></span>&#160;<span class="preprocessor">#define RCM                            ((RCM_Type *) RCM_BasePtr) </span></div>
<div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral__access__layer___g_r_o_u_p.html#ga25ab3aa8d593d455ed36a52c77f88234"> 5835</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTR                   (RCM) </span></div>
<div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group RCM_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;</div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="comment">/* ================           RFSYS (file:RFSYS_0)                 ================ */</span></div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;</div>
<div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="struct_r_f_s_y_s___type.html"> 5857</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       RFSYS Structure                                              */</span></div>
<div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="struct_r_f_s_y_s___type.html#a719abe510d5195a99b7bab79ef891e3e"> 5858</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  REG[8];                       </div>
<div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;} <a class="code" href="struct_r_f_s_y_s___type.html">RFSYS_Type</a>;</div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160; <span class="comment">/* End group RFSYS_structs_GROUP </span></div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;</div>
<div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="comment">/* -----------     &#39;RFSYS&#39; Position &amp; Mask macros                       ----------- */</span></div>
<div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;</div>
<div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="comment">/* ------- REG Bit Fields                           ------ */</span></div>
<div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html#ga2fe64579aaef18ce266e3d6c316d3241"> 5875</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_MASK                        (0xFFUL &lt;&lt; RFSYS_REG_LL_SHIFT)                      </span></div>
<div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html#gaab45c60c0a8e5edb59537ee2bcb2bbcf"> 5876</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html#gaf197b94e2d03011c483dee604724cfda"> 5877</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LL_SHIFT))&amp;RFSYS_REG_LL_MASK) </span></div>
<div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html#ga9f8ddcb45324c34fd2d19417b8b13d11"> 5878</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_MASK                        (0xFFUL &lt;&lt; RFSYS_REG_LH_SHIFT)                      </span></div>
<div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html#gabe96c857aab7668805c1fb3ea46693bf"> 5879</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html#ga9b8cd1814fd5957849b91bfd1bdf6ac6"> 5880</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LH_SHIFT))&amp;RFSYS_REG_LH_MASK) </span></div>
<div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html#ga063f595b6c7267627c96048590611cc1"> 5881</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_MASK                        (0xFFUL &lt;&lt; RFSYS_REG_HL_SHIFT)                      </span></div>
<div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html#gabc34a2d1963a697d1a773a8981a063f5"> 5882</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_SHIFT                       16                                                  </span></div>
<div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html#gaea8beedf47675b6b2c630526a03d90e5"> 5883</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HL_SHIFT))&amp;RFSYS_REG_HL_MASK) </span></div>
<div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html#gae1fb55483b3d79a2e74d0c1ad4e57d51"> 5884</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_MASK                        (0xFFUL &lt;&lt; RFSYS_REG_HH_SHIFT)                      </span></div>
<div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html#gae78b067bd28db1d0ff57015f300312fb"> 5885</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_SHIFT                       24                                                  </span></div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks___g_r_o_u_p.html#ga9724177c60594bb3a22f13e9ef7de07c"> 5886</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HH_SHIFT))&amp;RFSYS_REG_HH_MASK)  </span><span class="comment">/* End group RFSYS_Register_Masks_GROUP </span></div>
<div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;</div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="comment">/* RFSYS - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral__access__layer___g_r_o_u_p.html#gae607f26b0cda4fceedcef79e3d96a5ba"> 5892</a></span>&#160;<span class="preprocessor">#define RFSYS_BasePtr                  0x40041000UL </span></div>
<div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral__access__layer___g_r_o_u_p.html#ga83a5a75f5421c69ce93437b8be3c1144"> 5893</a></span>&#160;<span class="preprocessor">#define RFSYS                          ((RFSYS_Type *) RFSYS_BasePtr) </span></div>
<div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral__access__layer___g_r_o_u_p.html#ga2dab66eae1abcaf22879dbce661ea2fa"> 5894</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_PTR                 (RFSYS) </span></div>
<div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group RFSYS_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;</div>
<div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="comment">/* ================           RFVBAT (file:RFVBAT_0)               ================ */</span></div>
<div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;</div>
<div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="struct_r_f_v_b_a_t___type.html"> 5916</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       RFVBAT Structure                                             */</span></div>
<div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="struct_r_f_v_b_a_t___type.html#ac32e3d68a4607703a117bd12b6e87f8b"> 5917</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  REG[8];                       </div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;} <a class="code" href="struct_r_f_v_b_a_t___type.html">RFVBAT_Type</a>;</div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160; <span class="comment">/* End group RFVBAT_structs_GROUP </span></div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;</div>
<div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="comment">/* -----------     &#39;RFVBAT&#39; Position &amp; Mask macros                      ----------- */</span></div>
<div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;</div>
<div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="comment">/* ------- REG Bit Fields                           ------ */</span></div>
<div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html#gac055aaeebf0ff5200e7b3703d6a6ed73"> 5934</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_MASK                       (0xFFUL &lt;&lt; RFVBAT_REG_LL_SHIFT)                     </span></div>
<div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html#ga77fdef5edef0e9e20236761366ed3fbb"> 5935</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html#ga0e8446d5980a8863f4d5f0be690e78a3"> 5936</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LL_SHIFT))&amp;RFVBAT_REG_LL_MASK) </span></div>
<div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html#gaac2f9a56be08c02d917e25d2160bb25d"> 5937</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH_MASK                       (0xFFUL &lt;&lt; RFVBAT_REG_LH_SHIFT)                     </span></div>
<div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html#ga274af8b911ddd78c1ce6df899ad83cbd"> 5938</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH_SHIFT                      8                                                   </span></div>
<div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html#ga016bf338b7050742a030ffe81d9be9a4"> 5939</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LH_SHIFT))&amp;RFVBAT_REG_LH_MASK) </span></div>
<div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html#gae0f69a55f5feaf1e41b317aaa17780fe"> 5940</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL_MASK                       (0xFFUL &lt;&lt; RFVBAT_REG_HL_SHIFT)                     </span></div>
<div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html#ga069a18ff685d5c1e8e48acc77454bf70"> 5941</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL_SHIFT                      16                                                  </span></div>
<div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html#gade785dbcefc44dd4be0a7a423e05affb"> 5942</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HL_SHIFT))&amp;RFVBAT_REG_HL_MASK) </span></div>
<div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html#gad2932f13b6d26fa7ccb982b9cffcd184"> 5943</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH_MASK                       (0xFFUL &lt;&lt; RFVBAT_REG_HH_SHIFT)                     </span></div>
<div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html#gae67376345507e381e7f56f8bae49359c"> 5944</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH_SHIFT                      24                                                  </span></div>
<div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks___g_r_o_u_p.html#gad544c6138476e4e13e072614ac354d2c"> 5945</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HH_SHIFT))&amp;RFVBAT_REG_HH_MASK)  </span><span class="comment">/* End group RFVBAT_Register_Masks_GROUP </span></div>
<div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;</div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="comment">/* RFVBAT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral__access__layer___g_r_o_u_p.html#ga46caf7fb5f607b7692ef713ecb6ab572"> 5951</a></span>&#160;<span class="preprocessor">#define RFVBAT_BasePtr                 0x4003E000UL </span></div>
<div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral__access__layer___g_r_o_u_p.html#gac2c2895b56604565c1deab90aedbf1a4"> 5952</a></span>&#160;<span class="preprocessor">#define RFVBAT                         ((RFVBAT_Type *) RFVBAT_BasePtr) </span></div>
<div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral__access__layer___g_r_o_u_p.html#ga5b6418d9be20f84b2190ccf6134b7ba3"> 5953</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE_PTR                (RFVBAT) </span></div>
<div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group RFVBAT_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;</div>
<div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="comment">/* ================           RTC (file:RTC_TAMPER_WPON)           ================ */</span></div>
<div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;</div>
<div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html"> 5975</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       RTC Structure                                                */</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6"> 5976</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6">TSR</a>;                          </div>
<div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806"> 5977</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806">TPR</a>;                          </div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26"> 5978</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26">TAR</a>;                          </div>
<div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17"> 5979</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17">TCR</a>;                          </div>
<div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e"> 5980</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e">CR</a>;                           </div>
<div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6"> 5981</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6">SR</a>;                           </div>
<div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05"> 5982</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05">LR</a>;                           </div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8"> 5983</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">IER</a>;                          </div>
<div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a0f83ad134a378a77827fd8c62fa0eb1a"> 5984</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_r_t_c___type.html#a0f83ad134a378a77827fd8c62fa0eb1a">TTSR</a>;                         </div>
<div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a9260e1d7ecbccf932ec71e96566084d9"> 5985</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a9260e1d7ecbccf932ec71e96566084d9">MER</a>;                          </div>
<div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a23f22494c7d36c64fa2cfaf9507945c7"> 5986</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a23f22494c7d36c64fa2cfaf9507945c7">MCLR</a>;                         </div>
<div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ac7b1977fa2a5f4867ba8d2868ad70348"> 5987</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#ac7b1977fa2a5f4867ba8d2868ad70348">MCHR</a>;                         </div>
<div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#aa2cac79c404919d180e41060508190ac"> 5988</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[500];              </div>
<div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a701400edb86bacaa5c19309a90013cc6"> 5989</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a701400edb86bacaa5c19309a90013cc6">WAR</a>;                          </div>
<div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ab35b8ebf2d7d05ced0f5d5cc61ac71af"> 5990</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#ab35b8ebf2d7d05ced0f5d5cc61ac71af">RAR</a>;                          </div>
<div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;} <a class="code" href="struct_r_t_c___type.html">RTC_Type</a>;</div>
<div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160; <span class="comment">/* End group RTC_structs_GROUP </span></div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;</div>
<div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="comment">/* -----------     &#39;RTC&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;</div>
<div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="comment">/* ------- TSR Bit Fields                           ------ */</span></div>
<div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga9a0f8842e8262ca176fcf028982153af"> 6007</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         (0xFFFFFFFFUL &lt;&lt; RTC_TSR_TSR_SHIFT)                 </span></div>
<div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gad0476d1e39a866b5b5ba4728b55e258a"> 6008</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga0265b25e77883b6b0cb056ab697b5bc6"> 6009</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK) </span></div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TPR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga2682f687fa561be2f002fc574d48cc79"> 6011</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         (0xFFFFUL &lt;&lt; RTC_TPR_TPR_SHIFT)                     </span></div>
<div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga624a290f73478b3ca2687ac49cc78fb2"> 6012</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gac2c160abce9b85ad4d9386f0dd8c31ea"> 6013</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK) </span></div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TAR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga649a76416ad00079054bd866565dada2"> 6015</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         (0xFFFFFFFFUL &lt;&lt; RTC_TAR_TAR_SHIFT)                 </span></div>
<div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga9ec8791d91dc36f0f59a7705988f7278"> 6016</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga02ce5bc2603bebe1356ce961142f6700"> 6017</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK) </span></div>
<div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TCR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga48a96d1de8db1993bfac3ca9d6bdb227"> 6019</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         (0xFFUL &lt;&lt; RTC_TCR_TCR_SHIFT)                       </span></div>
<div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga0d8bc8c79b8010b8ebb94562428713fe"> 6020</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaca21d09697f88aef5b056c81daaa8445"> 6021</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK) </span></div>
<div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga8f198d1dbc7427e1dfabdc4e9f53f8e2"> 6022</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         (0xFFUL &lt;&lt; RTC_TCR_CIR_SHIFT)                       </span></div>
<div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga4b8c9ecf8ed798b8c0173ce122874c5e"> 6023</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8                                                   </span></div>
<div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga2425cc5a6f775938d0c0aa5448b96b05"> 6024</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK) </span></div>
<div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga920f92da02ac0a6ae0931645600e2405"> 6025</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         (0xFFUL &lt;&lt; RTC_TCR_TCV_SHIFT)                       </span></div>
<div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga6bcbafe57cdb430da5ee6902e0bcb224"> 6026</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16                                                  </span></div>
<div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaa8994c74539b06641e723be00af76459"> 6027</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK) </span></div>
<div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga788e49f72c48b3c98794b49e27337c64"> 6028</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         (0xFFUL &lt;&lt; RTC_TCR_CIC_SHIFT)                       </span></div>
<div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga84c801695fa1e344e7b2c8e6568cb7c8"> 6029</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24                                                  </span></div>
<div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga650d1b34ad6d46090befda0296b4fe3f"> 6030</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK) </span></div>
<div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CR Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga114a670a6ac2782bd777ea33e4395059"> 6032</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          (0x01UL &lt;&lt; RTC_CR_SWR_SHIFT)                        </span></div>
<div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gac0a88898cc6e1686b54a99e3a6fe759d"> 6033</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0                                                   </span></div>
<div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga75b1e929441d00749e93c9d4b60e3740"> 6034</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SWR_SHIFT))&amp;RTC_CR_SWR_MASK) </span></div>
<div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gade2b0c86902f83d7674c10e3a7923f80"> 6035</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          (0x01UL &lt;&lt; RTC_CR_WPE_SHIFT)                        </span></div>
<div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga319f4682f30aed777eecac4c09a96223"> 6036</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1                                                   </span></div>
<div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaf4b3b342ecd1384206e26ccf17dc8e3c"> 6037</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_WPE_SHIFT))&amp;RTC_CR_WPE_MASK) </span></div>
<div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga762afd0d0e0bbc08b631a10c45222797"> 6038</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          (0x01UL &lt;&lt; RTC_CR_SUP_SHIFT)                        </span></div>
<div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gacf42f5f0dc8f3939de4131b7b63d0dc2"> 6039</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2                                                   </span></div>
<div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga77d71ad1346f9dce80d00209745c3d6a"> 6040</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SUP_SHIFT))&amp;RTC_CR_SUP_MASK) </span></div>
<div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gae071fafa245264dd485258198b7fcf8a"> 6041</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           (0x01UL &lt;&lt; RTC_CR_UM_SHIFT)                         </span></div>
<div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga71fb55b262a9f0aac1777b4115a1bfa7"> 6042</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3                                                   </span></div>
<div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab5d567fd2b557c6cd3568c1713b19709"> 6043</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_UM_SHIFT))&amp;RTC_CR_UM_MASK) </span></div>
<div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga1517078d0ce615b7feb94ef57b28e4c8"> 6044</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         (0x01UL &lt;&lt; RTC_CR_OSCE_SHIFT)                       </span></div>
<div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga9d52da825519dde1888921fb1b5e096d"> 6045</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8                                                   </span></div>
<div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gac9e4be8e9ff1ae8615f97944825bd035"> 6046</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_OSCE_SHIFT))&amp;RTC_CR_OSCE_MASK) </span></div>
<div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga4c9ab830040b30f5ebc3e21f357e3d58"> 6047</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         (0x01UL &lt;&lt; RTC_CR_CLKO_SHIFT)                       </span></div>
<div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga0c53e02399574c63f5015cef513dddff"> 6048</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9                                                   </span></div>
<div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga227514fe8e96217ffd352795835630d0"> 6049</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CLKO_SHIFT))&amp;RTC_CR_CLKO_MASK) </span></div>
<div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab961e39f1991d98225d25043e5997538"> 6050</a></span>&#160;<span class="preprocessor">#define RTC_CR_SCP_MASK                          (0x0FUL &lt;&lt; RTC_CR_SCP_SHIFT)                        </span></div>
<div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga139810d5fbb2be324f4f542f925d6069"> 6051</a></span>&#160;<span class="preprocessor">#define RTC_CR_SCP_SHIFT                         10                                                  </span></div>
<div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaefa960bdff7de6d8b29e80f44aadaed1"> 6052</a></span>&#160;<span class="preprocessor">#define RTC_CR_SCP(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SCP_SHIFT))&amp;RTC_CR_SCP_MASK) </span></div>
<div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga885a0abaf0aeae2525406950542df145"> 6053</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        (0x01UL &lt;&lt; RTC_CR_SC16P_SHIFT)                      </span></div>
<div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gafefab96f792c2faf1c4580790af7a1c5"> 6054</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10                                                  </span></div>
<div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gabdf20af79baf9729aa673ec4155bd92d"> 6055</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SC16P_SHIFT))&amp;RTC_CR_SC16P_MASK) </span></div>
<div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gac8a4d2f3837af6cea3924682d6d795c9"> 6056</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         (0x01UL &lt;&lt; RTC_CR_SC8P_SHIFT)                       </span></div>
<div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga4bb07384fbca5f19f9e7b30daa071b92"> 6057</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11                                                  </span></div>
<div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gae339c78e8f2d1fc58e9a0adad68a537a"> 6058</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SC8P_SHIFT))&amp;RTC_CR_SC8P_MASK) </span></div>
<div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaf39585370663a36a6eba4dd1fe61534f"> 6059</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         (0x01UL &lt;&lt; RTC_CR_SC4P_SHIFT)                       </span></div>
<div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga348565e2fabae104ce15d3b0e23b4fc1"> 6060</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12                                                  </span></div>
<div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gadb156be75959e7c745befbc41aedbba7"> 6061</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SC4P_SHIFT))&amp;RTC_CR_SC4P_MASK) </span></div>
<div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga7eb15eb098b99b007a0fef42c3fef848"> 6062</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         (0x01UL &lt;&lt; RTC_CR_SC2P_SHIFT)                       </span></div>
<div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gacd1a88b76256f8efc3633459f3c21d83"> 6063</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13                                                  </span></div>
<div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga520f43e41947a4a6b81d08912c3d4a0a"> 6064</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SC2P_SHIFT))&amp;RTC_CR_SC2P_MASK) </span></div>
<div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SR Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga1efc73171f80fa079f4d3aec43f2faab"> 6066</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          (0x01UL &lt;&lt; RTC_SR_TIF_SHIFT)                        </span></div>
<div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga261718ed362a6c56ad4c0e1c5e624552"> 6067</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0                                                   </span></div>
<div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab119307a38d942f76aa92ff953520ff7"> 6068</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TIF_SHIFT))&amp;RTC_SR_TIF_MASK) </span></div>
<div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gabadca56816c485ca12134cd54a40c010"> 6069</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          (0x01UL &lt;&lt; RTC_SR_TOF_SHIFT)                        </span></div>
<div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga209c228a9376a460fa905e67716ebe65"> 6070</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1                                                   </span></div>
<div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gad807b2dce6068d9e34b9403f3a213681"> 6071</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TOF_SHIFT))&amp;RTC_SR_TOF_MASK) </span></div>
<div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga8deec41a2823788375ed7b8b63870868"> 6072</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          (0x01UL &lt;&lt; RTC_SR_TAF_SHIFT)                        </span></div>
<div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaaae3f647015906bacdb13124a50d3cfb"> 6073</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2                                                   </span></div>
<div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaba0bf9515e6e6dd37ca03b337f068bb1"> 6074</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TAF_SHIFT))&amp;RTC_SR_TAF_MASK) </span></div>
<div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab1ec2298f0280e44dd3d1a3302f62cad"> 6075</a></span>&#160;<span class="preprocessor">#define RTC_SR_MOF_MASK                          (0x01UL &lt;&lt; RTC_SR_MOF_SHIFT)                        </span></div>
<div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga846855163bd6608c89aef2769122b414"> 6076</a></span>&#160;<span class="preprocessor">#define RTC_SR_MOF_SHIFT                         3                                                   </span></div>
<div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gadba1a9b7e5db75bf23b9f87c64441d49"> 6077</a></span>&#160;<span class="preprocessor">#define RTC_SR_MOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_MOF_SHIFT))&amp;RTC_SR_MOF_MASK) </span></div>
<div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gabcb29faa7aa3cee888e06e6b08236907"> 6078</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          (0x01UL &lt;&lt; RTC_SR_TCE_SHIFT)                        </span></div>
<div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga120f7d25fec9feca0a62b6e79683e3ac"> 6079</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4                                                   </span></div>
<div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaeffcb773dfeb9cb475867d46b29c3bff"> 6080</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TCE_SHIFT))&amp;RTC_SR_TCE_MASK) </span></div>
<div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- LR Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga89f5d0ce94e7eb13bd961774fd440c0b"> 6082</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          (0x01UL &lt;&lt; RTC_LR_TCL_SHIFT)                        </span></div>
<div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga3f1532cd2a9c7b767e2363ddde7777c4"> 6083</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3                                                   </span></div>
<div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga62e9dbab511a4f727dd4674932501fee"> 6084</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_TCL_SHIFT))&amp;RTC_LR_TCL_MASK) </span></div>
<div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga79d7286374cccca93261d4ced777c2e7"> 6085</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          (0x01UL &lt;&lt; RTC_LR_CRL_SHIFT)                        </span></div>
<div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga170e66be6136b04cac5df94c81675cc5"> 6086</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4                                                   </span></div>
<div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga1a502847fc337b81764e45ee3bfd06d4"> 6087</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_CRL_SHIFT))&amp;RTC_LR_CRL_MASK) </span></div>
<div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga0681f481e213872418c16d5e012e5603"> 6088</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          (0x01UL &lt;&lt; RTC_LR_SRL_SHIFT)                        </span></div>
<div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga33823f8e5a5e100db14493426af60d67"> 6089</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5                                                   </span></div>
<div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga22b30e792eed5423fdf1c23a28964d1a"> 6090</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_SRL_SHIFT))&amp;RTC_LR_SRL_MASK) </span></div>
<div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaf57761c6f1eb820b0d6764ae63e7dfcf"> 6091</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          (0x01UL &lt;&lt; RTC_LR_LRL_SHIFT)                        </span></div>
<div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga723a045710e5df92a5bf5363e8cea08f"> 6092</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6                                                   </span></div>
<div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga084591e0d6eba0d2f8082e3edc7ed45e"> 6093</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_LRL_SHIFT))&amp;RTC_LR_LRL_MASK) </span></div>
<div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga57f99c04701b571ac3b1bb0aec941dcd"> 6094</a></span>&#160;<span class="preprocessor">#define RTC_LR_TTSL_MASK                         (0x01UL &lt;&lt; RTC_LR_TTSL_SHIFT)                       </span></div>
<div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga59d03e028e71eb3771895cc164b0a2c7"> 6095</a></span>&#160;<span class="preprocessor">#define RTC_LR_TTSL_SHIFT                        8                                                   </span></div>
<div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga4cf722ac84638269e2ccb3f2ef53b69b"> 6096</a></span>&#160;<span class="preprocessor">#define RTC_LR_TTSL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_TTSL_SHIFT))&amp;RTC_LR_TTSL_MASK) </span></div>
<div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga6c603e2c29fa1de88e4a34b603ea643f"> 6097</a></span>&#160;<span class="preprocessor">#define RTC_LR_MEL_MASK                          (0x01UL &lt;&lt; RTC_LR_MEL_SHIFT)                        </span></div>
<div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gade8be900339e923fe0c9b91d9a67808e"> 6098</a></span>&#160;<span class="preprocessor">#define RTC_LR_MEL_SHIFT                         9                                                   </span></div>
<div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga7f6e241a65af8b9ac1b340ecd80c0426"> 6099</a></span>&#160;<span class="preprocessor">#define RTC_LR_MEL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_MEL_SHIFT))&amp;RTC_LR_MEL_MASK) </span></div>
<div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga3bcac763c60fd546f20632b27d06853f"> 6100</a></span>&#160;<span class="preprocessor">#define RTC_LR_MCLL_MASK                         (0x01UL &lt;&lt; RTC_LR_MCLL_SHIFT)                       </span></div>
<div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga7cee827650c905ca1bb016446c8196ba"> 6101</a></span>&#160;<span class="preprocessor">#define RTC_LR_MCLL_SHIFT                        10                                                  </span></div>
<div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga54e52cf9b2937370fe4e67507b2cdb62"> 6102</a></span>&#160;<span class="preprocessor">#define RTC_LR_MCLL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_MCLL_SHIFT))&amp;RTC_LR_MCLL_MASK) </span></div>
<div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaa0832102a2085ff149cbf7b6ef4c27bf"> 6103</a></span>&#160;<span class="preprocessor">#define RTC_LR_MCHL_MASK                         (0x01UL &lt;&lt; RTC_LR_MCHL_SHIFT)                       </span></div>
<div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga96c8821bcb972302b412eeade0ec0746"> 6104</a></span>&#160;<span class="preprocessor">#define RTC_LR_MCHL_SHIFT                        11                                                  </span></div>
<div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaece4818e2de0fc8fdd3a2aa1550711de"> 6105</a></span>&#160;<span class="preprocessor">#define RTC_LR_MCHL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_MCHL_SHIFT))&amp;RTC_LR_MCHL_MASK) </span></div>
<div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- IER Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga4401cd4dce34a638f75403a2a3701e6d"> 6107</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        (0x01UL &lt;&lt; RTC_IER_TIIE_SHIFT)                      </span></div>
<div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga2938c56e7566549f7434b8f02ad6d478"> 6108</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gabfbef54705a0c0320ffac94154df5628"> 6109</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TIIE_SHIFT))&amp;RTC_IER_TIIE_MASK) </span></div>
<div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga1dfc25308bec00f67925ae796f805d3d"> 6110</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        (0x01UL &lt;&lt; RTC_IER_TOIE_SHIFT)                      </span></div>
<div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaf9355764ec83dde6e2890f391a469856"> 6111</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga32cf27d2d16f386987e4299177578929"> 6112</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TOIE_SHIFT))&amp;RTC_IER_TOIE_MASK) </span></div>
<div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gad1bcc4df9a637ec5ab4b611391986c06"> 6113</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        (0x01UL &lt;&lt; RTC_IER_TAIE_SHIFT)                      </span></div>
<div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gae15cd7098592da4c3a2c2563879ae5d8"> 6114</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga0c84f648183b728883a6f14d6e1e36c6"> 6115</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TAIE_SHIFT))&amp;RTC_IER_TAIE_MASK) </span></div>
<div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gacc8fbe5628d8d32c391fffe0f0471e72"> 6116</a></span>&#160;<span class="preprocessor">#define RTC_IER_MOIE_MASK                        (0x01UL &lt;&lt; RTC_IER_MOIE_SHIFT)                      </span></div>
<div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gade5ff42d00f78610e1c7dafd231e2321"> 6117</a></span>&#160;<span class="preprocessor">#define RTC_IER_MOIE_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaee8fe1cdaaae35c8e358364e7340000f"> 6118</a></span>&#160;<span class="preprocessor">#define RTC_IER_MOIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_MOIE_SHIFT))&amp;RTC_IER_MOIE_MASK) </span></div>
<div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga63c8ae5db82845d5bb13907cd0e70cd7"> 6119</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        (0x01UL &lt;&lt; RTC_IER_TSIE_SHIFT)                      </span></div>
<div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga456ec6fb31112c122b38dcc586d9e75d"> 6120</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga1bc67a85a822b7ad9ddb5aca49634471"> 6121</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TSIE_SHIFT))&amp;RTC_IER_TSIE_MASK) </span></div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gae08d5bcb3d71bb932a7c1d41086b3545"> 6122</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_MASK                        (0x01UL &lt;&lt; RTC_IER_WPON_SHIFT)                      </span></div>
<div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaa18422218526a3bb50a3158c3aee2100"> 6123</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga9cfc0e9a7e1a84c019ed8cde67c963d2"> 6124</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_WPON_SHIFT))&amp;RTC_IER_WPON_MASK) </span></div>
<div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TTSR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gafca335e38cdf96b5338da71f0b4e2e53"> 6126</a></span>&#160;<span class="preprocessor">#define RTC_TTSR_TTS_MASK                        (0xFFFFFFFFUL &lt;&lt; RTC_TTSR_TTS_SHIFT)                </span></div>
<div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gac16f77ca799c8ee0e4b8c69775f35fbf"> 6127</a></span>&#160;<span class="preprocessor">#define RTC_TTSR_TTS_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gad6c15e3598b6497ab9086df6361b0aed"> 6128</a></span>&#160;<span class="preprocessor">#define RTC_TTSR_TTS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TTSR_TTS_SHIFT))&amp;RTC_TTSR_TTS_MASK) </span></div>
<div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MER Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gafec09235402e1af7a5633d4f86082f9f"> 6130</a></span>&#160;<span class="preprocessor">#define RTC_MER_MCE_MASK                         (0x01UL &lt;&lt; RTC_MER_MCE_SHIFT)                       </span></div>
<div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga90cc577c972ef88390b6cfda384ea255"> 6131</a></span>&#160;<span class="preprocessor">#define RTC_MER_MCE_SHIFT                        4                                                   </span></div>
<div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga15eda57ff63dcb4f17229bdc855afe4c"> 6132</a></span>&#160;<span class="preprocessor">#define RTC_MER_MCE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_MER_MCE_SHIFT))&amp;RTC_MER_MCE_MASK) </span></div>
<div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MCLR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga38ae5da3a67efa21c40e59615df7333e"> 6134</a></span>&#160;<span class="preprocessor">#define RTC_MCLR_MCL_MASK                        (0xFFFFFFFFUL &lt;&lt; RTC_MCLR_MCL_SHIFT)                </span></div>
<div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga1882e75b5cd193e98d54d3814660b71e"> 6135</a></span>&#160;<span class="preprocessor">#define RTC_MCLR_MCL_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga0bb2d692ba36ed3ddca92ee1a5f7c0ca"> 6136</a></span>&#160;<span class="preprocessor">#define RTC_MCLR_MCL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_MCLR_MCL_SHIFT))&amp;RTC_MCLR_MCL_MASK) </span></div>
<div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MCHR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga61bff04fad386ecf2c586c139558532c"> 6138</a></span>&#160;<span class="preprocessor">#define RTC_MCHR_MCH_MASK                        (0xFFFFFFFFUL &lt;&lt; RTC_MCHR_MCH_SHIFT)                </span></div>
<div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaceeb14ef568041861c097acddaeabd96"> 6139</a></span>&#160;<span class="preprocessor">#define RTC_MCHR_MCH_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga9acee2f07266e0973a41071a522d3998"> 6140</a></span>&#160;<span class="preprocessor">#define RTC_MCHR_MCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_MCHR_MCH_SHIFT))&amp;RTC_MCHR_MCH_MASK) </span></div>
<div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- WAR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga4a43de9885f5d7ec5888d140315f1c15"> 6142</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_MASK                        (0x01UL &lt;&lt; RTC_WAR_TSRW_SHIFT)                      </span></div>
<div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gabf5ee77e5695cd42b86430a86ae7208e"> 6143</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga423df4efea6738f8e9c7935bf730053a"> 6144</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_WAR_TSRW_SHIFT))&amp;RTC_WAR_TSRW_MASK) </span></div>
<div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gae9b8d07cbb9d8d13e57c8428a6379a6d"> 6145</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_MASK                        (0x01UL &lt;&lt; RTC_WAR_TPRW_SHIFT)                      </span></div>
<div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga5d66e90fa47b893ca2cb08835954db3d"> 6146</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab982d186bbcbb2bbd4f3e31932e7e002"> 6147</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_WAR_TPRW_SHIFT))&amp;RTC_WAR_TPRW_MASK) </span></div>
<div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab38b8a6dbc68530394f37411f8ae53f9"> 6148</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_MASK                        (0x01UL &lt;&lt; RTC_WAR_TARW_SHIFT)                      </span></div>
<div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gafbed3610e58c464a444dd08dc972fdfa"> 6149</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaea8be9d432dc099ab950bfd812fda728"> 6150</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TARW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_WAR_TARW_SHIFT))&amp;RTC_WAR_TARW_MASK) </span></div>
<div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gac045d2cc3465abd70d67c1870bcbf72c"> 6151</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_MASK                        (0x01UL &lt;&lt; RTC_WAR_TCRW_SHIFT)                      </span></div>
<div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga3eb83cd01492902ca7ece89636fbbdf6"> 6152</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga6608fdb5031c434849a183da21a52054"> 6153</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_WAR_TCRW_SHIFT))&amp;RTC_WAR_TCRW_MASK) </span></div>
<div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga7f2a7b622370e2141ea5dffe9e3a4d65"> 6154</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_MASK                         (0x01UL &lt;&lt; RTC_WAR_CRW_SHIFT)                       </span></div>
<div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gac982942ab2487ce87ece3deb9b6b7442"> 6155</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_SHIFT                        4                                                   </span></div>
<div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga51b44191b2337f11847c7003282f4dc9"> 6156</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CRW(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_WAR_CRW_SHIFT))&amp;RTC_WAR_CRW_MASK) </span></div>
<div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga4f0eed272734e6f9a37612ea5371c4c3"> 6157</a></span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_MASK                         (0x01UL &lt;&lt; RTC_WAR_SRW_SHIFT)                       </span></div>
<div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gadf88a4cb539baab3f26d8a648d45396a"> 6158</a></span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_SHIFT                        5                                                   </span></div>
<div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga001e37bfb6a10a69ac5e60de8fbaf168"> 6159</a></span>&#160;<span class="preprocessor">#define RTC_WAR_SRW(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_WAR_SRW_SHIFT))&amp;RTC_WAR_SRW_MASK) </span></div>
<div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga855426b1dfe52e5e72955f19303a7d13"> 6160</a></span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_MASK                         (0x01UL &lt;&lt; RTC_WAR_LRW_SHIFT)                       </span></div>
<div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga248e25a14d0fa9e2daab759d114331d9"> 6161</a></span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_SHIFT                        6                                                   </span></div>
<div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab06b4322594816514a9c8abeee17d62d"> 6162</a></span>&#160;<span class="preprocessor">#define RTC_WAR_LRW(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_WAR_LRW_SHIFT))&amp;RTC_WAR_LRW_MASK) </span></div>
<div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga0984de8decd2652e6977bd7f82d6499a"> 6163</a></span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_MASK                        (0x01UL &lt;&lt; RTC_WAR_IERW_SHIFT)                      </span></div>
<div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab768c19ef066b56a9524098fd049c1f4"> 6164</a></span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga58f5b2a5fbba4fb3c05590846a4b1ead"> 6165</a></span>&#160;<span class="preprocessor">#define RTC_WAR_IERW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_WAR_IERW_SHIFT))&amp;RTC_WAR_IERW_MASK) </span></div>
<div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga901c189119b98fdfd20beb39cc7f132f"> 6166</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TTSW_MASK                        (0x01UL &lt;&lt; RTC_WAR_TTSW_SHIFT)                      </span></div>
<div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaea16d70aa4a950df3c5f5f06ab7a0f62"> 6167</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TTSW_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga17e8aeb3635df1dd29a5af3ded0ee408"> 6168</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TTSW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_WAR_TTSW_SHIFT))&amp;RTC_WAR_TTSW_MASK) </span></div>
<div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gad6d7bfc80304435c490f3014ccf19d73"> 6169</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MERW_MASK                        (0x01UL &lt;&lt; RTC_WAR_MERW_SHIFT)                      </span></div>
<div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga7bacfb5929a3ffc39d1d0521cba8bd98"> 6170</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MERW_SHIFT                       9                                                   </span></div>
<div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga6f87a6e4dd7b852f8be8b5c04eedeee5"> 6171</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MERW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_WAR_MERW_SHIFT))&amp;RTC_WAR_MERW_MASK) </span></div>
<div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga7bddf1fca923653801c26e6f49263278"> 6172</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MCLW_MASK                        (0x01UL &lt;&lt; RTC_WAR_MCLW_SHIFT)                      </span></div>
<div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gabd7945014ef8684f8951646ab2789e84"> 6173</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MCLW_SHIFT                       10                                                  </span></div>
<div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga1c199ce314062ed5c92bc2556ad7414c"> 6174</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MCLW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_WAR_MCLW_SHIFT))&amp;RTC_WAR_MCLW_MASK) </span></div>
<div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga3494329b5974f6cef0d0fa7ddaebd6e5"> 6175</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MCHW_MASK                        (0x01UL &lt;&lt; RTC_WAR_MCHW_SHIFT)                      </span></div>
<div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga8a09126b7d32c6f0598b707bf3414f1e"> 6176</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MCHW_SHIFT                       11                                                  </span></div>
<div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga7f016a65bb724cabef1e39855c756f1c"> 6177</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MCHW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_WAR_MCHW_SHIFT))&amp;RTC_WAR_MCHW_MASK) </span></div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RAR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga0f5e27ed705469977779fdde12c123d1"> 6179</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_MASK                        (0x01UL &lt;&lt; RTC_RAR_TSRR_SHIFT)                      </span></div>
<div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga818fe20844147f1e5844214424365459"> 6180</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga5212291e6e08ea71c1ba5ec639b8e026"> 6181</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_RAR_TSRR_SHIFT))&amp;RTC_RAR_TSRR_MASK) </span></div>
<div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga24600addfa3bdab90a5c154586725247"> 6182</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_MASK                        (0x01UL &lt;&lt; RTC_RAR_TPRR_SHIFT)                      </span></div>
<div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga822bd340bfb1d1bb31647e665ead6fa2"> 6183</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga3c56da3e92966b869c7c01747585ecf6"> 6184</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_RAR_TPRR_SHIFT))&amp;RTC_RAR_TPRR_MASK) </span></div>
<div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga33ae5982aca9e8f6c95d69127938e30c"> 6185</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_MASK                        (0x01UL &lt;&lt; RTC_RAR_TARR_SHIFT)                      </span></div>
<div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga65e8ec7e88a1f0583d53c603bdab1615"> 6186</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga6ecb00f2d94bc0ddd18813444d5ba23c"> 6187</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TARR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_RAR_TARR_SHIFT))&amp;RTC_RAR_TARR_MASK) </span></div>
<div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaadb8c80e2d922625e97912b3692b3813"> 6188</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_MASK                        (0x01UL &lt;&lt; RTC_RAR_TCRR_SHIFT)                      </span></div>
<div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga62bf3cee6fc4d16d4ac71912130a72df"> 6189</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga412e2f31b1d825bddb2855bab7dbdad6"> 6190</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_RAR_TCRR_SHIFT))&amp;RTC_RAR_TCRR_MASK) </span></div>
<div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gad35d06502770fe19b836353c9e77c8d1"> 6191</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_MASK                         (0x01UL &lt;&lt; RTC_RAR_CRR_SHIFT)                       </span></div>
<div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab184f1269ead4310ffb856ec7fb43171"> 6192</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_SHIFT                        4                                                   </span></div>
<div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga2cf763d575d06556477fbcc99505c54b"> 6193</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CRR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_RAR_CRR_SHIFT))&amp;RTC_RAR_CRR_MASK) </span></div>
<div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gae53f1b7345f96a9c760070c09cb681d9"> 6194</a></span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_MASK                         (0x01UL &lt;&lt; RTC_RAR_SRR_SHIFT)                       </span></div>
<div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga23133dd504a3ee1f1e44adb432cb961a"> 6195</a></span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_SHIFT                        5                                                   </span></div>
<div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga61397e357c6e26e05c765ede1a8b5c36"> 6196</a></span>&#160;<span class="preprocessor">#define RTC_RAR_SRR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_RAR_SRR_SHIFT))&amp;RTC_RAR_SRR_MASK) </span></div>
<div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga3ff3b63507d843cbf0c4738aea636510"> 6197</a></span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_MASK                         (0x01UL &lt;&lt; RTC_RAR_LRR_SHIFT)                       </span></div>
<div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab21813ba6c73f55e69563b0fcfbd0d73"> 6198</a></span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_SHIFT                        6                                                   </span></div>
<div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga66907d35a67609371d1a5d1873214077"> 6199</a></span>&#160;<span class="preprocessor">#define RTC_RAR_LRR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_RAR_LRR_SHIFT))&amp;RTC_RAR_LRR_MASK) </span></div>
<div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga000c148fd3ee9bfbe8f5a96edb4f395d"> 6200</a></span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_MASK                        (0x01UL &lt;&lt; RTC_RAR_IERR_SHIFT)                      </span></div>
<div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaf3ac1fe81dcd5b54cfe9d8d2125345aa"> 6201</a></span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gac47c8a830085dfdf1d6fcca09812903b"> 6202</a></span>&#160;<span class="preprocessor">#define RTC_RAR_IERR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_RAR_IERR_SHIFT))&amp;RTC_RAR_IERR_MASK) </span></div>
<div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaa7b5e5190a4c75459ace66e32bca8238"> 6203</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TTSR_MASK                        (0x01UL &lt;&lt; RTC_RAR_TTSR_SHIFT)                      </span></div>
<div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga42ddb3079be3475e1722876742368b56"> 6204</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TTSR_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga6378d29547dd77630ace6fbb3fa5d155"> 6205</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TTSR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_RAR_TTSR_SHIFT))&amp;RTC_RAR_TTSR_MASK) </span></div>
<div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga48288f5e0d5c49e913382d07889e730d"> 6206</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MERR_MASK                        (0x01UL &lt;&lt; RTC_RAR_MERR_SHIFT)                      </span></div>
<div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gac3fc6d64a067499836ac65efb86a2736"> 6207</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MERR_SHIFT                       9                                                   </span></div>
<div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga80d8e22f8ab1e5ed8f23812678b84096"> 6208</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MERR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_RAR_MERR_SHIFT))&amp;RTC_RAR_MERR_MASK) </span></div>
<div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga2d36fee3a81ff982b6b8a9f4f49df154"> 6209</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MCLR_MASK                        (0x01UL &lt;&lt; RTC_RAR_MCLR_SHIFT)                      </span></div>
<div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga83abbb8582f9fa7a41b4f1f9a6d0ab1a"> 6210</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MCLR_SHIFT                       10                                                  </span></div>
<div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga53aac72ecc0b14017459107fd86de993"> 6211</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MCLR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_RAR_MCLR_SHIFT))&amp;RTC_RAR_MCLR_MASK) </span></div>
<div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#gadaa9f937f54bbe876929547e6edc7daa"> 6212</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MCHR_MASK                        (0x01UL &lt;&lt; RTC_RAR_MCHR_SHIFT)                      </span></div>
<div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga2917eac6e3a8549d2db891c23ca887ba"> 6213</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MCHR_SHIFT                       11                                                  </span></div>
<div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga7b70da4d47358dec36c44777a6ec2a1e"> 6214</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MCHR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_RAR_MCHR_SHIFT))&amp;RTC_RAR_MCHR_MASK)  </span><span class="comment">/* End group RTC_Register_Masks_GROUP </span></div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;</div>
<div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral__access__layer___g_r_o_u_p.html#gab24e70531e52af9c44b5fad5eb52e372"> 6220</a></span>&#160;<span class="preprocessor">#define RTC_BasePtr                    0x4003D000UL </span></div>
<div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral__access__layer___g_r_o_u_p.html#ga5359a088f5d8b20ce74d920e46059304"> 6221</a></span>&#160;<span class="preprocessor">#define RTC                            ((RTC_Type *) RTC_BasePtr) </span></div>
<div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral__access__layer___g_r_o_u_p.html#ga6455e2b767b4b224b4f00b50e87a2441"> 6222</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTR                   (RTC) </span></div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group RTC_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;</div>
<div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="comment">/* ================           SIM (file:SIM_MK22D5)                ================ */</span></div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;</div>
<div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html"> 6244</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       SIM Structure                                                */</span></div>
<div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a71da199104a0c6df7a9b6ef58c5e4edb"> 6245</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#a71da199104a0c6df7a9b6ef58c5e4edb">SOPT1</a>;                        </div>
<div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a5dcd927f581c0770092bd59289fe7145"> 6246</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#a5dcd927f581c0770092bd59289fe7145">SOPT1CFG</a>;                     </div>
<div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a355a12f586713f944f2648d25ef81b79"> 6247</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[1023];             </div>
<div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a42567e1697afc977709f14fe6d9f96a8"> 6248</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#a42567e1697afc977709f14fe6d9f96a8">SOPT2</a>;                        </div>
<div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a43a7af092e97b097d642e848a5939b96"> 6249</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_s_i_m___type.html#a43a7af092e97b097d642e848a5939b96">RESERVED1</a>;                   </div>
<div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a44b7f87f2a822cb3f8f1275f478e485d"> 6250</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#a44b7f87f2a822cb3f8f1275f478e485d">SOPT4</a>;                        </div>
<div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63"> 6251</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63">SOPT5</a>;                        </div>
<div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a88ed11e77924f84239c270b2d456ff62"> 6252</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_s_i_m___type.html#a88ed11e77924f84239c270b2d456ff62">RESERVED2</a>;                   </div>
<div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e"> 6253</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e">SOPT7</a>;                        </div>
<div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a70dd02598ecb641f675c8fefa1c28684"> 6254</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED3[2];                </div>
<div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce"> 6255</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce">SDID</a>;                         </div>
<div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a10c2ab4486b95eead61420e7496afaf4"> 6256</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED4[3];                </div>
<div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ab35fe0b2593c29a2fd320cf4a667094c"> 6257</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#ab35fe0b2593c29a2fd320cf4a667094c">SCGC4</a>;                        </div>
<div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a139bbc6054a970f8ed4bfddaf5a97dd2"> 6258</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#a139bbc6054a970f8ed4bfddaf5a97dd2">SCGC5</a>;                        </div>
<div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ae14fa2f76246338c738acd9a19e5e2f0"> 6259</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#ae14fa2f76246338c738acd9a19e5e2f0">SCGC6</a>;                        </div>
<div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a53e80dc738a9dceaaa230afd667e3fd2"> 6260</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#a53e80dc738a9dceaaa230afd667e3fd2">SCGC7</a>;                        </div>
<div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a3427fbd07b693e2c8d95a79d481b694d"> 6261</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#a3427fbd07b693e2c8d95a79d481b694d">CLKDIV1</a>;                      </div>
<div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#acb256e25d3f9b2bf456031820febb4ad"> 6262</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#acb256e25d3f9b2bf456031820febb4ad">CLKDIV2</a>;                      </div>
<div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d"> 6263</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d">FCFG1</a>;                        </div>
<div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a6a16a2d49b11f46bd5874de212f1899e"> 6264</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_s_i_m___type.html#a6a16a2d49b11f46bd5874de212f1899e">FCFG2</a>;                        </div>
<div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a1909475cfbad89255bfce0b2b8f426c8"> 6265</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_s_i_m___type.html#a1909475cfbad89255bfce0b2b8f426c8">UIDH</a>;                         </div>
<div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124"> 6266</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124">UIDMH</a>;                        </div>
<div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca"> 6267</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca">UIDML</a>;                        </div>
<div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529"> 6268</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529">UIDL</a>;                         </div>
<div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;} <a class="code" href="struct_s_i_m___type.html">SIM_Type</a>;</div>
<div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160; <span class="comment">/* End group SIM_structs_GROUP </span></div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;</div>
<div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="comment">/* -----------     &#39;SIM&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;</div>
<div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="comment">/* ------- SOPT1 Bit Fields                         ------ */</span></div>
<div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9fbcfd0b3e4fb08ee733dee975a5df29"> 6285</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_MASK                   (0x0FUL &lt;&lt; SIM_SOPT1_RAMSIZE_SHIFT)                 </span></div>
<div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4100f9e8e8ffc766ac1ac6493379b8dc"> 6286</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_SHIFT                  12                                                  </span></div>
<div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4cd929a0204fbf30ba60cc0899ad039d"> 6287</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_RAMSIZE_SHIFT))&amp;SIM_SOPT1_RAMSIZE_MASK) </span></div>
<div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5c660cd4a6d8062e6ef4afbc17c27fa4"> 6288</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 (0x03UL &lt;&lt; SIM_SOPT1_OSC32KSEL_SHIFT)               </span></div>
<div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac9e930c4ee375a2aee6fa6c97e061226"> 6289</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                18                                                  </span></div>
<div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf89520e7506a3dec707983ab729aef08"> 6290</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_OSC32KSEL_SHIFT))&amp;SIM_SOPT1_OSC32KSEL_MASK) </span></div>
<div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaaf0b406e4bd1800083f48727a7cde829"> 6291</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_MASK                  (0x01UL &lt;&lt; SIM_SOPT1_USBVSTBY_SHIFT)                </span></div>
<div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gae945165e21faf14e58288bce0918482a"> 6292</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_SHIFT                 29                                                  </span></div>
<div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga3e1f9ad0a4fe10e7c1ae074ca63a674e"> 6293</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_USBVSTBY_SHIFT))&amp;SIM_SOPT1_USBVSTBY_MASK) </span></div>
<div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga93a808f7a1d75e26bc3ed565ab257617"> 6294</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_MASK                  (0x01UL &lt;&lt; SIM_SOPT1_USBSSTBY_SHIFT)                </span></div>
<div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8a24334d1be5bd01017bd364dd53f268"> 6295</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_SHIFT                 30                                                  </span></div>
<div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga06d22c15bc1d9c7845af3457543f6607"> 6296</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_USBSSTBY_SHIFT))&amp;SIM_SOPT1_USBSSTBY_MASK) </span></div>
<div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac60c367119b3dcc752c4cf857b8a59b5"> 6297</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  (0x01UL &lt;&lt; SIM_SOPT1_USBREGEN_SHIFT)                </span></div>
<div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga99e46c34c02e39338c9b80775bad09db"> 6298</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 31                                                  </span></div>
<div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga186d507e27612305db92407d2986a194"> 6299</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_USBREGEN_SHIFT))&amp;SIM_SOPT1_USBREGEN_MASK) </span></div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SOPT1CFG Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa4e1ee8f60c8c15ad553c2dfb82c2039"> 6301</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_MASK                   (0x01UL &lt;&lt; SIM_SOPT1CFG_URWE_SHIFT)                 </span></div>
<div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga07bf2ffc61aacca96748747fa8df7062"> 6302</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_SHIFT                  24                                                  </span></div>
<div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab35f1f0507a59aa7b67b63ab7550bbca"> 6303</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1CFG_URWE_SHIFT))&amp;SIM_SOPT1CFG_URWE_MASK) </span></div>
<div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga29e593e134a31bed2dbd3673c51cb330"> 6304</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_MASK                  (0x01UL &lt;&lt; SIM_SOPT1CFG_UVSWE_SHIFT)                </span></div>
<div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga74d94a9794e03091f54b76a5c18c58b8"> 6305</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_SHIFT                 25                                                  </span></div>
<div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga0889129046535e3511d47d7a806b8644"> 6306</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1CFG_UVSWE_SHIFT))&amp;SIM_SOPT1CFG_UVSWE_MASK) </span></div>
<div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga0b7d9fe471d5d689ba3feb001cf69b60"> 6307</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_MASK                  (0x01UL &lt;&lt; SIM_SOPT1CFG_USSWE_SHIFT)                </span></div>
<div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6984c7260abd4b7caccff970332eb4be"> 6308</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_SHIFT                 26                                                  </span></div>
<div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9df9793edc59c4dbb53f488b149982d5"> 6309</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1CFG_USSWE_SHIFT))&amp;SIM_SOPT1CFG_USSWE_MASK) </span></div>
<div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SOPT2 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4ecc21f62a92e94e5f507a6bb5e44062"> 6311</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              (0x01UL &lt;&lt; SIM_SOPT2_RTCCLKOUTSEL_SHIFT)            </span></div>
<div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa4b7f7e8f1999ec0d56a1224cf7eb35d"> 6312</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             4                                                   </span></div>
<div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad826a2d088a5cae1628582c992b0349e"> 6313</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_RTCCLKOUTSEL_SHIFT))&amp;SIM_SOPT2_RTCCLKOUTSEL_MASK) </span></div>
<div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga601bb7007f58e3ad5433d3538f4dcef0"> 6314</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 (0x07UL &lt;&lt; SIM_SOPT2_CLKOUTSEL_SHIFT)               </span></div>
<div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga520c9a255ff79372237f5f332f749112"> 6315</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                5                                                   </span></div>
<div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga34712f0ffce6dca092bd902ef7eb783f"> 6316</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_CLKOUTSEL_SHIFT))&amp;SIM_SOPT2_CLKOUTSEL_MASK) </span></div>
<div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf295c85205620f0ece4cf7a888fc298f"> 6317</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PTD7PAD_MASK                   (0x01UL &lt;&lt; SIM_SOPT2_PTD7PAD_SHIFT)                 </span></div>
<div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga82543a91a19387f58f922371b4b5cc95"> 6318</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PTD7PAD_SHIFT                  11                                                  </span></div>
<div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9485b2c9de24268ebd1ae620622fcefa"> 6319</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PTD7PAD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_PTD7PAD_SHIFT))&amp;SIM_SOPT2_PTD7PAD_MASK) </span></div>
<div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga332894211abcda547cbf5d5093bd3f72"> 6320</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_MASK               (0x01UL &lt;&lt; SIM_SOPT2_TRACECLKSEL_SHIFT)             </span></div>
<div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6ce7d361b38ac28e6976c71569fe672b"> 6321</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_SHIFT              12                                                  </span></div>
<div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab41ae06e22c877ac157ce08f0afdf981"> 6322</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_TRACECLKSEL_SHIFT))&amp;SIM_SOPT2_TRACECLKSEL_MASK) </span></div>
<div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa14141a225f9778babacbf3b90d0bae2"> 6323</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 (0x01UL &lt;&lt; SIM_SOPT2_PLLFLLSEL_SHIFT)               </span></div>
<div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gae98b4d574b65472bdb294092d4ce5b4a"> 6324</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                16                                                  </span></div>
<div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8d44d4d4557fe51bf7b212dd91af91ab"> 6325</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_PLLFLLSEL_SHIFT))&amp;SIM_SOPT2_PLLFLLSEL_MASK) </span></div>
<div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga1caf7ffe2555eb59ed410110b6aba463"> 6326</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    (0x01UL &lt;&lt; SIM_SOPT2_USBSRC_SHIFT)                  </span></div>
<div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga2a455b7e86f26185c92961e139d13a89"> 6327</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   18                                                  </span></div>
<div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga78428c831f0263054ac91c55ed89c016"> 6328</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_USBSRC_SHIFT))&amp;SIM_SOPT2_USBSRC_MASK) </span></div>
<div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SOPT4 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa868cd9e56dc4f0280f6d1866da1ac57"> 6330</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_MASK                  (0x01UL &lt;&lt; SIM_SOPT4_FTM0FLT0_SHIFT)                </span></div>
<div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gafc9e6a78afb92b0ff8189d6bc30c39ce"> 6331</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga349b7a0ef6c75237aaf524d4a2eea215"> 6332</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM0FLT0_SHIFT))&amp;SIM_SOPT4_FTM0FLT0_MASK) </span></div>
<div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa42586e5889050292d5e70bf2d1aea2d"> 6333</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_MASK                  (0x01UL &lt;&lt; SIM_SOPT4_FTM0FLT1_SHIFT)                </span></div>
<div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf503fb0314431593f41ebe5fa4b83851"> 6334</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_SHIFT                 1                                                   </span></div>
<div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gae3b559637db920847b18d6cebce303d3"> 6335</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM0FLT1_SHIFT))&amp;SIM_SOPT4_FTM0FLT1_MASK) </span></div>
<div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga605f729e3f4faddc18e957c077adf61a"> 6336</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_MASK                  (0x01UL &lt;&lt; SIM_SOPT4_FTM1FLT0_SHIFT)                </span></div>
<div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9fb8861affd661f64719260a43a87ec6"> 6337</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga007c3ff0f836a5c44abde0cfc7706d3a"> 6338</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM1FLT0_SHIFT))&amp;SIM_SOPT4_FTM1FLT0_MASK) </span></div>
<div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4f61f56a63a5d239be393708c17cf82c"> 6339</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_MASK                  (0x01UL &lt;&lt; SIM_SOPT4_FTM2FLT0_SHIFT)                </span></div>
<div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga15275ae91c6efbf697f472b940369401"> 6340</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_SHIFT                 8                                                   </span></div>
<div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gabe26ee97adbc9d1d95687f3288a7bbd2"> 6341</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM2FLT0_SHIFT))&amp;SIM_SOPT4_FTM2FLT0_MASK) </span></div>
<div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8be459723f070708becab666dc6abc47"> 6342</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_MASK                (0x03UL &lt;&lt; SIM_SOPT4_FTM1CH0SRC_SHIFT)              </span></div>
<div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaee4e8fb1805bded49220a407c1620345"> 6343</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_SHIFT               18                                                  </span></div>
<div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaafa0324827d777673c2170317942e24b"> 6344</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM1CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM1CH0SRC_MASK) </span></div>
<div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga0dcacc22852e0ee0a7a853a51b422b70"> 6345</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_MASK                (0x03UL &lt;&lt; SIM_SOPT4_FTM2CH0SRC_SHIFT)              </span></div>
<div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga04d4aa6612f4d2df7d9e0e85f15f6dd6"> 6346</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_SHIFT               20                                                  </span></div>
<div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6a8da66546e327289373ab1c101f0249"> 6347</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM2CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM2CH0SRC_MASK) </span></div>
<div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaac823c598ac790d9eeeeb7ddb86d1657"> 6348</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_MASK                (0x01UL &lt;&lt; SIM_SOPT4_FTM0CLKSEL_SHIFT)              </span></div>
<div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga77c42e9023c3ed2d759431e2c072860f"> 6349</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_SHIFT               24                                                  </span></div>
<div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gacc02c7283a010f29424df7839fec1d36"> 6350</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM0CLKSEL_SHIFT))&amp;SIM_SOPT4_FTM0CLKSEL_MASK) </span></div>
<div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga0cd5cb92a9ea79e8227693c793ee5983"> 6351</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_MASK                (0x01UL &lt;&lt; SIM_SOPT4_FTM1CLKSEL_SHIFT)              </span></div>
<div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga04492b54a5b581b3bdef8568bdbabf91"> 6352</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_SHIFT               25                                                  </span></div>
<div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5a518f1f4c7c7dc592e6b69bba80b68b"> 6353</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM1CLKSEL_SHIFT))&amp;SIM_SOPT4_FTM1CLKSEL_MASK) </span></div>
<div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8e9ace9af53ead470265ca2338402dae"> 6354</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_MASK                (0x01UL &lt;&lt; SIM_SOPT4_FTM2CLKSEL_SHIFT)              </span></div>
<div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4b5b8e4dc00734623d8a16db8ff0510c"> 6355</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_SHIFT               26                                                  </span></div>
<div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga64bbbd46ffda769f607cd39381a051f1"> 6356</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM2CLKSEL_SHIFT))&amp;SIM_SOPT4_FTM2CLKSEL_MASK) </span></div>
<div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga14159dfb09e3ad4c1b9f2f4950a3f4a6"> 6357</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_MASK               (0x01UL &lt;&lt; SIM_SOPT4_FTM0TRG0SRC_SHIFT)             </span></div>
<div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga76c7302a8f939758f0b68fb05ea6dd08"> 6358</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_SHIFT              28                                                  </span></div>
<div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa978b16b7f6d6957d5aa9e53e76d0fca"> 6359</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM0TRG0SRC_SHIFT))&amp;SIM_SOPT4_FTM0TRG0SRC_MASK) </span></div>
<div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga427b99978dda3f6bf1c0a97559315276"> 6360</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_MASK               (0x01UL &lt;&lt; SIM_SOPT4_FTM0TRG1SRC_SHIFT)             </span></div>
<div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gacf67b2d7908669c38dfb06eff3c7fa8a"> 6361</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_SHIFT              29                                                  </span></div>
<div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga1dbb32958dad6f1e3ef1a694fe40448c"> 6362</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM0TRG1SRC_SHIFT))&amp;SIM_SOPT4_FTM0TRG1SRC_MASK) </span></div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SOPT5 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga11646c1292cb7aab3128e1e563847e32"> 6364</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                (0x03UL &lt;&lt; SIM_SOPT5_UART0TXSRC_SHIFT)              </span></div>
<div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga0220b88df4a0747579d24b77f4db4e67"> 6365</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0                                                   </span></div>
<div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga65e932e39703b2b18dea82ca440fc68f"> 6366</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK) </span></div>
<div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6160de3cd4b7169ac9095c0d0eee46f7"> 6367</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                (0x03UL &lt;&lt; SIM_SOPT5_UART0RXSRC_SHIFT)              </span></div>
<div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga27e87f2f792b880bd156907ab20e9910"> 6368</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2                                                   </span></div>
<div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga90e650c4ec5da3b971b3acdf511c466a"> 6369</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0RXSRC_SHIFT))&amp;SIM_SOPT5_UART0RXSRC_MASK) </span></div>
<div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac473b632c382f785d524c177ff186e0d"> 6370</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_MASK                (0x03UL &lt;&lt; SIM_SOPT5_UART1TXSRC_SHIFT)              </span></div>
<div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga7714c11e5536dacc90fbc2960e532e94"> 6371</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_SHIFT               4                                                   </span></div>
<div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga78611068b87a39563cd065ff840e3c68"> 6372</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1TXSRC_SHIFT))&amp;SIM_SOPT5_UART1TXSRC_MASK) </span></div>
<div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf34eb14baf5894693130af7addd8aa6f"> 6373</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                (0x03UL &lt;&lt; SIM_SOPT5_UART1RXSRC_SHIFT)              </span></div>
<div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga098fcb3123342f9cd96869c69d2fb7a9"> 6374</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               6                                                   </span></div>
<div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga51d909264c2944ea7fb47356aa705536"> 6375</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1RXSRC_SHIFT))&amp;SIM_SOPT5_UART1RXSRC_MASK) </span></div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SOPT7 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaeda70babef834cacace2c775d62bb4ae"> 6377</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                (0x0FUL &lt;&lt; SIM_SOPT7_ADC0TRGSEL_SHIFT)              </span></div>
<div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga914ced2a5cf4e7f37371d52d34d4a930"> 6378</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0                                                   </span></div>
<div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a"> 6379</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK) </span></div>
<div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga74544c6c9d4fbc593884681ac79c796f"> 6380</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             (0x01UL &lt;&lt; SIM_SOPT7_ADC0PRETRGSEL_SHIFT)           </span></div>
<div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaee870f942318f14376ee9e6d5558e2ff"> 6381</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4                                                   </span></div>
<div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga32aad79c431ab427d548f59637f16e76"> 6382</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0PRETRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0PRETRGSEL_MASK) </span></div>
<div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6390cd75db35ecc6c5fc6d5b0d417a7d"> 6383</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              (0x01UL &lt;&lt; SIM_SOPT7_ADC0ALTTRGEN_SHIFT)            </span></div>
<div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa20ed5f5ab9cf02714a993c3996adcc5"> 6384</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7                                                   </span></div>
<div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa6e4ac1e062d8dbe841774255a1c04e9"> 6385</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0ALTTRGEN_SHIFT))&amp;SIM_SOPT7_ADC0ALTTRGEN_MASK) </span></div>
<div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SDID Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf0820acb74ce8270da2025fee624b47c"> 6387</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      (0x0FUL &lt;&lt; SIM_SDID_PINID_SHIFT)                    </span></div>
<div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga593faac0d0629fde52f6fe4b83614c23"> 6388</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga64447ab3209ba3103c4d452b56c405a1"> 6389</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK) </span></div>
<div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5344e7283b2aead14d9d3bded0114f3b"> 6390</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      (0x07UL &lt;&lt; SIM_SDID_FAMID_SHIFT)                    </span></div>
<div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga377bc761e6ee1caab79baad3e2d0d331"> 6391</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad745ac0cdf951b6e7a8fd2f3e133d961"> 6392</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK) </span></div>
<div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8b02a91f9dd18064e4fc83575cfb117e"> 6393</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_MASK                      (0x1FUL &lt;&lt; SIM_SDID_DIEID_SHIFT)                    </span></div>
<div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaedeb2d58c67fcc1e588f224527ac623b"> 6394</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_SHIFT                     7                                                   </span></div>
<div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaea847889b6fc3ce04fbbe415d64ef070"> 6395</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DIEID_SHIFT))&amp;SIM_SDID_DIEID_MASK) </span></div>
<div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gafefd91d0385c1b93049ec14409ed6b1e"> 6396</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      (0x0FUL &lt;&lt; SIM_SDID_REVID_SHIFT)                    </span></div>
<div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gadb535428e0ca83d2494493ed04822b8c"> 6397</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12                                                  </span></div>
<div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac72e070db07acc8b7964eb21ab91272f"> 6398</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK) </span></div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SCGC4 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga374818f52beee72a9bafcb9efd573dbb"> 6400</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_MASK                       (0x01UL &lt;&lt; SIM_SCGC4_EWM_SHIFT)                     </span></div>
<div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gabb62a44b4428fe9b594449f256278785"> 6401</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gabee8a137eb82ded937acec91755333ca"> 6402</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_EWM_SHIFT))&amp;SIM_SCGC4_EWM_MASK) </span></div>
<div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9511253ca2efb3add3f216b07a2af5f2"> 6403</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_MASK                       (0x01UL &lt;&lt; SIM_SCGC4_CMT_SHIFT)                     </span></div>
<div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga86a5e7e5d0367e60bf1cccefec02f6ec"> 6404</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga3315f886e39bcffb98b523c321e3cf14"> 6405</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_CMT_SHIFT))&amp;SIM_SCGC4_CMT_MASK) </span></div>
<div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga55fc2bdfb36e61b4771015749307c480"> 6406</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      (0x01UL &lt;&lt; SIM_SCGC4_I2C0_SHIFT)                    </span></div>
<div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga50185bca8ae97e6b0b0a70541757680b"> 6407</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     6                                                   </span></div>
<div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4922352ee7ec444127df95440453118e"> 6408</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_I2C0_SHIFT))&amp;SIM_SCGC4_I2C0_MASK) </span></div>
<div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad28d1d702a535531373c915824c34793"> 6409</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      (0x01UL &lt;&lt; SIM_SCGC4_I2C1_SHIFT)                    </span></div>
<div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9f7b3fb0b1b7843cdf821b6b9a86ecfb"> 6410</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     7                                                   </span></div>
<div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8382653e8bd89819cf6b34ead07fff6c"> 6411</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_I2C1_SHIFT))&amp;SIM_SCGC4_I2C1_MASK) </span></div>
<div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8fc8faeefc38393c83454ceba120d5df"> 6412</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     (0x01UL &lt;&lt; SIM_SCGC4_UART0_SHIFT)                   </span></div>
<div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gae3407d4e1676ac6654898712335842b0"> 6413</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10                                                  </span></div>
<div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8a5999fe596032c659a6631cd381cce9"> 6414</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_UART0_SHIFT))&amp;SIM_SCGC4_UART0_MASK) </span></div>
<div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga24a3ebc9f4c6154041b1a39b33f3c121"> 6415</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     (0x01UL &lt;&lt; SIM_SCGC4_UART1_SHIFT)                   </span></div>
<div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga2eda3e80bcf9a5ee77ce321d86cd92d0"> 6416</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    11                                                  </span></div>
<div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga1149a773997a4534aaaf4f5685706669"> 6417</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_UART1_SHIFT))&amp;SIM_SCGC4_UART1_MASK) </span></div>
<div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaea7b7b8d6abc055026d4ca7299206597"> 6418</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     (0x01UL &lt;&lt; SIM_SCGC4_UART2_SHIFT)                   </span></div>
<div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gae844b2ce3371466add7387b9ea32bc4c"> 6419</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    12                                                  </span></div>
<div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga86824f3937c50886253e76d3983a6799"> 6420</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_UART2_SHIFT))&amp;SIM_SCGC4_UART2_MASK) </span></div>
<div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaaf5646fd261bf76417a69902f7405a98"> 6421</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_MASK                     (0x01UL &lt;&lt; SIM_SCGC4_UART3_SHIFT)                   </span></div>
<div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga065aa606af68b4a53adc773e6661b67d"> 6422</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_SHIFT                    13                                                  </span></div>
<div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa3c198d58b1dfd48344a04c0c241b706"> 6423</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_UART3_SHIFT))&amp;SIM_SCGC4_UART3_MASK) </span></div>
<div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga136bfa98e3aafded899c9806d5410d4d"> 6424</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_MASK                    (0x01UL &lt;&lt; SIM_SCGC4_USBOTG_SHIFT)                  </span></div>
<div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5d0dd9f68667fdf71fce1b0a6ae990dd"> 6425</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_SHIFT                   18                                                  </span></div>
<div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4c2220314f3b7b0d6451bd9f94df5316"> 6426</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_USBOTG_SHIFT))&amp;SIM_SCGC4_USBOTG_MASK) </span></div>
<div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad7304bdb8fc46deb77c5e444e56fae40"> 6427</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       (0x01UL &lt;&lt; SIM_SCGC4_CMP_SHIFT)                     </span></div>
<div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga1072a5419bbeaf4081c6c4a5ca7cf86c"> 6428</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19                                                  </span></div>
<div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaff90740406fbbab2fa6a645d3dfdad37"> 6429</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_CMP_SHIFT))&amp;SIM_SCGC4_CMP_MASK) </span></div>
<div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab32de0f8a4b83a05b226638154da75c0"> 6430</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_MASK                      (0x01UL &lt;&lt; SIM_SCGC4_VREF_SHIFT)                    </span></div>
<div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga7f6801c437e23853cffdf9807319ff87"> 6431</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_SHIFT                     20                                                  </span></div>
<div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga3cd47b9a7ec5fab5709df8e8d5929d1f"> 6432</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_VREF_SHIFT))&amp;SIM_SCGC4_VREF_MASK) </span></div>
<div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SCGC5 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6f63b73e0ad63163df381c795d583cc1"> 6434</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_MASK                     (0x01UL &lt;&lt; SIM_SCGC5_LPTMR_SHIFT)                   </span></div>
<div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9b3669f3f4f380e18133785d6356c56c"> 6435</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab1ead6f54c5176113ceb9b609d7287b7"> 6436</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_LPTMR_SHIFT))&amp;SIM_SCGC5_LPTMR_MASK) </span></div>
<div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9c4853233394870202cccd7844fc8a56"> 6437</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     (0x01UL &lt;&lt; SIM_SCGC5_PORTA_SHIFT)                   </span></div>
<div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a"> 6438</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9                                                   </span></div>
<div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4f6394bfabad2f1c8669037fd0ea30e7"> 6439</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_PORTA_SHIFT))&amp;SIM_SCGC5_PORTA_MASK) </span></div>
<div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5509cf72c7508dd77f0a1a9e631943e8"> 6440</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     (0x01UL &lt;&lt; SIM_SCGC5_PORTB_SHIFT)                   </span></div>
<div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga491c4800f5437a9e2d235a77819e434d"> 6441</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10                                                  </span></div>
<div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf3bc60a4a7ab6d478a550ccee752f98d"> 6442</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_PORTB_SHIFT))&amp;SIM_SCGC5_PORTB_MASK) </span></div>
<div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaac31449d101ad0d05f2bed682571be35"> 6443</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     (0x01UL &lt;&lt; SIM_SCGC5_PORTC_SHIFT)                   </span></div>
<div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gae141a6d4af583e7410d0120442b1012f"> 6444</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    11                                                  </span></div>
<div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac46313896b39db20c797f777ecb4efa6"> 6445</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_PORTC_SHIFT))&amp;SIM_SCGC5_PORTC_MASK) </span></div>
<div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga723a55222eb5f8fd25da5c956aa50e7b"> 6446</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     (0x01UL &lt;&lt; SIM_SCGC5_PORTD_SHIFT)                   </span></div>
<div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad5f267781fcedf0fcdc0c4d3607c10cb"> 6447</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    12                                                  </span></div>
<div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga2dc18f9c3310f4bc0857d652fc5a0cfb"> 6448</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_PORTD_SHIFT))&amp;SIM_SCGC5_PORTD_MASK) </span></div>
<div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga3d5e3e51d345fe424a4f24aa9ae73dc1"> 6449</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     (0x01UL &lt;&lt; SIM_SCGC5_PORTE_SHIFT)                   </span></div>
<div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gae717813cf38c35e5e4ea4243e939b4bc"> 6450</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    13                                                  </span></div>
<div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5adc5b078baf095ee2f6427a58b05e4d"> 6451</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_PORTE_SHIFT))&amp;SIM_SCGC5_PORTE_MASK) </span></div>
<div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SCGC6 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga24fa87943affabcffbb223ae36f5ebb9"> 6453</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTFL_MASK                      (0x01UL &lt;&lt; SIM_SCGC6_FTFL_SHIFT)                    </span></div>
<div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga48d7b2da1f69321fe5adc9b59bdb6bc5"> 6454</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTFL_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga02e5c3ab7f3104beb6542381daf4b31b"> 6455</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTFL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_FTFL_SHIFT))&amp;SIM_SCGC6_FTFL_MASK) </span></div>
<div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga1aec9f7358829c265b833a933a85d752"> 6456</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX0_MASK                   (0x01UL &lt;&lt; SIM_SCGC6_DMAMUX0_SHIFT)                 </span></div>
<div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga86cc17a488e55b9e68b0cef1c168a440"> 6457</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX0_SHIFT                  1                                                   </span></div>
<div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gae7da67dc0cfe29e7005ee9a19d65cdb9"> 6458</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_DMAMUX0_SHIFT))&amp;SIM_SCGC6_DMAMUX0_MASK) </span></div>
<div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6cfd673689486764c72caf5eeba1513c"> 6459</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0_MASK                      (0x01UL &lt;&lt; SIM_SCGC6_SPI0_SHIFT)                    </span></div>
<div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab10f9ec70e4419e5d05c5b01c36477fe"> 6460</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0_SHIFT                     12                                                  </span></div>
<div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaac8a840a62de70969f8d9f95242e2e40"> 6461</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_SPI0_SHIFT))&amp;SIM_SCGC6_SPI0_MASK) </span></div>
<div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga7d38de382d6c484b94514d467e8d6d9c"> 6462</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_MASK                      (0x01UL &lt;&lt; SIM_SCGC6_SPI1_SHIFT)                    </span></div>
<div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gabed7d3e53684ae906b100a45266974cb"> 6463</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_SHIFT                     13                                                  </span></div>
<div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga0ce08fcc6525591b3e6aa97d96fb6754"> 6464</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_SPI1_SHIFT))&amp;SIM_SCGC6_SPI1_MASK) </span></div>
<div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga37cb1d6bca1296ed772a4ea87628853b"> 6465</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_MASK                       (0x01UL &lt;&lt; SIM_SCGC6_I2S_SHIFT)                     </span></div>
<div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga012f9b7db6b18ea674e1aac21e8a81df"> 6466</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_SHIFT                      15                                                  </span></div>
<div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf3965076647471e5dd562f891de506a8"> 6467</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_I2S_SHIFT))&amp;SIM_SCGC6_I2S_MASK) </span></div>
<div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga86c274c19f77641dda714eb0cd3fb82f"> 6468</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_MASK                       (0x01UL &lt;&lt; SIM_SCGC6_CRC_SHIFT)                     </span></div>
<div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac10c9b2426df8ff8be5656590e5ad323"> 6469</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_SHIFT                      18                                                  </span></div>
<div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga7e8ce0b7b069947a9bd3a53834537d44"> 6470</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_CRC_SHIFT))&amp;SIM_SCGC6_CRC_MASK) </span></div>
<div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaffd5a351cb6080fec607562adabf3d21"> 6471</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_MASK                    (0x01UL &lt;&lt; SIM_SCGC6_USBDCD_SHIFT)                  </span></div>
<div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gae588068f46ee21f080b0a2af46a324c5"> 6472</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_SHIFT                   21                                                  </span></div>
<div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gae95c444fc304d8aebabce6469c6e84d9"> 6473</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_USBDCD_SHIFT))&amp;SIM_SCGC6_USBDCD_MASK) </span></div>
<div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga794d45b465ceb7b9cc3f1453aeab6d1f"> 6474</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_MASK                       (0x01UL &lt;&lt; SIM_SCGC6_PDB_SHIFT)                     </span></div>
<div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga7b7b645afc3ee38683f7e4d9d300e653"> 6475</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_SHIFT                      22                                                  </span></div>
<div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga54f8ef76f3fca37777fb7e6e582fecbe"> 6476</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_PDB_SHIFT))&amp;SIM_SCGC6_PDB_MASK) </span></div>
<div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf5baabd241aba695593ce6369aa56ee2"> 6477</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       (0x01UL &lt;&lt; SIM_SCGC6_PIT_SHIFT)                     </span></div>
<div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga2600ceb860eb353aa61abbecdbf5b6ae"> 6478</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23                                                  </span></div>
<div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga16d21af29d691ae7d8b70b5e2d308da9"> 6479</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_PIT_SHIFT))&amp;SIM_SCGC6_PIT_MASK) </span></div>
<div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga391c6879fab4bb2359b717ab898344f9"> 6480</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_MASK                      (0x01UL &lt;&lt; SIM_SCGC6_FTM0_SHIFT)                    </span></div>
<div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga7d1645004ea28638d3370def2505aad0"> 6481</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_SHIFT                     24                                                  </span></div>
<div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga0c854b8ef3a8186dc1532327b8f4925c"> 6482</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_FTM0_SHIFT))&amp;SIM_SCGC6_FTM0_MASK) </span></div>
<div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gacd8912282b78e6b939981ce4c313065f"> 6483</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_MASK                      (0x01UL &lt;&lt; SIM_SCGC6_FTM1_SHIFT)                    </span></div>
<div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaabc95256d64e237982e5b6d15ad53e89"> 6484</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_SHIFT                     25                                                  </span></div>
<div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga16cfb585b192bfbbe7ea3411c58d7f32"> 6485</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_FTM1_SHIFT))&amp;SIM_SCGC6_FTM1_MASK) </span></div>
<div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga2113e9cf896870ed64d5e834e030328b"> 6486</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM2_MASK                      (0x01UL &lt;&lt; SIM_SCGC6_FTM2_SHIFT)                    </span></div>
<div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga41f5057add5cbd83e8a1c29fd33daa64"> 6487</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM2_SHIFT                     26                                                  </span></div>
<div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga43b21a2d04105242a3569ae4848d7376"> 6488</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_FTM2_SHIFT))&amp;SIM_SCGC6_FTM2_MASK) </span></div>
<div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga481c725e02da6a245c9d715307969f09"> 6489</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      (0x01UL &lt;&lt; SIM_SCGC6_ADC0_SHIFT)                    </span></div>
<div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga3f62de5fc5ccaa13d6975cf1e0ebba03"> 6490</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27                                                  </span></div>
<div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4a3fd4d8007ac2ce1bbb95fa569bcdb4"> 6491</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_ADC0_SHIFT))&amp;SIM_SCGC6_ADC0_MASK) </span></div>
<div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad51b16006c9f793c4b342ea1ff91a846"> 6492</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       (0x01UL &lt;&lt; SIM_SCGC6_RTC_SHIFT)                     </span></div>
<div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac04e5a3a7a2848658a30e7c89f791f39"> 6493</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29                                                  </span></div>
<div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga990c8f7df22a43224e3e2ca8964e30f5"> 6494</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_RTC_SHIFT))&amp;SIM_SCGC6_RTC_MASK) </span></div>
<div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga67d96adcce9fece065ce6a7f57f495a1"> 6495</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_MASK                      (0x01UL &lt;&lt; SIM_SCGC6_DAC0_SHIFT)                    </span></div>
<div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga263123e8c1970021957fa8e72cf4a25a"> 6496</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_SHIFT                     31                                                  </span></div>
<div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8fe68abfa8f4b9852083e040d38c30b0"> 6497</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_DAC0_SHIFT))&amp;SIM_SCGC6_DAC0_MASK) </span></div>
<div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SCGC7 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac559e129885604991932101719e3b368"> 6499</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       (0x01UL &lt;&lt; SIM_SCGC7_DMA_SHIFT)                     </span></div>
<div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga1113f1622eb2e4099653e93943a89c6e"> 6500</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab654fa6242c7052090ea5e5aae4e5b18"> 6501</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC7_DMA_SHIFT))&amp;SIM_SCGC7_DMA_MASK) </span></div>
<div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLKDIV1 Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa2a972171bb5a662e1b4993b042f7180"> 6503</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 (0x0FUL &lt;&lt; SIM_CLKDIV1_OUTDIV4_SHIFT)               </span></div>
<div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga053a7a1ffc9f3b6834679c63ca0ebe29"> 6504</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16                                                  </span></div>
<div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4e380b274f15fdde19e4fbd5c341a728"> 6505</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK) </span></div>
<div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad2d7b5c991f6db7ab2a3e6bc4d9c6aae"> 6506</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_MASK                 (0x0FUL &lt;&lt; SIM_CLKDIV1_OUTDIV2_SHIFT)               </span></div>
<div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6d6fd31143c3871c916062966b6fbc3b"> 6507</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_SHIFT                24                                                  </span></div>
<div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gacf3906094a4539818d91cfda55ae2141"> 6508</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV2_SHIFT))&amp;SIM_CLKDIV1_OUTDIV2_MASK) </span></div>
<div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga1bd42e75000e91999a7d8c2f94a9b606"> 6509</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 (0x0FUL &lt;&lt; SIM_CLKDIV1_OUTDIV1_SHIFT)               </span></div>
<div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga2d45b701595bf4f2bc6a451508f94c25"> 6510</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28                                                  </span></div>
<div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga288f4756a2240c6242f28335cc21a0a8"> 6511</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK) </span></div>
<div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLKDIV2 Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab0c8e972a7c3831440784c5293a5d5f0"> 6513</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_MASK                 (0x01UL &lt;&lt; SIM_CLKDIV2_USBFRAC_SHIFT)               </span></div>
<div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga01ab71acec84c43fdb78e81f7f8e554a"> 6514</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_SHIFT                0                                                   </span></div>
<div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga411d305ad948e5c97bbebb5c234647a2"> 6515</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_USBFRAC_SHIFT))&amp;SIM_CLKDIV2_USBFRAC_MASK) </span></div>
<div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaebed7d452e72dd54cb74783b61c64447"> 6516</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV_MASK                  (0x07UL &lt;&lt; SIM_CLKDIV2_USBDIV_SHIFT)                </span></div>
<div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa085ff25a9d47eecd8a51517fc80778b"> 6517</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV_SHIFT                 1                                                   </span></div>
<div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga0b9ec974c8ad543809fa83a73e7883a2"> 6518</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_USBDIV_SHIFT))&amp;SIM_CLKDIV2_USBDIV_MASK) </span></div>
<div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FCFG1 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad2bcfe2db5329ab186bb8393228f24cc"> 6520</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  (0x01UL &lt;&lt; SIM_FCFG1_FLASHDIS_SHIFT)                </span></div>
<div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga1a8408a876a3a68b16780a1d45d539df"> 6521</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa783d3af583f1bcf4cd7805d8fcdf6e5"> 6522</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_FLASHDIS_SHIFT))&amp;SIM_FCFG1_FLASHDIS_MASK) </span></div>
<div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5922dc31ee4c05aba3cfeaa4474fddb8"> 6523</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 (0x01UL &lt;&lt; SIM_FCFG1_FLASHDOZE_SHIFT)               </span></div>
<div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga3f6c60d4baf2c592dbd5c43974bd19f3"> 6524</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                1                                                   </span></div>
<div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa8869a17756fb7c7746ce191f97073ec"> 6525</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_FLASHDOZE_SHIFT))&amp;SIM_FCFG1_FLASHDOZE_MASK) </span></div>
<div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga7b4c8f63810498cd22002a2f3b1bdc0d"> 6526</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    (0x0FUL &lt;&lt; SIM_FCFG1_DEPART_SHIFT)                  </span></div>
<div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga828f3d67b0fb411b1f32f5ac8105964f"> 6527</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   8                                                   </span></div>
<div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga68137c3e32ef5c0477b548ad10de565f"> 6528</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK) </span></div>
<div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf02a0b5e053242559c12e5d2834fd3c4"> 6529</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_MASK                    (0x0FUL &lt;&lt; SIM_FCFG1_EESIZE_SHIFT)                  </span></div>
<div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga7e203fc4aaf06a3dbd257768f53dbf83"> 6530</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_SHIFT                   16                                                  </span></div>
<div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8c0cd6c77bd518794e6473dd0a2feca7"> 6531</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EESIZE_SHIFT))&amp;SIM_FCFG1_EESIZE_MASK) </span></div>
<div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5adf627ba4cd9516ebf3e0a6d33aa7c5"> 6532</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    (0x0FUL &lt;&lt; SIM_FCFG1_PFSIZE_SHIFT)                  </span></div>
<div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaec8960bc114f5539e22701491dcf58f7"> 6533</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24                                                  </span></div>
<div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga7527f7f4bdcd4c0b2baf6c99a5b6735a"> 6534</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK) </span></div>
<div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga048c88e59900fb06533d5cb2003414b7"> 6535</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_MASK                   (0x0FUL &lt;&lt; SIM_FCFG1_NVMSIZE_SHIFT)                 </span></div>
<div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8ec773a4e814bc88e7ab72da4e32316b"> 6536</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_SHIFT                  28                                                  </span></div>
<div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga309821aeed7280f17110e4cf56582f4d"> 6537</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_NVMSIZE_SHIFT))&amp;SIM_FCFG1_NVMSIZE_MASK) </span></div>
<div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FCFG2 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4a9efde69ef5ab882d94b4ff6f659493"> 6539</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_MASK                  (0x7FUL &lt;&lt; SIM_FCFG2_MAXADDR1_SHIFT)                </span></div>
<div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4efd23d8fd9d589919b9b211ab523e09"> 6540</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_SHIFT                 16                                                  </span></div>
<div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaadeff570babcc1f87581f48ca4d2951f"> 6541</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR1_SHIFT))&amp;SIM_FCFG2_MAXADDR1_MASK) </span></div>
<div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4d534ca03b47525916b93f9b2000d49a"> 6542</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_MASK                     (0x01UL &lt;&lt; SIM_FCFG2_PFLSH_SHIFT)                   </span></div>
<div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6ebc783954b7a0846e166efc03ca3a30"> 6543</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_SHIFT                    23                                                  </span></div>
<div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga3b696271410fbf10b8b372594bae20d8"> 6544</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_PFLSH_SHIFT))&amp;SIM_FCFG2_PFLSH_MASK) </span></div>
<div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad1096c0a75d0bf4dfc93f4b1957fe493"> 6545</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  (0x7FUL &lt;&lt; SIM_FCFG2_MAXADDR0_SHIFT)                </span></div>
<div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga3ccb8fde0ef2e170d0c84cdfa3651d34"> 6546</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24                                                  </span></div>
<div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gae7829e3338a5d460d360b8ed9e06e1e1"> 6547</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK) </span></div>
<div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9e43eb1fe8cf3bc2b415b94b85409da3"> 6548</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH_MASK                 (0x01UL &lt;&lt; SIM_FCFG2_SWAPPFLSH_SHIFT)               </span></div>
<div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab18fc86e3344548dbc17e941e7d7ef54"> 6549</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH_SHIFT                31                                                  </span></div>
<div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga1decdf05ed94a15e7ad89c1d8d485610"> 6550</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_SWAPPFLSH_SHIFT))&amp;SIM_FCFG2_SWAPPFLSH_MASK) </span></div>
<div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- UIDH Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga313fa2a8e328043458a9ec1e3125c75f"> 6552</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_MASK                        (0xFFFFFFFFUL &lt;&lt; SIM_UIDH_UID_SHIFT)                </span></div>
<div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga2984b4c4d6bb4339997aee03c8a263b1"> 6553</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad7d5c35aa9229aeef495aad5e234d799"> 6554</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDH_UID_SHIFT))&amp;SIM_UIDH_UID_MASK) </span></div>
<div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- UIDMH Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga38dffcb27b09a015e2f2e7812d42477c"> 6556</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       (0xFFFFFFFFUL &lt;&lt; SIM_UIDMH_UID_SHIFT)               </span></div>
<div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga56b83da182908eb5c406181b72870e54"> 6557</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga62269c010d4ee5e3036fea63bbe21702"> 6558</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK) </span></div>
<div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- UIDML Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga87fba538d2482490ddfdb1ef8a44ec66"> 6560</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       (0xFFFFFFFFUL &lt;&lt; SIM_UIDML_UID_SHIFT)               </span></div>
<div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#gacedaca5a049852ee395767e70f806c14"> 6561</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga0eb63e00b9ee42283435043b437b8d29"> 6562</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK) </span></div>
<div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- UIDL Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga412340eabbcd0f0d48ce4886e9beb071"> 6564</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        (0xFFFFFFFFUL &lt;&lt; SIM_UIDL_UID_SHIFT)                </span></div>
<div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6fb1383717ebfa6f47b5a5952fd21d63"> 6565</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga636c37811a4a8c9a57df79fd1790b800"> 6566</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)  </span><span class="comment">/* End group SIM_Register_Masks_GROUP </span></div>
<div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;</div>
<div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d"> 6572</a></span>&#160;<span class="preprocessor">#define SIM_BasePtr                    0x40047000UL </span></div>
<div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga3dd2f4c4bfb41778902b4b5350143d9e"> 6573</a></span>&#160;<span class="preprocessor">#define SIM                            ((SIM_Type *) SIM_BasePtr) </span></div>
<div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga719ec5df95fbb5732438f794f2cccf3c"> 6574</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTR                   (SIM) </span></div>
<div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group SIM_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;</div>
<div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="comment">/* ================           SMC (file:SMC_MK11D5)                ================ */</span></div>
<div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;</div>
<div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html"> 6596</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       SMC Structure                                                */</span></div>
<div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#aeb1160606f3387d12dadc263eec7b749"> 6597</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_s_m_c___type.html#aeb1160606f3387d12dadc263eec7b749">PMPROT</a>;                       </div>
<div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#ab8623b594bbc8c61e5d223101fc90d97"> 6598</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_s_m_c___type.html#ab8623b594bbc8c61e5d223101fc90d97">PMCTRL</a>;                       </div>
<div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;   <span class="keyword">union </span>{                                      </div>
<div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#aae7ce3860f0e8c664e2e345e8936dbdc"> 6600</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_s_m_c___type.html#aae7ce3860f0e8c664e2e345e8936dbdc">STOPCTRL</a>;                  </div>
<div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#ac5c2b5e99d8d45dbf2e21d8ebd2b4c9a"> 6601</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_s_m_c___type.html#ac5c2b5e99d8d45dbf2e21d8ebd2b4c9a">VLLSCTRL</a>;                  </div>
<div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;   };</div>
<div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#af4f12c170087f5adb138c07010fc7027"> 6603</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_s_m_c___type.html#af4f12c170087f5adb138c07010fc7027">PMSTAT</a>;                       </div>
<div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;} <a class="code" href="struct_s_m_c___type.html">SMC_Type</a>;</div>
<div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160; <span class="comment">/* End group SMC_structs_GROUP </span></div>
<div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;</div>
<div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;<span class="comment">/* -----------     &#39;SMC&#39; Position &amp; Mask macros                         ----------- */</span></div>
<div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;</div>
<div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="comment">/* ------- PMPROT Bit Fields                        ------ */</span></div>
<div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga62e9f3c7e74a3e5b80b0fae8a896640d"> 6620</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    (0x01UL &lt;&lt; SMC_PMPROT_AVLLS_SHIFT)                  </span></div>
<div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gad625b387a627eb3a69f3a26edc0096b8"> 6621</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   1                                                   </span></div>
<div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga541d218a478588a9ea88a20e32dca00d"> 6622</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMPROT_AVLLS_SHIFT))&amp;SMC_PMPROT_AVLLS_MASK) </span></div>
<div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga79d87e312be895d4f2bdfdda8c947600"> 6623</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     (0x01UL &lt;&lt; SMC_PMPROT_ALLS_SHIFT)                   </span></div>
<div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gac6cb1305b9cb329a8bb903036893db11"> 6624</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    3                                                   </span></div>
<div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga94eb76615367d90d1cd865316a56120d"> 6625</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMPROT_ALLS_SHIFT))&amp;SMC_PMPROT_ALLS_MASK) </span></div>
<div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga30602dafb393b5d9c52f0c75e1d78210"> 6626</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     (0x01UL &lt;&lt; SMC_PMPROT_AVLP_SHIFT)                   </span></div>
<div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gae13777e671c1caf2d10809999574fed4"> 6627</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga9cc7998d16f01dc2d8deb5cd1bf184df"> 6628</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMPROT_AVLP_SHIFT))&amp;SMC_PMPROT_AVLP_MASK) </span></div>
<div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PMCTRL Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga8df79d8a16a6d12e3b343eec59d9453c"> 6630</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    (0x07UL &lt;&lt; SMC_PMCTRL_STOPM_SHIFT)                  </span></div>
<div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gaac7423086f31a8fbbfc8d18b1a876f26"> 6631</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gaa2ea36f819a21ef6b513564dc1453958"> 6632</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK) </span></div>
<div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gadd72ad662b62a7b51225b529fef2c77a"> 6633</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    (0x01UL &lt;&lt; SMC_PMCTRL_STOPA_SHIFT)                  </span></div>
<div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gadfe89210f121f10b74f2fba55f059e1d"> 6634</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gaf2a78629f2034b26e237c45e889e122e"> 6635</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPA_SHIFT))&amp;SMC_PMCTRL_STOPA_MASK) </span></div>
<div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga1a456925e291d6d53f4891b25fcaf8eb"> 6636</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     (0x03UL &lt;&lt; SMC_PMCTRL_RUNM_SHIFT)                   </span></div>
<div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga8f8dc472f4a4b6ad1babae518c44d55e"> 6637</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gaa375b91daca0dd7f4b1452da903b5bdc"> 6638</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK) </span></div>
<div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga13fe417a536c3dc080bb978a13a6364d"> 6639</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_LPWUI_MASK                    (0x01UL &lt;&lt; SMC_PMCTRL_LPWUI_SHIFT)                  </span></div>
<div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga923f713c8f946601de6acd8088624b20"> 6640</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_LPWUI_SHIFT                   7                                                   </span></div>
<div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga14b0e2f1e0a9dae353f8c8514617137a"> 6641</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_LPWUI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_LPWUI_SHIFT))&amp;SMC_PMCTRL_LPWUI_MASK) </span></div>
<div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- STOPCTRL Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga2916cb5c469c0e4213cd1dd575b8aaf7"> 6643</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_LLSM_MASK                   (0x07UL &lt;&lt; SMC_STOPCTRL_LLSM_SHIFT)                 </span></div>
<div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga1114b55469e0b28dae2b12b7c60ee47f"> 6644</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_LLSM_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gaf3dd481ac9c732560a8b109990947dae"> 6645</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_LLSM(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_LLSM_SHIFT))&amp;SMC_STOPCTRL_LLSM_MASK) </span></div>
<div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga3136f47b42d64148e5d163e5df6fc661"> 6646</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_MASK                  (0x07UL &lt;&lt; SMC_STOPCTRL_VLLSM_SHIFT)                </span></div>
<div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gadcd933de05a733bb58e1bfdeba6c653b"> 6647</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gaab1f5f66e78683bda4b4a8c48f3c753d"> 6648</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_VLLSM_SHIFT))&amp;SMC_STOPCTRL_VLLSM_MASK) </span></div>
<div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga59d57ec3ed3cf5b087843f60f1c8dc45"> 6649</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_RAM2PO_MASK                 (0x01UL &lt;&lt; SMC_STOPCTRL_RAM2PO_SHIFT)               </span></div>
<div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga9c288395fad0131f90b985ac6829a700"> 6650</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_RAM2PO_SHIFT                4                                                   </span></div>
<div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga2dcebfc05abee257ddb19f4ed33c2b26"> 6651</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_RAM2PO(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_RAM2PO_SHIFT))&amp;SMC_STOPCTRL_RAM2PO_MASK) </span></div>
<div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga686e24e6e009e5066a1325f159c603bd"> 6652</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_MASK                  (0x01UL &lt;&lt; SMC_STOPCTRL_PORPO_SHIFT)                </span></div>
<div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga36eb36236efe97e99984cfc2e6f215be"> 6653</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_SHIFT                 5                                                   </span></div>
<div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gaac6a41dda8ce84c5d1c5b7d4513e3e4c"> 6654</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_PORPO_SHIFT))&amp;SMC_STOPCTRL_PORPO_MASK) </span></div>
<div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- VLLSCTRL Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gaf09036c629a63809351d6fb02044fd8b"> 6656</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_LLSM_MASK                   (0x07UL &lt;&lt; SMC_VLLSCTRL_LLSM_SHIFT)                 </span></div>
<div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga1e503e429e708c8c5ff67bac72e00cf0"> 6657</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_LLSM_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga915e3a5a5254b59afda1ada6266b3396"> 6658</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_LLSM(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_VLLSCTRL_LLSM_SHIFT))&amp;SMC_VLLSCTRL_LLSM_MASK) </span></div>
<div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga4f4e91c4841316ab1eae1a74c0091ff4"> 6659</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_MASK                  (0x07UL &lt;&lt; SMC_VLLSCTRL_VLLSM_SHIFT)                </span></div>
<div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga67af6c7ed0835ed408cf511e8b9c9b13"> 6660</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga1358fb0c1720e22d38d6fccaf0cdfd34"> 6661</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_VLLSCTRL_VLLSM_SHIFT))&amp;SMC_VLLSCTRL_VLLSM_MASK) </span></div>
<div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga9ffeed332bbfa438a2694d08cf4c00c0"> 6662</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_RAM2PO_MASK                 (0x01UL &lt;&lt; SMC_VLLSCTRL_RAM2PO_SHIFT)               </span></div>
<div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gad8030b62056644618b2fcb0b3bbbe9f1"> 6663</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_RAM2PO_SHIFT                4                                                   </span></div>
<div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga3c0eaccde2b3aa180e7ccb5751266d39"> 6664</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_RAM2PO(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_VLLSCTRL_RAM2PO_SHIFT))&amp;SMC_VLLSCTRL_RAM2PO_MASK) </span></div>
<div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga44691ea357e857b84a0f2f6db808ae0d"> 6665</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_PORPO_MASK                  (0x01UL &lt;&lt; SMC_VLLSCTRL_PORPO_SHIFT)                </span></div>
<div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga255471752ad43100216590dba76a5a0e"> 6666</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_PORPO_SHIFT                 5                                                   </span></div>
<div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gac1c647d95ea0c871b5d3eba1f8a01316"> 6667</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_PORPO(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_VLLSCTRL_PORPO_SHIFT))&amp;SMC_VLLSCTRL_PORPO_MASK) </span></div>
<div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PMSTAT Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga2574f973caed7a43c1d0b69888866f63"> 6669</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   (0xFFUL &lt;&lt; SMC_PMSTAT_PMSTAT_SHIFT)                 </span></div>
<div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#gaa4083ab43677e6a1b6832f6607a5ef0e"> 6670</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga27d1d3c05772950ce55e5ad4d2a998e3"> 6671</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)  </span><span class="comment">/* End group SMC_Register_Masks_GROUP </span></div>
<div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;</div>
<div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral__access__layer___g_r_o_u_p.html#gab9d96f70d9886834febee4145a3b6dfe"> 6677</a></span>&#160;<span class="preprocessor">#define SMC_BasePtr                    0x4007E000UL </span></div>
<div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral__access__layer___g_r_o_u_p.html#ga6667e81e5b32250febd3d46511d9309d"> 6678</a></span>&#160;<span class="preprocessor">#define SMC                            ((SMC_Type *) SMC_BasePtr) </span></div>
<div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral__access__layer___g_r_o_u_p.html#ga31b6c4571795341e6446800243313e56"> 6679</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTR                   (SMC) </span></div>
<div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group SMC_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;</div>
<div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="comment">/* ================           SPI0 (file:SPI0_MK_PCSIS6)           ================ */</span></div>
<div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;</div>
<div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html"> 6701</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       SPI0 Structure                                               */</span></div>
<div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a651ac70598a7c82ab57fc9eb672f3d70"> 6702</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#a651ac70598a7c82ab57fc9eb672f3d70">MCR</a>;                          </div>
<div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#ade663fbaf5718226d6058c4d3cb31484"> 6703</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_s_p_i___type.html#ade663fbaf5718226d6058c4d3cb31484">RESERVED0</a>;                   </div>
<div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#af7eab4d0bc295e978e3c0c28d7129481"> 6704</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#af7eab4d0bc295e978e3c0c28d7129481">TCR</a>;                          </div>
<div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;   <span class="keyword">union </span>{                                      </div>
<div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a9bbdd6aba74a5acac2353d20f69cba9c"> 6706</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CTAR[2];                   </div>
<div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#aaf5520e58b8b1a33eccb45cc39373cf7"> 6707</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#aaf5520e58b8b1a33eccb45cc39373cf7">CTAR_SLAVE</a>;                </div>
<div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;   };</div>
<div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a5c726ad7cb11b67c39c151dce2a4cee3"> 6709</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED1[6];                </div>
<div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#ad088a564a1fe1bdbf211c57a2a782139"> 6710</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#ad088a564a1fe1bdbf211c57a2a782139">SR</a>;                           </div>
<div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a107d9410bde132e409d2238beea64d07"> 6711</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#a107d9410bde132e409d2238beea64d07">RSER</a>;                         </div>
<div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;   <span class="keyword">union </span>{                                      </div>
<div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a6c80b733dbeb338bd00a076a787d1586"> 6713</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#a6c80b733dbeb338bd00a076a787d1586">PUSHR</a>;                     </div>
<div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a333d186477ff4f51d447d342354aaead"> 6714</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#a333d186477ff4f51d447d342354aaead">PUSHR_SLAVE</a>;               </div>
<div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;   };</div>
<div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a05364b40687e08bc41dac6e8c36c902e"> 6716</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_s_p_i___type.html#a05364b40687e08bc41dac6e8c36c902e">POPR</a>;                         </div>
<div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a7dde9cf3ccd11eeb96809e844006b64c"> 6717</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  TXFR[4];                      </div>
<div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a431029403732becde2791e16d361b204"> 6718</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED2[12];               </div>
<div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#aaa824d2017840b911781425b94e88736"> 6719</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RXFR[4];                      </div>
<div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;} <a class="code" href="struct_s_p_i___type.html">SPI_Type</a>;</div>
<div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160; <span class="comment">/* End group SPI_structs_GROUP </span></div>
<div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;</div>
<div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="comment">/* -----------     &#39;SPI0&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;</div>
<div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="comment">/* ------- MCR Bit Fields                           ------ */</span></div>
<div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga88c670302548b2d5b5f032b5709bc366"> 6736</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_MASK                        (0x01UL &lt;&lt; SPI_MCR_HALT_SHIFT)                      </span></div>
<div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga8f13f49cf8502462271d8a179338d81b"> 6737</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga615e3c6718820a26ff62dde21b352b27"> 6738</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_HALT_SHIFT))&amp;SPI_MCR_HALT_MASK) </span></div>
<div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaebb0539e04af465a39892f5aaabc872d"> 6739</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_MASK                     (0x03UL &lt;&lt; SPI_MCR_SMPL_PT_SHIFT)                   </span></div>
<div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga1ffc13b9075cc6b0b34ea3162d6c1b74"> 6740</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_SHIFT                    8                                                   </span></div>
<div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga85a76d4d3ea961f858f6eed9882bfd99"> 6741</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_SMPL_PT_SHIFT))&amp;SPI_MCR_SMPL_PT_MASK) </span></div>
<div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaedd370380f06f2e4bf2ca01babda8732"> 6742</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_MASK                     (0x01UL &lt;&lt; SPI_MCR_CLR_RXF_SHIFT)                   </span></div>
<div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gae1f4b01eb27f199a893e42f6a3d3edb7"> 6743</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_SHIFT                    10                                                  </span></div>
<div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaae3c74d637272a70177d20cfde606d6d"> 6744</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_CLR_RXF_SHIFT))&amp;SPI_MCR_CLR_RXF_MASK) </span></div>
<div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga5b57559246a1a4c32c53542e9f0ea2cb"> 6745</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_MASK                     (0x01UL &lt;&lt; SPI_MCR_CLR_TXF_SHIFT)                   </span></div>
<div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga0f0a133d00c115835f0b50c334c104cf"> 6746</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_SHIFT                    11                                                  </span></div>
<div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3556df040389407ff335eb2c0829231a"> 6747</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_CLR_TXF_SHIFT))&amp;SPI_MCR_CLR_TXF_MASK) </span></div>
<div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga27dfc23fb0551340c07676e7092267d4"> 6748</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_MASK                     (0x01UL &lt;&lt; SPI_MCR_DIS_RXF_SHIFT)                   </span></div>
<div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaea17770537c6e387ed266e662f5e9d49"> 6749</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_SHIFT                    12                                                  </span></div>
<div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gabef7124a5c4ecb95b364f88d8e98cefc"> 6750</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_DIS_RXF_SHIFT))&amp;SPI_MCR_DIS_RXF_MASK) </span></div>
<div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaa8bb3e6a285a70d51f3e637c2a29a41e"> 6751</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_MASK                     (0x01UL &lt;&lt; SPI_MCR_DIS_TXF_SHIFT)                   </span></div>
<div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga66fb6e165076aac7d60e416ed0950067"> 6752</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_SHIFT                    13                                                  </span></div>
<div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga161db05dd7fdd6904090126c0407ea01"> 6753</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_DIS_TXF_SHIFT))&amp;SPI_MCR_DIS_TXF_MASK) </span></div>
<div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad6230b186a0f86d3b06973a0abad85d3"> 6754</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_MASK                        (0x01UL &lt;&lt; SPI_MCR_MDIS_SHIFT)                      </span></div>
<div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad71aeecbfd5ab69825143fb055ae3e2b"> 6755</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_SHIFT                       14                                                  </span></div>
<div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gafaab696ae478ac9e423d8262502aae38"> 6756</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_MDIS_SHIFT))&amp;SPI_MCR_MDIS_MASK) </span></div>
<div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga1f301c07deb8544d117e752400e0e537"> 6757</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_MASK                        (0x01UL &lt;&lt; SPI_MCR_DOZE_SHIFT)                      </span></div>
<div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gab24077f2090f26468c4ebe2ecfda7c5f"> 6758</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_SHIFT                       15                                                  </span></div>
<div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga4b82cf6a4a4b286b6ec8c1dad08c746a"> 6759</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_DOZE_SHIFT))&amp;SPI_MCR_DOZE_MASK) </span></div>
<div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga69de8a51e829efc59b2a2402a8210aeb"> 6760</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_MASK                       (0x3FUL &lt;&lt; SPI_MCR_PCSIS_SHIFT)                     </span></div>
<div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga5130ba4524baa3be71b17af17b06b3e2"> 6761</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_SHIFT                      16                                                  </span></div>
<div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga81637c9ef8f34bdb499086de99c99858"> 6762</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_PCSIS_SHIFT))&amp;SPI_MCR_PCSIS_MASK) </span></div>
<div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga2f3c41dcffc0058ae83ae7b1dbfffd86"> 6763</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_MASK                        (0x01UL &lt;&lt; SPI_MCR_ROOE_SHIFT)                      </span></div>
<div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga78f4dfaad41aae2ee10979f2e248e4d3"> 6764</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_SHIFT                       24                                                  </span></div>
<div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga976b4b71102dac6e646d34dc6f91351b"> 6765</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_ROOE_SHIFT))&amp;SPI_MCR_ROOE_MASK) </span></div>
<div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3fa9d02b4302f9963c26383bdeb35da8"> 6766</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_MASK                        (0x01UL &lt;&lt; SPI_MCR_MTFE_SHIFT)                      </span></div>
<div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaaff9ea9fcaf46dc8bfd358d941e0d3ac"> 6767</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_SHIFT                       26                                                  </span></div>
<div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga8e3423c2e937dc66be10e2314542ee28"> 6768</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_MTFE_SHIFT))&amp;SPI_MCR_MTFE_MASK) </span></div>
<div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga6d4131c2e45352910d630723c1172d2c"> 6769</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_MASK                         (0x01UL &lt;&lt; SPI_MCR_FRZ_SHIFT)                       </span></div>
<div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga7500a54a21171d20a3bbf0355350c9bd"> 6770</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_SHIFT                        27                                                  </span></div>
<div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga5afa13e7f27cebb89bb952630967834f"> 6771</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_FRZ_SHIFT))&amp;SPI_MCR_FRZ_MASK) </span></div>
<div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gab6f80a07ce3be21ee0de56c3de90f380"> 6772</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_MASK                       (0x03UL &lt;&lt; SPI_MCR_DCONF_SHIFT)                     </span></div>
<div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga5f84d391d6b5838c50b44217617d66a8"> 6773</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_SHIFT                      28                                                  </span></div>
<div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga4157226a8f489e3d1d8321beed0afcb6"> 6774</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_DCONF_SHIFT))&amp;SPI_MCR_DCONF_MASK) </span></div>
<div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad40a2cace787fe5eaaf74379ffb7cfc2"> 6775</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_MASK                   (0x01UL &lt;&lt; SPI_MCR_CONT_SCKE_SHIFT)                 </span></div>
<div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga57c862186e43a26823716267bfadd92f"> 6776</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_SHIFT                  30                                                  </span></div>
<div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga741c4834ced3eb76c50fd2e161791689"> 6777</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_CONT_SCKE_SHIFT))&amp;SPI_MCR_CONT_SCKE_MASK) </span></div>
<div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaa201344af736c83618497329b6529f04"> 6778</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_MASK                        (0x01UL &lt;&lt; SPI_MCR_MSTR_SHIFT)                      </span></div>
<div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga7118ec0360c840ddef7e666831cb13fb"> 6779</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_SHIFT                       31                                                  </span></div>
<div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga8c511b3daf106ff16f3b1ecec55ef2d2"> 6780</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_MSTR_SHIFT))&amp;SPI_MCR_MSTR_MASK) </span></div>
<div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TCR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3b9bdb39b00af35d3f731123bc82d143"> 6782</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_MASK                    (0xFFFFUL &lt;&lt; SPI_TCR_SPI_TCNT_SHIFT)                </span></div>
<div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga4ac4f90bab2c1a761f439f50bcdca71f"> 6783</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_SHIFT                   16                                                  </span></div>
<div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3e79144ff705279f17e657cd3d596afa"> 6784</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TCR_SPI_TCNT_SHIFT))&amp;SPI_TCR_SPI_TCNT_MASK) </span></div>
<div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CTAR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad1ba5817c825831950fc73cc726f0737"> 6786</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_MASK                         (0x0FUL &lt;&lt; SPI_CTAR_BR_SHIFT)                       </span></div>
<div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad988143e0be530acb59dca0fad52ec0b"> 6787</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga8ef1d047cb27c76c57b494ffeada5259"> 6788</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_BR_SHIFT))&amp;SPI_CTAR_BR_MASK) </span></div>
<div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga7d4ee19c78f67b68c6320eefe6a53ac0"> 6789</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_MASK                         (0x0FUL &lt;&lt; SPI_CTAR_DT_SHIFT)                       </span></div>
<div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaac557ee81ac4ec00ee6280d5b761edf1"> 6790</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_SHIFT                        4                                                   </span></div>
<div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga48f6e8c7555056687cfcc2c56fc63c46"> 6791</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_DT_SHIFT))&amp;SPI_CTAR_DT_MASK) </span></div>
<div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad15c92f5474cc1ba1ca2af14c92cbf26"> 6792</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_MASK                        (0x0FUL &lt;&lt; SPI_CTAR_ASC_SHIFT)                      </span></div>
<div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gadbf91ef3bf1d4943ab782ff027d121bd"> 6793</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_SHIFT                       8                                                   </span></div>
<div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga2cd43b6b9241829083a88d903cc1ca2a"> 6794</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_ASC_SHIFT))&amp;SPI_CTAR_ASC_MASK) </span></div>
<div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga5c824276fa48ae7b05fc922d20d237c0"> 6795</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_MASK                      (0x0FUL &lt;&lt; SPI_CTAR_CSSCK_SHIFT)                    </span></div>
<div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaf4e35373d2e9149e1c73f9b65887ad37"> 6796</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_SHIFT                     12                                                  </span></div>
<div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3c988f51f8a9ffc42af2b1c780796666"> 6797</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_CSSCK_SHIFT))&amp;SPI_CTAR_CSSCK_MASK) </span></div>
<div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga4f40ea2ab0d14559523ab0699fd682c6"> 6798</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_MASK                        (0x03UL &lt;&lt; SPI_CTAR_PBR_SHIFT)                      </span></div>
<div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaf53f764d59da1c7a68c9185a71dfec66"> 6799</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_SHIFT                       16                                                  </span></div>
<div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga32e4047abbaf3dcf3d1cb2ab30142442"> 6800</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PBR_SHIFT))&amp;SPI_CTAR_PBR_MASK) </span></div>
<div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3680f8dc0308705f06e234914edfa14b"> 6801</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_MASK                        (0x03UL &lt;&lt; SPI_CTAR_PDT_SHIFT)                      </span></div>
<div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga4201dd4e39a23f36fc01eb3f74b7c094"> 6802</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_SHIFT                       18                                                  </span></div>
<div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga9b8b72764c75d047a2b4deb5a6a15619"> 6803</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PDT_SHIFT))&amp;SPI_CTAR_PDT_MASK) </span></div>
<div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3e9fd2ca2e90b6c40db0d51c8d8baa84"> 6804</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_MASK                       (0x03UL &lt;&lt; SPI_CTAR_PASC_SHIFT)                     </span></div>
<div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga7883643ad4e73cc46c7a140375a2be7a"> 6805</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_SHIFT                      20                                                  </span></div>
<div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gae16156d09743ff57feb66a1e4c96d8c8"> 6806</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PASC_SHIFT))&amp;SPI_CTAR_PASC_MASK) </span></div>
<div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga27ec6f89727e91f1d272d06c6f1c44b3"> 6807</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_MASK                     (0x03UL &lt;&lt; SPI_CTAR_PCSSCK_SHIFT)                   </span></div>
<div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga8bb5e598d3bbadd3efc273c57bc522ab"> 6808</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_SHIFT                    22                                                  </span></div>
<div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga1d67f4830c56355cfbee79721e4d30d3"> 6809</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PCSSCK_SHIFT))&amp;SPI_CTAR_PCSSCK_MASK) </span></div>
<div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gadefae41f4962681a83ae61a653026dc2"> 6810</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_MASK                      (0x01UL &lt;&lt; SPI_CTAR_LSBFE_SHIFT)                    </span></div>
<div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga5f3c8977a22e59cab407497ba5e32dc9"> 6811</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_SHIFT                     24                                                  </span></div>
<div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga4c9cea463fa7641c820c5622500cd296"> 6812</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_LSBFE_SHIFT))&amp;SPI_CTAR_LSBFE_MASK) </span></div>
<div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaf2d1f58b4a42478b89a57511674dec3b"> 6813</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_MODE_MASK                       (0x03UL &lt;&lt; SPI_CTAR_MODE_SHIFT)                     </span></div>
<div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga5dc4d62598a6c216123dbe62cc4dd9b3"> 6814</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_MODE_SHIFT                      25                                                  </span></div>
<div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gacdc3b6863744321da04658ee05d0d599"> 6815</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_MODE_SHIFT))&amp;SPI_CTAR_MODE_MASK) </span></div>
<div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga562416b33f74ea5595e122d862093e51"> 6816</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_MASK                       (0x01UL &lt;&lt; SPI_CTAR_CPHA_SHIFT)                     </span></div>
<div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga1a27d47d54bd5b51d69b21216b3662b4"> 6817</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_SHIFT                      25                                                  </span></div>
<div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga967844b3614749fa16ce2ddc72549653"> 6818</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_CPHA_SHIFT))&amp;SPI_CTAR_CPHA_MASK) </span></div>
<div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga128560de0ef72566ec53bb208e6ad5ef"> 6819</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_MASK                       (0x01UL &lt;&lt; SPI_CTAR_CPOL_SHIFT)                     </span></div>
<div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gac46d6c45f2f45383d1f6d062a570e81d"> 6820</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_SHIFT                      26                                                  </span></div>
<div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad04548e76bbaa595940fc1d043cdbace"> 6821</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_CPOL_SHIFT))&amp;SPI_CTAR_CPOL_MASK) </span></div>
<div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga71b046a902929cf107f46e422092ff33"> 6822</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_MASK                       (0x0FUL &lt;&lt; SPI_CTAR_FMSZ_SHIFT)                     </span></div>
<div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaabebaa480c90d32ad8bc580ea2507b8e"> 6823</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_SHIFT                      27                                                  </span></div>
<div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga217a65114bc44312a9c953c3fd394464"> 6824</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_FMSZ_SHIFT))&amp;SPI_CTAR_FMSZ_MASK) </span></div>
<div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3347aad10c0b5dc1a5062275e89353b2"> 6825</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_MASK                        (0x01UL &lt;&lt; SPI_CTAR_DBR_SHIFT)                      </span></div>
<div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga4600954a3cc5c07f14c1b0e602cec4cd"> 6826</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_SHIFT                       31                                                  </span></div>
<div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga77bad716c1594f4effc799394f6a2483"> 6827</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_DBR_SHIFT))&amp;SPI_CTAR_DBR_MASK) </span></div>
<div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CTAR_SLAVE Bit Fields                    ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga38310f4c8fb329d5bb02b9861c442002"> 6829</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_MODE_MASK                 (0x03UL &lt;&lt; SPI_CTAR_SLAVE_MODE_SHIFT)               </span></div>
<div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga43c39b49ab7e5615672ecf6d6e7f706e"> 6830</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_MODE_SHIFT                25                                                  </span></div>
<div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga8cc832d31406f9632bc3b6f0eea83626"> 6831</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_MODE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_SLAVE_MODE_SHIFT))&amp;SPI_CTAR_SLAVE_MODE_MASK) </span></div>
<div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3e8aa9f143abc35fcb9f86e5de378621"> 6832</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_MASK                 (0x01UL &lt;&lt; SPI_CTAR_SLAVE_CPHA_SHIFT)               </span></div>
<div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga6470631f0d2f0d7722ab55a1f97c936e"> 6833</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_SHIFT                25                                                  </span></div>
<div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga28951f37b39ab32bd77c07318b53e94f"> 6834</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_SLAVE_CPHA_SHIFT))&amp;SPI_CTAR_SLAVE_CPHA_MASK) </span></div>
<div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga57c0bdc9ff5183b0e8da776a8d803ff1"> 6835</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_MASK                 (0x01UL &lt;&lt; SPI_CTAR_SLAVE_CPOL_SHIFT)               </span></div>
<div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga183134048ae879b82e3aa07b4a51d79d"> 6836</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_SHIFT                26                                                  </span></div>
<div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga56f54251b5751bd87f577f5a3144446e"> 6837</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_SLAVE_CPOL_SHIFT))&amp;SPI_CTAR_SLAVE_CPOL_MASK) </span></div>
<div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga5230074b3809e2ef525e87fdca078717"> 6838</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_MASK                 (0x1FUL &lt;&lt; SPI_CTAR_SLAVE_FMSZ_SHIFT)               </span></div>
<div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaf8ee524100dedae1cc3afb60643b2475"> 6839</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_SHIFT                27                                                  </span></div>
<div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga20fc13a457a7df6331fdfdcbbc89c972"> 6840</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_SLAVE_FMSZ_SHIFT))&amp;SPI_CTAR_SLAVE_FMSZ_MASK) </span></div>
<div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SR Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gabf0bcd5a32bcc6e58bac1a0f826ab3c6"> 6842</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_MASK                    (0x0FUL &lt;&lt; SPI_SR_POPNXTPTR_SHIFT)                  </span></div>
<div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gac1f2a81bf6d8b44020db098097c74964"> 6843</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga7524dc6520cf5bcea82f6d62db3a5ee8"> 6844</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_POPNXTPTR_SHIFT))&amp;SPI_SR_POPNXTPTR_MASK) </span></div>
<div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad70ca8db9ba4e1d62e081ef648d84752"> 6845</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_MASK                        (0x0FUL &lt;&lt; SPI_SR_RXCTR_SHIFT)                      </span></div>
<div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gacd499785f654eb1b4d1ced2bf0b2e7ac"> 6846</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga2b05bb18cd3b859747bf5bff6e0eda29"> 6847</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_RXCTR_SHIFT))&amp;SPI_SR_RXCTR_MASK) </span></div>
<div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga5526eeae29bb85218c41d8a06608acbd"> 6848</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_MASK                     (0x0FUL &lt;&lt; SPI_SR_TXNXTPTR_SHIFT)                   </span></div>
<div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga129ad514464ae667c6d78ee9840236d5"> 6849</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_SHIFT                    8                                                   </span></div>
<div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gabc6d25e4bdcb3abacedb397ad24b0bc3"> 6850</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXNXTPTR_SHIFT))&amp;SPI_SR_TXNXTPTR_MASK) </span></div>
<div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaba58e43f829f6e6103933bf570e9feb7"> 6851</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_MASK                        (0x0FUL &lt;&lt; SPI_SR_TXCTR_SHIFT)                      </span></div>
<div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad7fc9ecdd51f12aabb492271648e133b"> 6852</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_SHIFT                       12                                                  </span></div>
<div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad5bd8906225c5b7e8ed97cacd8a0d3bd"> 6853</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXCTR_SHIFT))&amp;SPI_SR_TXCTR_MASK) </span></div>
<div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga71c5bf00b7a6fdd6df9f46068d43cc90"> 6854</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_MASK                         (0x01UL &lt;&lt; SPI_SR_RFDF_SHIFT)                       </span></div>
<div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gab969720c704e5da43908b804881bd512"> 6855</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_SHIFT                        17                                                  </span></div>
<div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga6b4decf126f2648e8892c9c8341d2402"> 6856</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_RFDF_SHIFT))&amp;SPI_SR_RFDF_MASK) </span></div>
<div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaec13b65c44bed521e4800ecd6f7e838a"> 6857</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_MASK                         (0x01UL &lt;&lt; SPI_SR_RFOF_SHIFT)                       </span></div>
<div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga6ceb5392843b8d85ed2f00305b524870"> 6858</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_SHIFT                        19                                                  </span></div>
<div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaf1ae7f8c5ea26bf9393400bb355ec60c"> 6859</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_RFOF_SHIFT))&amp;SPI_SR_RFOF_MASK) </span></div>
<div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaa2b1ac1e36caec8d6c547c45e9436b5d"> 6860</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_MASK                         (0x01UL &lt;&lt; SPI_SR_TFFF_SHIFT)                       </span></div>
<div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga8cc4f0762da38ecb90793428c8e5a26c"> 6861</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_SHIFT                        25                                                  </span></div>
<div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga7f465919edfc1e08d99f45a23fff3f08"> 6862</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TFFF_SHIFT))&amp;SPI_SR_TFFF_MASK) </span></div>
<div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaa7abad389fa7a46434442b742d4a35c3"> 6863</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_MASK                         (0x01UL &lt;&lt; SPI_SR_TFUF_SHIFT)                       </span></div>
<div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga0e5f44b6803f40e8db0718fe2812092a"> 6864</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_SHIFT                        27                                                  </span></div>
<div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3dbffba5f6f5bb828b87a6b2329b6276"> 6865</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TFUF_SHIFT))&amp;SPI_SR_TFUF_MASK) </span></div>
<div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaf90e19a9b8d8a54d8ae278820d8f1558"> 6866</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_MASK                         (0x01UL &lt;&lt; SPI_SR_EOQF_SHIFT)                       </span></div>
<div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga0395371ab4e76da4f99c89bc6963e816"> 6867</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_SHIFT                        28                                                  </span></div>
<div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga78a6c798b522222613b13ff15bc0a19c"> 6868</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_EOQF_SHIFT))&amp;SPI_SR_EOQF_MASK) </span></div>
<div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga82001e6d6fa1c1e51ab330a4d6b209c5"> 6869</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_MASK                        (0x01UL &lt;&lt; SPI_SR_TXRXS_SHIFT)                      </span></div>
<div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga596b82d7dd4fe7f24ea66c19a9413b96"> 6870</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_SHIFT                       30                                                  </span></div>
<div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gac82b2f662a1fdec456fa374282d26d5d"> 6871</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXRXS_SHIFT))&amp;SPI_SR_TXRXS_MASK) </span></div>
<div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3142ac7389c847b78c8f42e6bad5eec1"> 6872</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF_MASK                          (0x01UL &lt;&lt; SPI_SR_TCF_SHIFT)                        </span></div>
<div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga4edd10f93f07c7b2edfbac31c1d4ebf5"> 6873</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF_SHIFT                         31                                                  </span></div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaef8ce3128f64525ab4aead7fc9fd4c60"> 6874</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TCF_SHIFT))&amp;SPI_SR_TCF_MASK) </span></div>
<div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RSER Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga10709e9e15464e94d63f2034df58cd32"> 6876</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_MASK                  (0x01UL &lt;&lt; SPI_RSER_RFDF_DIRS_SHIFT)                </span></div>
<div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga1abe68cebab13a4018f43162098e4cd6"> 6877</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_SHIFT                 16                                                  </span></div>
<div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gac0822dc99c670f67d28ee973bc6dd9ec"> 6878</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RSER_RFDF_DIRS_SHIFT))&amp;SPI_RSER_RFDF_DIRS_MASK) </span></div>
<div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga5b78af7a1292fc0e0b4b39a92a4140b2"> 6879</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_MASK                    (0x01UL &lt;&lt; SPI_RSER_RFDF_RE_SHIFT)                  </span></div>
<div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga39481cbcda158bbfc6640eb07d0c2276"> 6880</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_SHIFT                   17                                                  </span></div>
<div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga220c88340bd372ec2b1a91557caac1b6"> 6881</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RSER_RFDF_RE_SHIFT))&amp;SPI_RSER_RFDF_RE_MASK) </span></div>
<div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga32d8083bb571fb12a424b1803c596f47"> 6882</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_MASK                    (0x01UL &lt;&lt; SPI_RSER_RFOF_RE_SHIFT)                  </span></div>
<div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gab18f888cf02c471809ebc9f807711a13"> 6883</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_SHIFT                   19                                                  </span></div>
<div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga23fe74057428ef330f653fe2115d270b"> 6884</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RSER_RFOF_RE_SHIFT))&amp;SPI_RSER_RFOF_RE_MASK) </span></div>
<div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga01228112dcc4440aa1678eb55b97306e"> 6885</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_MASK                  (0x01UL &lt;&lt; SPI_RSER_TFFF_DIRS_SHIFT)                </span></div>
<div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga9f1684fdb2e7f9e9adb7afd07a3278da"> 6886</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_SHIFT                 24                                                  </span></div>
<div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gacec859c23755e68e8b6ca6ee2d42cec4"> 6887</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RSER_TFFF_DIRS_SHIFT))&amp;SPI_RSER_TFFF_DIRS_MASK) </span></div>
<div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga1bb1c8b3d77e69e8ea3197b2a26392cb"> 6888</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_MASK                    (0x01UL &lt;&lt; SPI_RSER_TFFF_RE_SHIFT)                  </span></div>
<div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga6b7e6d97146fb2244a8b1fb870cf980b"> 6889</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_SHIFT                   25                                                  </span></div>
<div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga57eacd49a756b99850d51f17e5d80475"> 6890</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RSER_TFFF_RE_SHIFT))&amp;SPI_RSER_TFFF_RE_MASK) </span></div>
<div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga245d7987838cad9b4392b051fbd6fb06"> 6891</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_MASK                    (0x01UL &lt;&lt; SPI_RSER_TFUF_RE_SHIFT)                  </span></div>
<div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga42ef57e6e872c54f15ba9742f98ea522"> 6892</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_SHIFT                   27                                                  </span></div>
<div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga0d53d442648e115ee18c1f0f6ed065c3"> 6893</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RSER_TFUF_RE_SHIFT))&amp;SPI_RSER_TFUF_RE_MASK) </span></div>
<div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga41b148811704b6e9903262dbd1d72433"> 6894</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_MASK                    (0x01UL &lt;&lt; SPI_RSER_EOQF_RE_SHIFT)                  </span></div>
<div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga93b9a7fbf5962c0e407879c781779ac4"> 6895</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_SHIFT                   28                                                  </span></div>
<div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad3604b04d87365a05286029814555e09"> 6896</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RSER_EOQF_RE_SHIFT))&amp;SPI_RSER_EOQF_RE_MASK) </span></div>
<div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga51ba97f1d47ebd36d19c5a634ce96873"> 6897</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_MASK                     (0x01UL &lt;&lt; SPI_RSER_TCF_RE_SHIFT)                   </span></div>
<div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga51740ce9a6d3a38cf50cb1f19af3d002"> 6898</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_SHIFT                    31                                                  </span></div>
<div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga619908c67a62a0a51b8514f9629e0361"> 6899</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RSER_TCF_RE_SHIFT))&amp;SPI_RSER_TCF_RE_MASK) </span></div>
<div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PUSHR Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gac3651a6adad71c41138f88336e7711b4"> 6901</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_MASK                    (0xFFFFUL &lt;&lt; SPI_PUSHR_TXDATA_SHIFT)                </span></div>
<div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gac9778e35b8039b1268b42e16066a7812"> 6902</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad19c7faf45531d7c7a6703a54ac2f69d"> 6903</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_TXDATA_SHIFT))&amp;SPI_PUSHR_TXDATA_MASK) </span></div>
<div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gae2a7d0ea8a143281112074fe3745a70c"> 6904</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_MASK                       (0x3FUL &lt;&lt; SPI_PUSHR_PCS_SHIFT)                     </span></div>
<div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gafb0dfe436cd6273ce0b0052aca58499e"> 6905</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_SHIFT                      16                                                  </span></div>
<div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad551a287ffb207f5d78c2ac04d393a9b"> 6906</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_PCS_SHIFT))&amp;SPI_PUSHR_PCS_MASK) </span></div>
<div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gad9e8859d590a59f5e208f5f4a2c8b873"> 6907</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_MASK                     (0x01UL &lt;&lt; SPI_PUSHR_CTCNT_SHIFT)                   </span></div>
<div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga7db8f0d7ae83f27f34eafd5e4d993ed1"> 6908</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_SHIFT                    26                                                  </span></div>
<div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga4662cfbebbea26e0c427a9e4c310d9b2"> 6909</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_CTCNT_SHIFT))&amp;SPI_PUSHR_CTCNT_MASK) </span></div>
<div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga997edfebb20bfe6a385f018eb9a8a8fb"> 6910</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_MASK                       (0x01UL &lt;&lt; SPI_PUSHR_EOQ_SHIFT)                     </span></div>
<div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga81e193cbd4602af43cd59a35e56fa958"> 6911</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_SHIFT                      27                                                  </span></div>
<div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga91c3110a4dbb544395f48a657b22dabe"> 6912</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_EOQ_SHIFT))&amp;SPI_PUSHR_EOQ_MASK) </span></div>
<div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3ac8018fdfe57c16da2782e99232ae45"> 6913</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_MASK                      (0x07UL &lt;&lt; SPI_PUSHR_CTAS_SHIFT)                    </span></div>
<div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga16a0810e65793ba9f24a5ae8be8cf49a"> 6914</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_SHIFT                     28                                                  </span></div>
<div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gadc43fdbca4e34579e7ede4ac104c7ae5"> 6915</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_CTAS_SHIFT))&amp;SPI_PUSHR_CTAS_MASK) </span></div>
<div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gac28b0accd475a1a991ccece8d1333ae0"> 6916</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_MASK                      (0x01UL &lt;&lt; SPI_PUSHR_CONT_SHIFT)                    </span></div>
<div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gab114a13d8478311e8b77778d4cbd5d96"> 6917</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_SHIFT                     31                                                  </span></div>
<div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga7efcf8c8ad046b928c6aa218e9d63be7"> 6918</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_CONT_SHIFT))&amp;SPI_PUSHR_CONT_MASK) </span></div>
<div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PUSHR_SLAVE Bit Fields                   ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga70296421b5faddc6c9fbbb984685b5a0"> 6920</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_MASK              (0xFFFFUL &lt;&lt; SPI_PUSHR_SLAVE_TXDATA_SHIFT)          </span></div>
<div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gaa965b8c34dc45034184a2cad39a0b825"> 6921</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_SHIFT             0                                                   </span></div>
<div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga5833d343153e57cb3493f85b0342989e"> 6922</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_SLAVE_TXDATA_SHIFT))&amp;SPI_PUSHR_SLAVE_TXDATA_MASK) </span></div>
<div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- POPR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3d2d3998529fd7de17cac99d625fe004"> 6924</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_MASK                     (0xFFFFFFFFUL &lt;&lt; SPI_POPR_RXDATA_SHIFT)             </span></div>
<div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga862819a722e0ccbd3f03edce9b82e5c2"> 6925</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#gae6858b63bc7af767270dafed1e9c5060"> 6926</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_POPR_RXDATA_SHIFT))&amp;SPI_POPR_RXDATA_MASK) </span></div>
<div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TXFR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga7ec2cd597e20241cce5d837238584621"> 6928</a></span>&#160;<span class="preprocessor">#define SPI_TXFR_TXDATA_MASK                     (0xFFFFUL &lt;&lt; SPI_TXFR_TXDATA_SHIFT)                 </span></div>
<div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga0bbfab4c24a0ed08cd41ad8ab1d475be"> 6929</a></span>&#160;<span class="preprocessor">#define SPI_TXFR_TXDATA_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga2a1fed5fc83ff8ee55458573e5020c04"> 6930</a></span>&#160;<span class="preprocessor">#define SPI_TXFR_TXDATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR_TXDATA_SHIFT))&amp;SPI_TXFR_TXDATA_MASK) </span></div>
<div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga250bff483fd1944890d0099f39695d78"> 6931</a></span>&#160;<span class="preprocessor">#define SPI_TXFR_TXCMD_TXDATA_MASK               (0xFFFFUL &lt;&lt; SPI_TXFR_TXCMD_TXDATA_SHIFT)           </span></div>
<div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga6f45ce5e0b75339b6a95a5f4c5527ebe"> 6932</a></span>&#160;<span class="preprocessor">#define SPI_TXFR_TXCMD_TXDATA_SHIFT              16                                                  </span></div>
<div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga3641532417ca12626408ce9051a43b44"> 6933</a></span>&#160;<span class="preprocessor">#define SPI_TXFR_TXCMD_TXDATA(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR_TXCMD_TXDATA_MASK) </span></div>
<div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RXFR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga23c95c412e3aa51a542442d7cc65e73c"> 6935</a></span>&#160;<span class="preprocessor">#define SPI_RXFR_RXDATA_MASK                     (0xFFFFFFFFUL &lt;&lt; SPI_RXFR_RXDATA_SHIFT)             </span></div>
<div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga135adb03cfbfa071f517e9b7f1de97cc"> 6936</a></span>&#160;<span class="preprocessor">#define SPI_RXFR_RXDATA_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga25915af17a8a3701104863d7929deaf4"> 6937</a></span>&#160;<span class="preprocessor">#define SPI_RXFR_RXDATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR_RXDATA_SHIFT))&amp;SPI_RXFR_RXDATA_MASK)  </span><span class="comment">/* End group SPI_Register_Masks_GROUP </span></div>
<div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;</div>
<div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="comment">/* SPI0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#gad6874c2719efc1ecc08b11044fb82b8f"> 6943</a></span>&#160;<span class="preprocessor">#define SPI0_BasePtr                   0x4002C000UL </span></div>
<div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#gaf26e39c91b262cc480085abcc450d3d5"> 6944</a></span>&#160;<span class="preprocessor">#define SPI0                           ((SPI_Type *) SPI0_BasePtr) </span></div>
<div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#ga851f64a97b5919c1f99a34db5918b3b4"> 6945</a></span>&#160;<span class="preprocessor">#define SPI0_BASE_PTR                  (SPI0) </span></div>
<div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group SPI_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;</div>
<div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="comment">/* ================           SPI1 (derived from SPI0)             ================ */</span></div>
<div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;</div>
<div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="comment">/* SPI1 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#ga34b16ad97f44b2ff1d1f9462f2ba6380"> 6964</a></span>&#160;<span class="preprocessor">#define SPI1_BasePtr                   0x4002D000UL </span></div>
<div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#gad483be344a28ac800be8f03654a9612f"> 6965</a></span>&#160;<span class="preprocessor">#define SPI1                           ((SPI_Type *) SPI1_BasePtr) </span></div>
<div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#gae28fd789e0602a32076c1c13ca39f5af"> 6966</a></span>&#160;<span class="preprocessor">#define SPI1_BASE_PTR                  (SPI1) </span></div>
<div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group SPI_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;</div>
<div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="comment">/* ================           SYST (file:SYST)                     ================ */</span></div>
<div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;</div>
<div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="struct_s_y_s_t___type.html"> 6988</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       SYST Structure                                               */</span></div>
<div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="struct_s_y_s_t___type.html#abd8752ec8b4f98f746e2b9622153c8b1"> 6989</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_y_s_t___type.html#abd8752ec8b4f98f746e2b9622153c8b1">CSR</a>;                          </div>
<div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="struct_s_y_s_t___type.html#afc0fd9dc780588560e9cfb6cc90eea1b"> 6990</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_y_s_t___type.html#afc0fd9dc780588560e9cfb6cc90eea1b">RVR</a>;                          </div>
<div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="struct_s_y_s_t___type.html#ab90f92714dfad219dcd06f09a4026ae7"> 6991</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_y_s_t___type.html#ab90f92714dfad219dcd06f09a4026ae7">CVR</a>;                          </div>
<div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="struct_s_y_s_t___type.html#a1ba1330c57bd6d98b318ee7a72992f5d"> 6992</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_s_y_s_t___type.html#a1ba1330c57bd6d98b318ee7a72992f5d">CALIB</a>;                        </div>
<div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;} <a class="code" href="struct_s_y_s_t___type.html">SYST_Type</a>;</div>
<div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160; <span class="comment">/* End group SYST_structs_GROUP </span></div>
<div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;</div>
<div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="comment">/* -----------     &#39;SYST&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;</div>
<div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="comment">/* ------- CSR Bit Fields                           ------ */</span></div>
<div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga9238ff49afd8f74f279a9f7bf5775d9e"> 7009</a></span>&#160;<span class="preprocessor">#define SYST_CSR_ENABLE_MASK                     (0x01UL &lt;&lt; SYST_CSR_ENABLE_SHIFT)                   </span></div>
<div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga1da6172389247bbec076732001383441"> 7010</a></span>&#160;<span class="preprocessor">#define SYST_CSR_ENABLE_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga2fe48bbcec8b7d7c54007110a71ce1a7"> 7011</a></span>&#160;<span class="preprocessor">#define SYST_CSR_ENABLE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SYST_CSR_ENABLE_SHIFT))&amp;SYST_CSR_ENABLE_MASK) </span></div>
<div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga24ac01321b21ce62de3d0b871a9798e3"> 7012</a></span>&#160;<span class="preprocessor">#define SYST_CSR_TICKINT_MASK                    (0x01UL &lt;&lt; SYST_CSR_TICKINT_SHIFT)                  </span></div>
<div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga7c5368431f004d1157863e56c8239f1e"> 7013</a></span>&#160;<span class="preprocessor">#define SYST_CSR_TICKINT_SHIFT                   1                                                   </span></div>
<div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga8e416b34013fd5b64a966ff956eed43e"> 7014</a></span>&#160;<span class="preprocessor">#define SYST_CSR_TICKINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SYST_CSR_TICKINT_SHIFT))&amp;SYST_CSR_TICKINT_MASK) </span></div>
<div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga71d6281a47a26fccf36ab2fa29100df5"> 7015</a></span>&#160;<span class="preprocessor">#define SYST_CSR_CLKSOURCE_MASK                  (0x01UL &lt;&lt; SYST_CSR_CLKSOURCE_SHIFT)                </span></div>
<div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#gac6a1c5d9ee5d61369f6055701ffcf2ff"> 7016</a></span>&#160;<span class="preprocessor">#define SYST_CSR_CLKSOURCE_SHIFT                 2                                                   </span></div>
<div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga64629de8e75f951b0ebb67345789f393"> 7017</a></span>&#160;<span class="preprocessor">#define SYST_CSR_CLKSOURCE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SYST_CSR_CLKSOURCE_SHIFT))&amp;SYST_CSR_CLKSOURCE_MASK) </span></div>
<div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga46616eaa95e4dddf3db868a836676f1b"> 7018</a></span>&#160;<span class="preprocessor">#define SYST_CSR_COUNTFLAG_MASK                  (0x01UL &lt;&lt; SYST_CSR_COUNTFLAG_SHIFT)                </span></div>
<div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga8077529de46403c9dd63a9a8bc6b7ad2"> 7019</a></span>&#160;<span class="preprocessor">#define SYST_CSR_COUNTFLAG_SHIFT                 16                                                  </span></div>
<div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga90c248221f829d25101797fefee53fa5"> 7020</a></span>&#160;<span class="preprocessor">#define SYST_CSR_COUNTFLAG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SYST_CSR_COUNTFLAG_SHIFT))&amp;SYST_CSR_COUNTFLAG_MASK) </span></div>
<div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RVR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#gaa59865679c6664c04c50d8212fae4f3e"> 7022</a></span>&#160;<span class="preprocessor">#define SYST_RVR_RELOAD_MASK                     (0xFFFFFFUL &lt;&lt; SYST_RVR_RELOAD_SHIFT)               </span></div>
<div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga8ef1cc04dd4943693f2ede14f40fb669"> 7023</a></span>&#160;<span class="preprocessor">#define SYST_RVR_RELOAD_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#gaefdb343d534959cc9ac9c5584710b0f3"> 7024</a></span>&#160;<span class="preprocessor">#define SYST_RVR_RELOAD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SYST_RVR_RELOAD_SHIFT))&amp;SYST_RVR_RELOAD_MASK) </span></div>
<div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CVR Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga37b6fde00f593d7434e825bca0170fe0"> 7026</a></span>&#160;<span class="preprocessor">#define SYST_CVR_CURRENT_MASK                    (0xFFFFFFUL &lt;&lt; SYST_CVR_CURRENT_SHIFT)              </span></div>
<div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#gaa434404144b890e58948172c85f2ed96"> 7027</a></span>&#160;<span class="preprocessor">#define SYST_CVR_CURRENT_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga0c9e377c2a9bbe9dccd55d2950e20226"> 7028</a></span>&#160;<span class="preprocessor">#define SYST_CVR_CURRENT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SYST_CVR_CURRENT_SHIFT))&amp;SYST_CVR_CURRENT_MASK) </span></div>
<div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CALIB Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga13b4cc90d5f4cc7165dcd1b982d64674"> 7030</a></span>&#160;<span class="preprocessor">#define SYST_CALIB_TENMS_MASK                    (0xFFFFFFUL &lt;&lt; SYST_CALIB_TENMS_SHIFT)              </span></div>
<div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#gaab5d4019975a0360257fa5c331e1a68f"> 7031</a></span>&#160;<span class="preprocessor">#define SYST_CALIB_TENMS_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga2a4c9d4a6e76ea0d182f6d934257dbe7"> 7032</a></span>&#160;<span class="preprocessor">#define SYST_CALIB_TENMS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SYST_CALIB_TENMS_SHIFT))&amp;SYST_CALIB_TENMS_MASK) </span></div>
<div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#gad0cad2462f275941e306ad9c96248342"> 7033</a></span>&#160;<span class="preprocessor">#define SYST_CALIB_SKEW_MASK                     (0x01UL &lt;&lt; SYST_CALIB_SKEW_SHIFT)                   </span></div>
<div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga57ffa1f7c6703228a27ac4438f616b21"> 7034</a></span>&#160;<span class="preprocessor">#define SYST_CALIB_SKEW_SHIFT                    30                                                  </span></div>
<div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#gaf26cd58d5fde235e9ee168780bbc996b"> 7035</a></span>&#160;<span class="preprocessor">#define SYST_CALIB_SKEW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SYST_CALIB_SKEW_SHIFT))&amp;SYST_CALIB_SKEW_MASK) </span></div>
<div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#ga971c70cd863f7fe39206f8dce3a86e8f"> 7036</a></span>&#160;<span class="preprocessor">#define SYST_CALIB_NOREF_MASK                    (0x01UL &lt;&lt; SYST_CALIB_NOREF_SHIFT)                  </span></div>
<div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#gabde8372cef01e6cd9c1ac2f882677aa7"> 7037</a></span>&#160;<span class="preprocessor">#define SYST_CALIB_NOREF_SHIFT                   31                                                  </span></div>
<div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___s_y_s_t___register___masks___g_r_o_u_p.html#gad4357a1213af2c06e92d46de26a05dfe"> 7038</a></span>&#160;<span class="preprocessor">#define SYST_CALIB_NOREF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SYST_CALIB_NOREF_SHIFT))&amp;SYST_CALIB_NOREF_MASK)  </span><span class="comment">/* End group SYST_Register_Masks_GROUP </span></div>
<div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;</div>
<div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="comment">/* SYST - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___s_y_s_t___peripheral__access__layer___g_r_o_u_p.html#ga3a9c6ecc2ae5cd3e2145c05e84d7a3bc"> 7044</a></span>&#160;<span class="preprocessor">#define SYST_BasePtr                   0xE000E010UL </span></div>
<div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___s_y_s_t___peripheral__access__layer___g_r_o_u_p.html#gab1034f78c73b1e6e7566527da03a681a"> 7045</a></span>&#160;<span class="preprocessor">#define SYST                           ((SYST_Type *) SYST_BasePtr) </span></div>
<div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___s_y_s_t___peripheral__access__layer___g_r_o_u_p.html#ga7e48e8421d35bdf0ad1ff2788a0bbfb2"> 7046</a></span>&#160;<span class="preprocessor">#define SYST_BASE_PTR                  (SYST) </span></div>
<div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group SYST_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;</div>
<div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="comment">/* ================           TPIU (file:TPIU_0)                   ================ */</span></div>
<div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;</div>
<div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html"> 7068</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       TPIU Structure                                               */</span></div>
<div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#aeddfa2accc809795c43c986c5b46e15e"> 7069</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#aeddfa2accc809795c43c986c5b46e15e">SSPSR</a>;                        </div>
<div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a319ebc0506cb17ad483beb11c69de71f"> 7070</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a319ebc0506cb17ad483beb11c69de71f">CSPSR</a>;                        </div>
<div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a95161549a5c94a283f3c6d6fd45642fc"> 7071</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED0[2];                </div>
<div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a41c2f97f119eb1dd547798cc9feae387"> 7072</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a41c2f97f119eb1dd547798cc9feae387">ACPR</a>;                         </div>
<div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a9db9ff0ab459cc3157e60ac45d5bf064"> 7073</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED1[55];               </div>
<div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a863e75206259977ca0eac767e6ecc59e"> 7074</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a863e75206259977ca0eac767e6ecc59e">SPPR</a>;                         </div>
<div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a5e7ee28284f41160d1d1ada498f3bc18"> 7075</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED2[131];              </div>
<div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a1b7926ad16d8ed8755d9d88105902803"> 7076</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a1b7926ad16d8ed8755d9d88105902803">FFSR</a>;                         </div>
<div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a2faa1a941df29a62e9288aceefa22c4a"> 7077</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a2faa1a941df29a62e9288aceefa22c4a">FFCR</a>;                         </div>
<div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#ab52b4c51c30f025b643d1ae4dce82f7f"> 7078</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_t_p_i_u___type.html#ab52b4c51c30f025b643d1ae4dce82f7f">FSCR</a>;                         </div>
<div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#aadc625c04ce168573298f5be9c32bd76"> 7079</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED3[759];              </div>
<div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#adabb3da86203da482a4f2e0b4e96588c"> 7080</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#adabb3da86203da482a4f2e0b4e96588c">TRIGGER</a>;                      </div>
<div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a024168ca8b56ff3449f3ae442d0c55e4"> 7081</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a024168ca8b56ff3449f3ae442d0c55e4">FIFODATA0</a>;                    </div>
<div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a4e0ac615032865d6af6311800e3ba33b"> 7082</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a4e0ac615032865d6af6311800e3ba33b">ITATBCTR2</a>;                    </div>
<div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a97f9b78343cd059025d96878456b9abb"> 7083</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a97f9b78343cd059025d96878456b9abb">RESERVED4</a>;                   </div>
<div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a3646c45993838988256a45f33ef0e1c8"> 7084</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a3646c45993838988256a45f33ef0e1c8">ITATBCTR0</a>;                    </div>
<div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#ac2888973d6a493c466a71a84dd2bc7f4"> 7085</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#ac2888973d6a493c466a71a84dd2bc7f4">FIFODATA1</a>;                    </div>
<div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a7c22baf33a9eb3c7f6b1862013ed1c62"> 7086</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a7c22baf33a9eb3c7f6b1862013ed1c62">ITCTRL</a>;                       </div>
<div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#ac0c34c5401cd08b1b4a7f94acd37b406"> 7087</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED5[39];               </div>
<div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a8e2c37c0787cfa1ca6294b08a8072d32"> 7088</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a8e2c37c0787cfa1ca6294b08a8072d32">CLAIMSET</a>;                     </div>
<div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a125b7b0836d09c6dc4382b1e5376fa5d"> 7089</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a125b7b0836d09c6dc4382b1e5376fa5d">CLAIMCLR</a>;                     </div>
<div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a1aa63e8d531bed018d061a1d88673add"> 7090</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  RESERVED6[8];                </div>
<div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a68de61da3c04bd88a968d748710a6594"> 7091</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a68de61da3c04bd88a968d748710a6594">DEVID</a>;                        </div>
<div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a2a04fc38ab8e81ca525370cd50d16ab9"> 7092</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a2a04fc38ab8e81ca525370cd50d16ab9">RESERVED7</a>;                   </div>
<div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#aa401f4bdb375776df6e98852a90235fa"> 7093</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#aa401f4bdb375776df6e98852a90235fa">PID4</a>;                         </div>
<div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a186b707313415a5ec8de12b64ee84e5e"> 7094</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a186b707313415a5ec8de12b64ee84e5e">PID5</a>;                         </div>
<div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a6104d5cb2cfdbb50d0dd70b870b1a993"> 7095</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a6104d5cb2cfdbb50d0dd70b870b1a993">PID6</a>;                         </div>
<div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a8928df0740235e76a4d6f2c687ed73cf"> 7096</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a8928df0740235e76a4d6f2c687ed73cf">PID7</a>;                         </div>
<div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a7c3c6e62246f061380ad156a72e6d1f6"> 7097</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a7c3c6e62246f061380ad156a72e6d1f6">PID0</a>;                         </div>
<div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a57a559a019c3ca8235fcd2a25da6f95a"> 7098</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a57a559a019c3ca8235fcd2a25da6f95a">PID1</a>;                         </div>
<div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a14c6a2f459fc20c01ce6d9064c4aa107"> 7099</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a14c6a2f459fc20c01ce6d9064c4aa107">PID2</a>;                         </div>
<div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#ab1a322de9da79f49942eb9f2f3f7c65a"> 7100</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#ab1a322de9da79f49942eb9f2f3f7c65a">PID3</a>;                         </div>
<div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#ac943f684085800f000c144c963af9fdf"> 7101</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#ac943f684085800f000c144c963af9fdf">CID0</a>;                         </div>
<div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a75585e058ea7e2429ac11b11f8ba6b02"> 7102</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a75585e058ea7e2429ac11b11f8ba6b02">CID1</a>;                         </div>
<div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#ac49800cd3a99b8e03102edc1193d79d0"> 7103</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#ac49800cd3a99b8e03102edc1193d79d0">CID2</a>;                         </div>
<div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___type.html#a9c64d6c24126910ec03c3646c8dd074d"> 7104</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_t_p_i_u___type.html#a9c64d6c24126910ec03c3646c8dd074d">CID3</a>;                         </div>
<div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;} <a class="code" href="struct_t_p_i_u___type.html">TPIU_Type</a>;</div>
<div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160; <span class="comment">/* End group TPIU_structs_GROUP </span></div>
<div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;</div>
<div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="comment">/* -----------     &#39;TPIU&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;</div>
<div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="comment">/* ------- SSPSR Bit Fields                         ------ */</span></div>
<div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gad9a0a37eac4d698f29e899be1a65e8ff"> 7121</a></span>&#160;<span class="preprocessor">#define TPIU_SSPSR_SWIDTH_MASK                   (0xFFFFFFFFUL &lt;&lt; TPIU_SSPSR_SWIDTH_SHIFT)           </span></div>
<div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga63a15b428b6cf702be51830cfe98a5ae"> 7122</a></span>&#160;<span class="preprocessor">#define TPIU_SSPSR_SWIDTH_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gafcc91977e3eb7722a06238c040ed8aac"> 7123</a></span>&#160;<span class="preprocessor">#define TPIU_SSPSR_SWIDTH(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_SSPSR_SWIDTH_SHIFT))&amp;TPIU_SSPSR_SWIDTH_MASK) </span></div>
<div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CSPSR Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gae49a27f5a8e54f05fd32c11e49d6bb73"> 7125</a></span>&#160;<span class="preprocessor">#define TPIU_CSPSR_CWIDTH_MASK                   (0xFFFFFFFFUL &lt;&lt; TPIU_CSPSR_CWIDTH_SHIFT)           </span></div>
<div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga42a7631e95e7a57838f36f7595708d3b"> 7126</a></span>&#160;<span class="preprocessor">#define TPIU_CSPSR_CWIDTH_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga4b5a9f95997d6792d41dbc6e33292bfe"> 7127</a></span>&#160;<span class="preprocessor">#define TPIU_CSPSR_CWIDTH(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_CSPSR_CWIDTH_SHIFT))&amp;TPIU_CSPSR_CWIDTH_MASK) </span></div>
<div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ACPR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga6e070d5dc89575b953313e651cd1275d"> 7129</a></span>&#160;<span class="preprocessor">#define TPIU_ACPR_PRESCALER_MASK                 (0x1FFFUL &lt;&lt; TPIU_ACPR_PRESCALER_SHIFT)             </span></div>
<div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga5c1482f302ae72f5c8b65ea7d0ae6ad1"> 7130</a></span>&#160;<span class="preprocessor">#define TPIU_ACPR_PRESCALER_SHIFT                0                                                   </span></div>
<div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga43f2e97c93f7114188bf7f8a6579c199"> 7131</a></span>&#160;<span class="preprocessor">#define TPIU_ACPR_PRESCALER(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_ACPR_PRESCALER_SHIFT))&amp;TPIU_ACPR_PRESCALER_MASK) </span></div>
<div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SPPR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga4eac2a42d572873bebbdcd967ba00e22"> 7133</a></span>&#160;<span class="preprocessor">#define TPIU_SPPR_TXMODE_MASK                    (0x03UL &lt;&lt; TPIU_SPPR_TXMODE_SHIFT)                  </span></div>
<div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga8a40bbfd8c39bf76377f5746467b5f31"> 7134</a></span>&#160;<span class="preprocessor">#define TPIU_SPPR_TXMODE_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gac7a50fd41dd573e5cff1f8a3ecb73b72"> 7135</a></span>&#160;<span class="preprocessor">#define TPIU_SPPR_TXMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_SPPR_TXMODE_SHIFT))&amp;TPIU_SPPR_TXMODE_MASK) </span></div>
<div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FFSR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga3a6dd58dafd43c95c113dd0eb5725d3c"> 7137</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_F1InProg_MASK                  (0x01UL &lt;&lt; TPIU_FFSR_F1InProg_SHIFT)                </span></div>
<div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga77dca8875cc8d02fcde9005b440b0bf0"> 7138</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_F1InProg_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gad891b5d82f2c9fd8c4b12f2ade698847"> 7139</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_F1InProg(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FFSR_F1InProg_SHIFT))&amp;TPIU_FFSR_F1InProg_MASK) </span></div>
<div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gab7fff7c9ecb265aa8acc3dfe1de723aa"> 7140</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_FtStopped_MASK                 (0x01UL &lt;&lt; TPIU_FFSR_FtStopped_SHIFT)               </span></div>
<div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga5924cfc5115de92dc2764094deea56bd"> 7141</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_FtStopped_SHIFT                1                                                   </span></div>
<div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gad63d33b4373bef49cf163b85748bccec"> 7142</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_FtStopped(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FFSR_FtStopped_SHIFT))&amp;TPIU_FFSR_FtStopped_MASK) </span></div>
<div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga8f864f11b62d9eedb8eab9f423c4a80c"> 7143</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_TCPresent_MASK                 (0x01UL &lt;&lt; TPIU_FFSR_TCPresent_SHIFT)               </span></div>
<div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga2f66f8c3eac4f4755c3c90e5ee2d63bc"> 7144</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_TCPresent_SHIFT                2                                                   </span></div>
<div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga9dac209cd2259980b1b4ed6b126c31cf"> 7145</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_TCPresent(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FFSR_TCPresent_SHIFT))&amp;TPIU_FFSR_TCPresent_MASK) </span></div>
<div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga931316115e245b90052739d5f55c5cc2"> 7146</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_FtNonStop_MASK                 (0x01UL &lt;&lt; TPIU_FFSR_FtNonStop_SHIFT)               </span></div>
<div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga1a6cd0cfca2ad5de038840119dc8e12e"> 7147</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_FtNonStop_SHIFT                3                                                   </span></div>
<div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaf2244161247c5386fdcdc230ccfc12b1"> 7148</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_FtNonStop(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FFSR_FtNonStop_SHIFT))&amp;TPIU_FFSR_FtNonStop_MASK) </span></div>
<div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FFCR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga335976fcd408b48b7b34d3a5c398d5c6"> 7150</a></span>&#160;<span class="preprocessor">#define TPIU_FFCR_EnFCont_MASK                   (0x01UL &lt;&lt; TPIU_FFCR_EnFCont_SHIFT)                 </span></div>
<div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga1c0be19634aff762836792f5e8af7a0a"> 7151</a></span>&#160;<span class="preprocessor">#define TPIU_FFCR_EnFCont_SHIFT                  1                                                   </span></div>
<div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga0610a741649ce779f107ed269470315d"> 7152</a></span>&#160;<span class="preprocessor">#define TPIU_FFCR_EnFCont(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FFCR_EnFCont_SHIFT))&amp;TPIU_FFCR_EnFCont_MASK) </span></div>
<div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga0dba5f9c0750228a946d9b5a82374494"> 7153</a></span>&#160;<span class="preprocessor">#define TPIU_FFCR_TrigIn_MASK                    (0x01UL &lt;&lt; TPIU_FFCR_TrigIn_SHIFT)                  </span></div>
<div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga6c34ce58213a66b77183873da0ea47c5"> 7154</a></span>&#160;<span class="preprocessor">#define TPIU_FFCR_TrigIn_SHIFT                   8                                                   </span></div>
<div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga483344dadc71ede207323b63878403a8"> 7155</a></span>&#160;<span class="preprocessor">#define TPIU_FFCR_TrigIn(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FFCR_TrigIn_SHIFT))&amp;TPIU_FFCR_TrigIn_MASK) </span></div>
<div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FSCR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaaee81d932fc781ab98b109c0aa50b03f"> 7157</a></span>&#160;<span class="preprocessor">#define TPIU_FSCR_CycCount_MASK                  (0xFFFUL &lt;&lt; TPIU_FSCR_CycCount_SHIFT)               </span></div>
<div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga558406066171d0c4fd265338c5821193"> 7158</a></span>&#160;<span class="preprocessor">#define TPIU_FSCR_CycCount_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga11b4e476f82d84543a926babf004f912"> 7159</a></span>&#160;<span class="preprocessor">#define TPIU_FSCR_CycCount(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FSCR_CycCount_SHIFT))&amp;TPIU_FSCR_CycCount_MASK) </span></div>
<div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TRIGGER Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga328ba21732af19403504d462cf5cc6aa"> 7161</a></span>&#160;<span class="preprocessor">#define TPIU_TRIGGER_TRIGGER_MASK                (0x01UL &lt;&lt; TPIU_TRIGGER_TRIGGER_SHIFT)              </span></div>
<div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gae3c27b2494a093a4029f360d50d1a6f4"> 7162</a></span>&#160;<span class="preprocessor">#define TPIU_TRIGGER_TRIGGER_SHIFT               0                                                   </span></div>
<div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga6a8fefd90c454d765b90e22c3872b117"> 7163</a></span>&#160;<span class="preprocessor">#define TPIU_TRIGGER_TRIGGER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_TRIGGER_TRIGGER_SHIFT))&amp;TPIU_TRIGGER_TRIGGER_MASK) </span></div>
<div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FIFODATA0 Bit Fields                     ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga0ea834735f6b4c434f1b78e3da9f3b6d"> 7165</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMdata0_MASK             (0xFFUL &lt;&lt; TPIU_FIFODATA0_ETMdata0_SHIFT)           </span></div>
<div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gafc350d58fcdac621ef5b9261eeca2cfd"> 7166</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMdata0_SHIFT            0                                                   </span></div>
<div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga330b8208bc53ffff85eb18504f50080b"> 7167</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMdata0(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA0_ETMdata0_SHIFT))&amp;TPIU_FIFODATA0_ETMdata0_MASK) </span></div>
<div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga39028fc780de41ea08450315b63371f5"> 7168</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMdata1_MASK             (0xFFUL &lt;&lt; TPIU_FIFODATA0_ETMdata1_SHIFT)           </span></div>
<div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga91c84cd580ee1d765ad95e27c3b87c63"> 7169</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMdata1_SHIFT            8                                                   </span></div>
<div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaa09aaae6627ba7adbb3cb690afebb999"> 7170</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMdata1(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA0_ETMdata1_SHIFT))&amp;TPIU_FIFODATA0_ETMdata1_MASK) </span></div>
<div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gac7ba03afc9c54aaa8df980d5b9f3889f"> 7171</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMdata2_MASK             (0xFFUL &lt;&lt; TPIU_FIFODATA0_ETMdata2_SHIFT)           </span></div>
<div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gabf1ab096d49c27021bb5310ae2eb29b5"> 7172</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMdata2_SHIFT            16                                                  </span></div>
<div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gad3c5720c5943743b45ea8d7ebb083065"> 7173</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMdata2(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA0_ETMdata2_SHIFT))&amp;TPIU_FIFODATA0_ETMdata2_MASK) </span></div>
<div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga435f831617bf4a4fd8c40bf2fdb16f48"> 7174</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMbytecount_MASK         (0x03UL &lt;&lt; TPIU_FIFODATA0_ETMbytecount_SHIFT)       </span></div>
<div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga4777b224e3e08538030d328f73fa2b3f"> 7175</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMbytecount_SHIFT        24                                                  </span></div>
<div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga522f3097337bfa2c87caa2c674294baa"> 7176</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMbytecount(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA0_ETMbytecount_SHIFT))&amp;TPIU_FIFODATA0_ETMbytecount_MASK) </span></div>
<div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga600e3ec62b9fb3fd103d15354ffbf728"> 7177</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMATVALID_MASK           (0x01UL &lt;&lt; TPIU_FIFODATA0_ETMATVALID_SHIFT)         </span></div>
<div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga7a8a0a077c8a8b2daef1d5eef607fa70"> 7178</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMATVALID_SHIFT          26                                                  </span></div>
<div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga07a69d265921535e75e22cc3265e476f"> 7179</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ETMATVALID(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA0_ETMATVALID_SHIFT))&amp;TPIU_FIFODATA0_ETMATVALID_MASK) </span></div>
<div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gadba9e09f8d20aa337d2f7e3c3bd4b514"> 7180</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ITMbytecount_MASK         (0x03UL &lt;&lt; TPIU_FIFODATA0_ITMbytecount_SHIFT)       </span></div>
<div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga80a3b985831ef2fa697d0914984428ed"> 7181</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ITMbytecount_SHIFT        27                                                  </span></div>
<div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gae41bae195c3bc314859a35557cb38e1e"> 7182</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ITMbytecount(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA0_ITMbytecount_SHIFT))&amp;TPIU_FIFODATA0_ITMbytecount_MASK) </span></div>
<div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga760e087f86abe7d4c12e53ada41b2188"> 7183</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ITMATVALID_MASK           (0x01UL &lt;&lt; TPIU_FIFODATA0_ITMATVALID_SHIFT)         </span></div>
<div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaaf6b836bafa25b68df026e6034bb4c25"> 7184</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ITMATVALID_SHIFT          29                                                  </span></div>
<div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gadd8679a2003599d910413b5597ec52fa"> 7185</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_ITMATVALID(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA0_ITMATVALID_SHIFT))&amp;TPIU_FIFODATA0_ITMATVALID_MASK) </span></div>
<div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ITATBCTR2 Bit Fields                     ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga198f1b08792201b0c8a46148309a3c2f"> 7187</a></span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR2_ATREADY1_ATREADY2_MASK    (0x01UL &lt;&lt; TPIU_ITATBCTR2_ATREADY1_ATREADY2_SHIFT)  </span></div>
<div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga6d6a37824e7dd79b0cb606e3f73d7179"> 7188</a></span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR2_ATREADY1_ATREADY2_SHIFT   0                                                   </span></div>
<div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga852e84c9e31768ff1aa940ba2109209e"> 7189</a></span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR2_ATREADY1_ATREADY2(x)      (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_ITATBCTR2_ATREADY1_ATREADY2_SHIFT))&amp;TPIU_ITATBCTR2_ATREADY1_ATREADY2_MASK) </span></div>
<div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ITATBCTR0 Bit Fields                     ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga78eccf0ed06c23f64ef57f063861f6e1"> 7191</a></span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR0_ATVALID1_ATVALID2_MASK    (0x01UL &lt;&lt; TPIU_ITATBCTR0_ATVALID1_ATVALID2_SHIFT)  </span></div>
<div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga69579f999a84a5c35f3c65d435c44615"> 7192</a></span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR0_ATVALID1_ATVALID2_SHIFT   0                                                   </span></div>
<div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaaf3e0420d14e5fc4172ec0d182146750"> 7193</a></span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR0_ATVALID1_ATVALID2(x)      (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_ITATBCTR0_ATVALID1_ATVALID2_SHIFT))&amp;TPIU_ITATBCTR0_ATVALID1_ATVALID2_MASK) </span></div>
<div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FIFODATA1 Bit Fields                     ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaf87714c2e6c339d70282b4470e38827d"> 7195</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMdata0_MASK             (0xFFUL &lt;&lt; TPIU_FIFODATA1_ITMdata0_SHIFT)           </span></div>
<div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga730de8362fb95bbd55d1fc67181e7e43"> 7196</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMdata0_SHIFT            0                                                   </span></div>
<div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga64fe9a5d58ec8781b897c3d0316ef77f"> 7197</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMdata0(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA1_ITMdata0_SHIFT))&amp;TPIU_FIFODATA1_ITMdata0_MASK) </span></div>
<div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gac92ff3e5df2658e03363e3055baf6b33"> 7198</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMdata1_MASK             (0xFFUL &lt;&lt; TPIU_FIFODATA1_ITMdata1_SHIFT)           </span></div>
<div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga53d0cfcbfe3c5f45f55ac5379bc05c76"> 7199</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMdata1_SHIFT            8                                                   </span></div>
<div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga0aa9e630733616f82ed4567003a143e4"> 7200</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMdata1(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA1_ITMdata1_SHIFT))&amp;TPIU_FIFODATA1_ITMdata1_MASK) </span></div>
<div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga9a22acaf225dcf565919c1460457b424"> 7201</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMdata2_MASK             (0xFFUL &lt;&lt; TPIU_FIFODATA1_ITMdata2_SHIFT)           </span></div>
<div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gac46bb90ed95f6472f943c0df34c7d994"> 7202</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMdata2_SHIFT            16                                                  </span></div>
<div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga1f7bed83df4d62bedd55869d75824173"> 7203</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMdata2(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA1_ITMdata2_SHIFT))&amp;TPIU_FIFODATA1_ITMdata2_MASK) </span></div>
<div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga35668638bcc563b980e46934a5d60717"> 7204</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ETMbytecount_MASK         (0x03UL &lt;&lt; TPIU_FIFODATA1_ETMbytecount_SHIFT)       </span></div>
<div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaed6a52202535b05a97293e65fec89e58"> 7205</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ETMbytecount_SHIFT        24                                                  </span></div>
<div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaed6e9065826255d3baa53e67bc6771de"> 7206</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ETMbytecount(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA1_ETMbytecount_SHIFT))&amp;TPIU_FIFODATA1_ETMbytecount_MASK) </span></div>
<div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaf39c5eabe9706fe972a1800325a2a732"> 7207</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ETMATVALID_MASK           (0x01UL &lt;&lt; TPIU_FIFODATA1_ETMATVALID_SHIFT)         </span></div>
<div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga35b492e5cbc8bc14f26613ad5e99b82d"> 7208</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ETMATVALID_SHIFT          26                                                  </span></div>
<div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gae3f3104d09acb9e0df0973f0b83a3a57"> 7209</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ETMATVALID(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA1_ETMATVALID_SHIFT))&amp;TPIU_FIFODATA1_ETMATVALID_MASK) </span></div>
<div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga12c3baff93e795844e55944b6f63919d"> 7210</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMbytecount_MASK         (0x03UL &lt;&lt; TPIU_FIFODATA1_ITMbytecount_SHIFT)       </span></div>
<div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga034d8c0f5fafe7e37e93328af95dedb1"> 7211</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMbytecount_SHIFT        27                                                  </span></div>
<div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gadbce8fc2ef955d44db31eb89da36d57a"> 7212</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMbytecount(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA1_ITMbytecount_SHIFT))&amp;TPIU_FIFODATA1_ITMbytecount_MASK) </span></div>
<div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga423c88350cdbc1fedde493d670aa18d3"> 7213</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMATVALID_MASK           (0x01UL &lt;&lt; TPIU_FIFODATA1_ITMATVALID_SHIFT)         </span></div>
<div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gacd66d153729b14300836441d7f5310b6"> 7214</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMATVALID_SHIFT          29                                                  </span></div>
<div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaed901b7057487b0c272e1f6c6bf0a132"> 7215</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_ITMATVALID(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_FIFODATA1_ITMATVALID_SHIFT))&amp;TPIU_FIFODATA1_ITMATVALID_MASK) </span></div>
<div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ITCTRL Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaf73374351f6f3eae440606e219bc1ff1"> 7217</a></span>&#160;<span class="preprocessor">#define TPIU_ITCTRL_Mode_MASK                    (0x03UL &lt;&lt; TPIU_ITCTRL_Mode_SHIFT)                  </span></div>
<div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga74540f31f188e99695d796ffcdf2c38b"> 7218</a></span>&#160;<span class="preprocessor">#define TPIU_ITCTRL_Mode_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaed4716523c72df60c17ddc0655e9073b"> 7219</a></span>&#160;<span class="preprocessor">#define TPIU_ITCTRL_Mode(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_ITCTRL_Mode_SHIFT))&amp;TPIU_ITCTRL_Mode_MASK) </span></div>
<div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLAIMSET Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga051d5777ade058f270b07d821be04fc3"> 7221</a></span>&#160;<span class="preprocessor">#define TPIU_CLAIMSET_CLAIMSET_MASK              (0x0FUL &lt;&lt; TPIU_CLAIMSET_CLAIMSET_SHIFT)            </span></div>
<div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga14b32ab849e9f7e74cdcea8d759b24ff"> 7222</a></span>&#160;<span class="preprocessor">#define TPIU_CLAIMSET_CLAIMSET_SHIFT             0                                                   </span></div>
<div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga8419126b4f025fc5d29095d0fe199f65"> 7223</a></span>&#160;<span class="preprocessor">#define TPIU_CLAIMSET_CLAIMSET(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_CLAIMSET_CLAIMSET_SHIFT))&amp;TPIU_CLAIMSET_CLAIMSET_MASK) </span></div>
<div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLAIMCLR Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gada9deef38f28eeea9c8353e34015662a"> 7225</a></span>&#160;<span class="preprocessor">#define TPIU_CLAIMCLR_CLAIMCLR_MASK              (0x0FUL &lt;&lt; TPIU_CLAIMCLR_CLAIMCLR_SHIFT)            </span></div>
<div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaca51f65191c1630089527c7b9d6e1961"> 7226</a></span>&#160;<span class="preprocessor">#define TPIU_CLAIMCLR_CLAIMCLR_SHIFT             0                                                   </span></div>
<div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga7967e7722fa08b9a2d920c2cb45fbee6"> 7227</a></span>&#160;<span class="preprocessor">#define TPIU_CLAIMCLR_CLAIMCLR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_CLAIMCLR_CLAIMCLR_SHIFT))&amp;TPIU_CLAIMCLR_CLAIMCLR_MASK) </span></div>
<div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- DEVID Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga6afd7f05491d06f4126f2b619905a3ee"> 7229</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_NumberOfTraceInputs_MASK      (0x1FUL &lt;&lt; TPIU_DEVID_NumberOfTraceInputs_SHIFT)    </span></div>
<div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga0a34355a929187991aa2a40696146ad3"> 7230</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_NumberOfTraceInputs_SHIFT     0                                                   </span></div>
<div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gad1e0e06b713da008da8ebe06f4777823"> 7231</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_NumberOfTraceInputs(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_DEVID_NumberOfTraceInputs_SHIFT))&amp;TPIU_DEVID_NumberOfTraceInputs_MASK) </span></div>
<div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga0a239acfa61a7397da55210a253c38b8"> 7232</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_TRACECELKIN_MASK              (0x01UL &lt;&lt; TPIU_DEVID_TRACECELKIN_SHIFT)            </span></div>
<div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gac170721a1f52ff5f8de3f4867171ea1b"> 7233</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_TRACECELKIN_SHIFT             5                                                   </span></div>
<div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaaa0e4e144581ee9edc14370378afdc9f"> 7234</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_TRACECELKIN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_DEVID_TRACECELKIN_SHIFT))&amp;TPIU_DEVID_TRACECELKIN_MASK) </span></div>
<div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gad61a286ca29a0dfa941f5bc1a16614cb"> 7235</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_MinimumBufferSize_MASK        (0x07UL &lt;&lt; TPIU_DEVID_MinimumBufferSize_SHIFT)      </span></div>
<div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga1c8fb2eb0ae0984f5330d6a06b254bdd"> 7236</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_MinimumBufferSize_SHIFT       6                                                   </span></div>
<div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga4b27af150b1f9ef0c7dbe21b63e1e05b"> 7237</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_MinimumBufferSize(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_DEVID_MinimumBufferSize_SHIFT))&amp;TPIU_DEVID_MinimumBufferSize_MASK) </span></div>
<div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gae9fdbb67062f054540f275d9be2c67be"> 7238</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_TraceAndClockModes_MASK       (0x01UL &lt;&lt; TPIU_DEVID_TraceAndClockModes_SHIFT)     </span></div>
<div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga44e9408bca8ea41a8300995356548cd4"> 7239</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_TraceAndClockModes_SHIFT      9                                                   </span></div>
<div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaed73380008a486f7a223b7886030f956"> 7240</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_TraceAndClockModes(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_DEVID_TraceAndClockModes_SHIFT))&amp;TPIU_DEVID_TraceAndClockModes_MASK) </span></div>
<div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga59224145decd5c53e83d500c7a2c2ba7"> 7241</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_Manchester_MASK               (0x01UL &lt;&lt; TPIU_DEVID_Manchester_SHIFT)             </span></div>
<div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga952825a8da22b62bffb0b28a97d7a617"> 7242</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_Manchester_SHIFT              10                                                  </span></div>
<div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga38bd7c435ba78403fbd3cefdc75bf079"> 7243</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_Manchester(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_DEVID_Manchester_SHIFT))&amp;TPIU_DEVID_Manchester_MASK) </span></div>
<div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaea2fdced2c9bfc2e5c05495cd70daeaa"> 7244</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_NRZ_MASK                      (0x01UL &lt;&lt; TPIU_DEVID_NRZ_SHIFT)                    </span></div>
<div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga0d8ab0b8804d4c9ae4c89dc6ef610e05"> 7245</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_NRZ_SHIFT                     11                                                  </span></div>
<div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gac7225e94181262a99f4444014954a057"> 7246</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_NRZ(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_DEVID_NRZ_SHIFT))&amp;TPIU_DEVID_NRZ_MASK) </span></div>
<div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PID4 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gae5a498e8b5f198cf7bd3648a0b0a5015"> 7248</a></span>&#160;<span class="preprocessor">#define TPIU_PID4_JEP106_MASK                    (0x0FUL &lt;&lt; TPIU_PID4_JEP106_SHIFT)                  </span></div>
<div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gad949443999b7867b0107e2e123ca8529"> 7249</a></span>&#160;<span class="preprocessor">#define TPIU_PID4_JEP106_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga551b99fa66507acf9b637a8296437cdc"> 7250</a></span>&#160;<span class="preprocessor">#define TPIU_PID4_JEP106(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_PID4_JEP106_SHIFT))&amp;TPIU_PID4_JEP106_MASK) </span></div>
<div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga09ee3c804f17599b45ef053ec38e410f"> 7251</a></span>&#160;<span class="preprocessor">#define TPIU_PID4_c4KB_MASK                      (0x0FUL &lt;&lt; TPIU_PID4_c4KB_SHIFT)                    </span></div>
<div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gacfa61756f04855e678c1f0844d185923"> 7252</a></span>&#160;<span class="preprocessor">#define TPIU_PID4_c4KB_SHIFT                     4                                                   </span></div>
<div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga473230d4d696a2b3ca8cfce06fab7a79"> 7253</a></span>&#160;<span class="preprocessor">#define TPIU_PID4_c4KB(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_PID4_c4KB_SHIFT))&amp;TPIU_PID4_c4KB_MASK) </span></div>
<div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PID5 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="comment">/* ------- PID6 Bit Fields                          ------ */</span></div>
<div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="comment">/* ------- PID7 Bit Fields                          ------ */</span></div>
<div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="comment">/* ------- PID0 Bit Fields                          ------ */</span></div>
<div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga245a32238443b0e90ad432eb22351180"> 7258</a></span>&#160;<span class="preprocessor">#define TPIU_PID0_PartNumber_MASK                (0xFFUL &lt;&lt; TPIU_PID0_PartNumber_SHIFT)              </span></div>
<div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga60f9c62bd941856e5e0bb3502d246a1e"> 7259</a></span>&#160;<span class="preprocessor">#define TPIU_PID0_PartNumber_SHIFT               0                                                   </span></div>
<div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gac6540a359b9fe4048c078c2f642acab4"> 7260</a></span>&#160;<span class="preprocessor">#define TPIU_PID0_PartNumber(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_PID0_PartNumber_SHIFT))&amp;TPIU_PID0_PartNumber_MASK) </span></div>
<div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PID1 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaf8526bd2d4982efe587387154993dadd"> 7262</a></span>&#160;<span class="preprocessor">#define TPIU_PID1_PartNumber_MASK                (0x0FUL &lt;&lt; TPIU_PID1_PartNumber_SHIFT)              </span></div>
<div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gadd0ac9f404e539e1ef2ff8062d3cb151"> 7263</a></span>&#160;<span class="preprocessor">#define TPIU_PID1_PartNumber_SHIFT               0                                                   </span></div>
<div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga493168c5214fc05658529e676c4b12f0"> 7264</a></span>&#160;<span class="preprocessor">#define TPIU_PID1_PartNumber(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_PID1_PartNumber_SHIFT))&amp;TPIU_PID1_PartNumber_MASK) </span></div>
<div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga39e5b3a770943b0e86ea29840f87103d"> 7265</a></span>&#160;<span class="preprocessor">#define TPIU_PID1_JEP106_identity_code_MASK      (0x0FUL &lt;&lt; TPIU_PID1_JEP106_identity_code_SHIFT)    </span></div>
<div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga00f84d51fe883cc7fe11769ed6c4b79d"> 7266</a></span>&#160;<span class="preprocessor">#define TPIU_PID1_JEP106_identity_code_SHIFT     4                                                   </span></div>
<div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga490d8f7a2f0f4535dd293727a0ff4395"> 7267</a></span>&#160;<span class="preprocessor">#define TPIU_PID1_JEP106_identity_code(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_PID1_JEP106_identity_code_SHIFT))&amp;TPIU_PID1_JEP106_identity_code_MASK) </span></div>
<div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PID2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gad686a2d3cdc0b25f7457a7157edc7ef2"> 7269</a></span>&#160;<span class="preprocessor">#define TPIU_PID2_JEP106_identity_code_MASK      (0x07UL &lt;&lt; TPIU_PID2_JEP106_identity_code_SHIFT)    </span></div>
<div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga311f1ea576252e4da6f416ddc1110906"> 7270</a></span>&#160;<span class="preprocessor">#define TPIU_PID2_JEP106_identity_code_SHIFT     0                                                   </span></div>
<div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga0bb578af246c0ae2201ef0d7db503edd"> 7271</a></span>&#160;<span class="preprocessor">#define TPIU_PID2_JEP106_identity_code(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_PID2_JEP106_identity_code_SHIFT))&amp;TPIU_PID2_JEP106_identity_code_MASK) </span></div>
<div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gad4a8fc95ec9a8ff47d35219bf24e8913"> 7272</a></span>&#160;<span class="preprocessor">#define TPIU_PID2_Revision_MASK                  (0x0FUL &lt;&lt; TPIU_PID2_Revision_SHIFT)                </span></div>
<div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga817781e920488c0521c5cb38d3ac9b38"> 7273</a></span>&#160;<span class="preprocessor">#define TPIU_PID2_Revision_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gac6e71da546c73ccce39f6ef197ea26bb"> 7274</a></span>&#160;<span class="preprocessor">#define TPIU_PID2_Revision(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_PID2_Revision_SHIFT))&amp;TPIU_PID2_Revision_MASK) </span></div>
<div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PID3 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga95eddab7e5c9ca6fa30dc44be67eb163"> 7276</a></span>&#160;<span class="preprocessor">#define TPIU_PID3_CustomerModified_MASK          (0x0FUL &lt;&lt; TPIU_PID3_CustomerModified_SHIFT)        </span></div>
<div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaf48f8c29efb2429fe8c8d7096090dc3e"> 7277</a></span>&#160;<span class="preprocessor">#define TPIU_PID3_CustomerModified_SHIFT         0                                                   </span></div>
<div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga87cd9c941dab8baf8eb10164c7e55581"> 7278</a></span>&#160;<span class="preprocessor">#define TPIU_PID3_CustomerModified(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_PID3_CustomerModified_SHIFT))&amp;TPIU_PID3_CustomerModified_MASK) </span></div>
<div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gad04e02e219c8862d893064bedd7df815"> 7279</a></span>&#160;<span class="preprocessor">#define TPIU_PID3_RevAnd_MASK                    (0x0FUL &lt;&lt; TPIU_PID3_RevAnd_SHIFT)                  </span></div>
<div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga77cb53c1ba71d40d7b40e9a6125d148d"> 7280</a></span>&#160;<span class="preprocessor">#define TPIU_PID3_RevAnd_SHIFT                   4                                                   </span></div>
<div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga84daa512f0149a74e992d7a48407c742"> 7281</a></span>&#160;<span class="preprocessor">#define TPIU_PID3_RevAnd(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_PID3_RevAnd_SHIFT))&amp;TPIU_PID3_RevAnd_MASK) </span></div>
<div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CID0 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga80f3e3cca588fed9be8f3483616e3ecd"> 7283</a></span>&#160;<span class="preprocessor">#define TPIU_CID0_Preamble_MASK                  (0xFFUL &lt;&lt; TPIU_CID0_Preamble_SHIFT)                </span></div>
<div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga82da482256076413886ef3e006658d8d"> 7284</a></span>&#160;<span class="preprocessor">#define TPIU_CID0_Preamble_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gadfc42e7235d0f4cd64c6abc52b6685d2"> 7285</a></span>&#160;<span class="preprocessor">#define TPIU_CID0_Preamble(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_CID0_Preamble_SHIFT))&amp;TPIU_CID0_Preamble_MASK) </span></div>
<div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CID1 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga087f32a1067b830c956f36db12cb87ba"> 7287</a></span>&#160;<span class="preprocessor">#define TPIU_CID1_Preamble_MASK                  (0x0FUL &lt;&lt; TPIU_CID1_Preamble_SHIFT)                </span></div>
<div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga7b6878abe927d49759a526a736f2aeec"> 7288</a></span>&#160;<span class="preprocessor">#define TPIU_CID1_Preamble_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga86d38336dc6bbd640aee3ff458a5c964"> 7289</a></span>&#160;<span class="preprocessor">#define TPIU_CID1_Preamble(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_CID1_Preamble_SHIFT))&amp;TPIU_CID1_Preamble_MASK) </span></div>
<div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga89398d9d3a7ed3e54cc1f2bd914b9991"> 7290</a></span>&#160;<span class="preprocessor">#define TPIU_CID1_ComponentClass_MASK            (0x0FUL &lt;&lt; TPIU_CID1_ComponentClass_SHIFT)          </span></div>
<div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gacd2e2dcc371ea8c3f53f41289582d4a1"> 7291</a></span>&#160;<span class="preprocessor">#define TPIU_CID1_ComponentClass_SHIFT           4                                                   </span></div>
<div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga4c18fece54b44efdfb2051a57536f734"> 7292</a></span>&#160;<span class="preprocessor">#define TPIU_CID1_ComponentClass(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_CID1_ComponentClass_SHIFT))&amp;TPIU_CID1_ComponentClass_MASK) </span></div>
<div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CID2 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga5cdebfdc7e244020e4dc15b85f44b34b"> 7294</a></span>&#160;<span class="preprocessor">#define TPIU_CID2_Preamble_MASK                  (0xFFUL &lt;&lt; TPIU_CID2_Preamble_SHIFT)                </span></div>
<div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga64f9cc817a0495ebe9bce3eeea80d5e2"> 7295</a></span>&#160;<span class="preprocessor">#define TPIU_CID2_Preamble_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#gaf789bed89c38a5b0abd9124b747bf6df"> 7296</a></span>&#160;<span class="preprocessor">#define TPIU_CID2_Preamble(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_CID2_Preamble_SHIFT))&amp;TPIU_CID2_Preamble_MASK) </span></div>
<div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CID3 Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga64b9c63fa00e189d21741319c2b4a301"> 7298</a></span>&#160;<span class="preprocessor">#define TPIU_CID3_Preamble_MASK                  (0xFFUL &lt;&lt; TPIU_CID3_Preamble_SHIFT)                </span></div>
<div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga051c8eeb1d59e0a98182621a5f9a1106"> 7299</a></span>&#160;<span class="preprocessor">#define TPIU_CID3_Preamble_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___masks___g_r_o_u_p.html#ga104e2b708cfa70de61e17fc1143e9b8d"> 7300</a></span>&#160;<span class="preprocessor">#define TPIU_CID3_Preamble(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TPIU_CID3_Preamble_SHIFT))&amp;TPIU_CID3_Preamble_MASK)  </span><span class="comment">/* End group TPIU_Register_Masks_GROUP </span></div>
<div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;</div>
<div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="comment">/* TPIU - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___t_p_i_u___peripheral__access__layer___g_r_o_u_p.html#ga3d0898f05bb7e0984ea19da0b0398cda"> 7306</a></span>&#160;<span class="preprocessor">#define TPIU_BasePtr                   0xE0040000UL </span></div>
<div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="group___t_p_i_u___peripheral__access__layer___g_r_o_u_p.html#ga2e01b711a5ee531ec7d9b828e9e50c1e"> 7307</a></span>&#160;<span class="preprocessor">#define TPIU                           ((TPIU_Type *) TPIU_BasePtr) </span></div>
<div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group___t_p_i_u___peripheral__access__layer___g_r_o_u_p.html#ga9294dc3ec1881014ac83408db60de6a0"> 7308</a></span>&#160;<span class="preprocessor">#define TPIU_BASE_PTR                  (TPIU) </span></div>
<div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group TPIU_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;</div>
<div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="comment">/* ================           UART0 (file:UART0_MK11D5_C7816)       ================ */</span></div>
<div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;</div>
<div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html"> 7330</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       UART0 Structure                                              */</span></div>
<div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a64b68e0c2e2c00962c1f6ff05768a247"> 7331</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a64b68e0c2e2c00962c1f6ff05768a247">BDH</a>;                          </div>
<div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a82d811085ff9f014e2412f0306ca99cc"> 7332</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a82d811085ff9f014e2412f0306ca99cc">BDL</a>;                          </div>
<div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a7d2060193a370f0e9a31ccbcc18324af"> 7333</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a7d2060193a370f0e9a31ccbcc18324af">C1</a>;                           </div>
<div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a4050bfe335adcde0e5b87823ea26bc28"> 7334</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a4050bfe335adcde0e5b87823ea26bc28">C2</a>;                           </div>
<div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ab085fb9bbfccce5ace6b752d9784ee26"> 7335</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_a_r_t___type.html#ab085fb9bbfccce5ace6b752d9784ee26">S1</a>;                           </div>
<div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ad9178df20b457eace88576a7cb26d75d"> 7336</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#ad9178df20b457eace88576a7cb26d75d">S2</a>;                           </div>
<div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a23270f53f190afb3fe05203af6bc0059"> 7337</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a23270f53f190afb3fe05203af6bc0059">C3</a>;                           </div>
<div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#af5e2df4671867807c472469a394c0619"> 7338</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#af5e2df4671867807c472469a394c0619">D</a>;                            </div>
<div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a73acabe00975b26ce347736f07c80925"> 7339</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a73acabe00975b26ce347736f07c80925">MA1</a>;                          </div>
<div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a32e576e5777a71fe5d082448e7a452ed"> 7340</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a32e576e5777a71fe5d082448e7a452ed">MA2</a>;                          </div>
<div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#aaefdf66d5b1fa972353e74c01dbbfa95"> 7341</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#aaefdf66d5b1fa972353e74c01dbbfa95">C4</a>;                           </div>
<div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ad807dc965307ce5a463d79158802b3a3"> 7342</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#ad807dc965307ce5a463d79158802b3a3">C5</a>;                           </div>
<div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a7d4dbb62f5f502e4e6190f7574d6e372"> 7343</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a7d4dbb62f5f502e4e6190f7574d6e372">ED</a>;                           </div>
<div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#af9d2946e7652e7f1a1bf56fa019ffaf0"> 7344</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#af9d2946e7652e7f1a1bf56fa019ffaf0">MODEM</a>;                        </div>
<div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ad836545a70769f43817e1cc2b4e1af00"> 7345</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#ad836545a70769f43817e1cc2b4e1af00">IR</a>;                           </div>
<div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a7d309f97efdb8fe69f5bcba901199113"> 7346</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a7d309f97efdb8fe69f5bcba901199113">RESERVED0</a>;                   </div>
<div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#acd53b65af524f9b87c0dc07ccfb922cc"> 7347</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#acd53b65af524f9b87c0dc07ccfb922cc">PFIFO</a>;                        </div>
<div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a1789480a2f51e46911338c5837a6fc68"> 7348</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a1789480a2f51e46911338c5837a6fc68">CFIFO</a>;                        </div>
<div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a288d7a13955e4a2637a2021d9ba2e0a8"> 7349</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a288d7a13955e4a2637a2021d9ba2e0a8">SFIFO</a>;                        </div>
<div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a7ab7656c715ebc0ab2632f35903f2a42"> 7350</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a7ab7656c715ebc0ab2632f35903f2a42">TWFIFO</a>;                       </div>
<div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a84b8e4511219e743ccd3308ac0290572"> 7351</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a84b8e4511219e743ccd3308ac0290572">TCFIFO</a>;                       </div>
<div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a2d214e3cdbe0ac2d09bcf20ab132439e"> 7352</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a2d214e3cdbe0ac2d09bcf20ab132439e">RWFIFO</a>;                       </div>
<div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ac56a9dbfe3a97f625a4cb0a787303c2d"> 7353</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_a_r_t___type.html#ac56a9dbfe3a97f625a4cb0a787303c2d">RCFIFO</a>;                       </div>
<div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ac6e72f7a82b0758e0fdabce3543c8070"> 7354</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_a_r_t___type.html#ac6e72f7a82b0758e0fdabce3543c8070">RESERVED1</a>;                   </div>
<div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a289733e31a513073ee9a94532afc2b72"> 7355</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a289733e31a513073ee9a94532afc2b72">C7816</a>;                        </div>
<div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a970303bbe82348655affe06e79e8f6e3"> 7356</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a970303bbe82348655affe06e79e8f6e3">IE7816</a>;                       </div>
<div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a3ad7c2421ffeffae79c6c92b40d4751c"> 7357</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a3ad7c2421ffeffae79c6c92b40d4751c">IS7816</a>;                       </div>
<div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;   <span class="keyword">union </span>{                                      </div>
<div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ac028c928dc9241242a6d7779cdca9c54"> 7359</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#ac028c928dc9241242a6d7779cdca9c54">WP7816T0</a>;                  </div>
<div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a1625db48274abc3bf18616664866b81c"> 7360</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a1625db48274abc3bf18616664866b81c">WP7816T1</a>;                  </div>
<div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;   };</div>
<div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a3c5baa7756fc680009fd014c7ffb6a0f"> 7362</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a3c5baa7756fc680009fd014c7ffb6a0f">WN7816</a>;                       </div>
<div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a5fc0251bba4980051f8991db62e18c2a"> 7363</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#a5fc0251bba4980051f8991db62e18c2a">WF7816</a>;                       </div>
<div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#adb5e3ab142d426d631595daaf8e5220e"> 7364</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#adb5e3ab142d426d631595daaf8e5220e">ET7816</a>;                       </div>
<div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ac13e6db552f61befb71ea95d93af7dee"> 7365</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t___type.html#ac13e6db552f61befb71ea95d93af7dee">TL7816</a>;                       </div>
<div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;} <a class="code" href="struct_u_a_r_t___type.html">UART_Type</a>;</div>
<div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160; <span class="comment">/* End group UART_structs_GROUP </span></div>
<div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;</div>
<div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="comment">/* -----------     &#39;UART0&#39; Position &amp; Mask macros                       ----------- */</span></div>
<div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;</div>
<div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="comment">/* ------- BDH Bit Fields                           ------ */</span></div>
<div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga2680dc8176b0c933b4a1b77c5dbb64b7"> 7382</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        (0x1FUL &lt;&lt; UART_BDH_SBR_SHIFT)                      </span></div>
<div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac38d8a98be282d97c4837597a6c02cda"> 7383</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga7d337242135cdbd812b7da47758fbdb6"> 7384</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBR_SHIFT))&amp;UART_BDH_SBR_MASK) </span></div>
<div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga0882debd8f2c52d4ab8461b22b6519d9"> 7385</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    (0x01UL &lt;&lt; UART_BDH_RXEDGIE_SHIFT)                  </span></div>
<div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga97c5d15ae3144492e364744236aa10f7"> 7386</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   6                                                   </span></div>
<div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga2f219c309508a7b5a350e2b5cdb1f0bf"> 7387</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_RXEDGIE_SHIFT))&amp;UART_BDH_RXEDGIE_MASK) </span></div>
<div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga88fb29d1cb045a09e851a31c689ef60e"> 7388</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     (0x01UL &lt;&lt; UART_BDH_LBKDIE_SHIFT)                   </span></div>
<div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gace1227bd2507a7c5df95398e097cb7af"> 7389</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf83a19b13a4cc75386904298b32c62a4"> 7390</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_LBKDIE_SHIFT))&amp;UART_BDH_LBKDIE_MASK) </span></div>
<div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- BDL Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga4471e77a5cfda8db1950aac0b204d964"> 7392</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        (0xFFUL &lt;&lt; UART_BDL_SBR_SHIFT)                      </span></div>
<div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gad59af590652e14fd8d4a0d46ce48205a"> 7393</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga558b42c8b256ac9201985ce5c618f642"> 7394</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDL_SBR_SHIFT))&amp;UART_BDL_SBR_MASK) </span></div>
<div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C1 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga5a1c05b549b94de9232fbac665b3f584"> 7396</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          (0x01UL &lt;&lt; UART_C1_PT_SHIFT)                        </span></div>
<div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga1638e7faa5063dab6afd34353fde4c89"> 7397</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_SHIFT                         0                                                   </span></div>
<div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf1c2f3c8a89397e4ccce509a2800250a"> 7398</a></span>&#160;<span class="preprocessor">#define UART_C1_PT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_PT_SHIFT))&amp;UART_C1_PT_MASK) </span></div>
<div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga0204f696872c2e5f92413bb11d0170d1"> 7399</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_MASK                          (0x01UL &lt;&lt; UART_C1_PE_SHIFT)                        </span></div>
<div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga1113f7bea6e6612fcc04db049d41cd1e"> 7400</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_SHIFT                         1                                                   </span></div>
<div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga5aa3c8b737df2a5511d41513d4e4533f"> 7401</a></span>&#160;<span class="preprocessor">#define UART_C1_PE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_PE_SHIFT))&amp;UART_C1_PE_MASK) </span></div>
<div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga52e0789bf5650788a4ecbed75cd2b3d3"> 7402</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_MASK                         (0x01UL &lt;&lt; UART_C1_ILT_SHIFT)                       </span></div>
<div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6066d98a54cf4ba19f40a196a0bd3ee0"> 7403</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_SHIFT                        2                                                   </span></div>
<div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga1598f03dbad6c945f32558c959ac6395"> 7404</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_ILT_SHIFT))&amp;UART_C1_ILT_MASK) </span></div>
<div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga84ef48b565c1e3526a3c392b8ce9cf83"> 7405</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_MASK                        (0x01UL &lt;&lt; UART_C1_WAKE_SHIFT)                      </span></div>
<div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac7a94bf100cb9654ac28fe9e58b1db42"> 7406</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga3a2197e67db725e3c544ba09ad5e0bbf"> 7407</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_WAKE_SHIFT))&amp;UART_C1_WAKE_MASK) </span></div>
<div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gabbe5c7cb60072d535d068446606414c5"> 7408</a></span>&#160;<span class="preprocessor">#define UART_C1_M_MASK                           (0x01UL &lt;&lt; UART_C1_M_SHIFT)                         </span></div>
<div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga591070f161ecf5cf35b0e6927b5e4c77"> 7409</a></span>&#160;<span class="preprocessor">#define UART_C1_M_SHIFT                          4                                                   </span></div>
<div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga3af9677680bdf096bee0166fef054578"> 7410</a></span>&#160;<span class="preprocessor">#define UART_C1_M(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_M_SHIFT))&amp;UART_C1_M_MASK) </span></div>
<div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaaeb3cc3491cd77f71150bfa9cce03518"> 7411</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_MASK                        (0x01UL &lt;&lt; UART_C1_RSRC_SHIFT)                      </span></div>
<div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac773b486d570b26d17a7d522016f683a"> 7412</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gada4ce6830d36936f49a6877cbf95ef88"> 7413</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_RSRC_SHIFT))&amp;UART_C1_RSRC_MASK) </span></div>
<div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga466f5bf7b0cd3c3517da3a6c6a9baaac"> 7414</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    (0x01UL &lt;&lt; UART_C1_UARTSWAI_SHIFT)                  </span></div>
<div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac7888d995fd947613eea08bdee534ffc"> 7415</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   6                                                   </span></div>
<div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga24b2a5dabba09b799a98658f73767eca"> 7416</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_UARTSWAI_SHIFT))&amp;UART_C1_UARTSWAI_MASK) </span></div>
<div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga08f1bbd905640d81967f9fb6d4ed8ec8"> 7417</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_MASK                       (0x01UL &lt;&lt; UART_C1_LOOPS_SHIFT)                     </span></div>
<div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac6beea8a7bad0b0fc3c3535f629fcf3a"> 7418</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaa1bea216b81e950a7517643e4c53f1b8"> 7419</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C1_LOOPS_SHIFT))&amp;UART_C1_LOOPS_MASK) </span></div>
<div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C2 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga8d243e5b3a3ece12bdeca818bacb15ee"> 7421</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         (0x01UL &lt;&lt; UART_C2_SBK_SHIFT)                       </span></div>
<div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga94f62ff8a45a08ae54b40da725fb245b"> 7422</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga5d861d856f5540b2349706263333089b"> 7423</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_SBK_SHIFT))&amp;UART_C2_SBK_MASK) </span></div>
<div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga279868a42acca3c1eeba8c53bb94b208"> 7424</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_MASK                         (0x01UL &lt;&lt; UART_C2_RWU_SHIFT)                       </span></div>
<div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaa163993d547a96c2ea002ff52e6b0971"> 7425</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_SHIFT                        1                                                   </span></div>
<div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gadbfac0194fbb2ff77f387fc784c43db9"> 7426</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_RWU_SHIFT))&amp;UART_C2_RWU_MASK) </span></div>
<div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga181a8e8fd0f780d45f1bff7c76836fe5"> 7427</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_MASK                          (0x01UL &lt;&lt; UART_C2_RE_SHIFT)                        </span></div>
<div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga65bf907ff7aaa0afeb5a3c34ff3a4b2c"> 7428</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_SHIFT                         2                                                   </span></div>
<div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gabc3ac11f306e028e40b72324f9ad2134"> 7429</a></span>&#160;<span class="preprocessor">#define UART_C2_RE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_RE_SHIFT))&amp;UART_C2_RE_MASK) </span></div>
<div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga3ac02e42b689641339aadf50ba868492"> 7430</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_MASK                          (0x01UL &lt;&lt; UART_C2_TE_SHIFT)                        </span></div>
<div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga249d6d4f12178dac9cb19afecf1b165c"> 7431</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_SHIFT                         3                                                   </span></div>
<div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga5d3a9fe7e0515bf26c00deeb9feee1f7"> 7432</a></span>&#160;<span class="preprocessor">#define UART_C2_TE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_TE_SHIFT))&amp;UART_C2_TE_MASK) </span></div>
<div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga646831f578232754b613c506d70eb282"> 7433</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_MASK                        (0x01UL &lt;&lt; UART_C2_ILIE_SHIFT)                      </span></div>
<div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaccb0ebb3f9bca9de659c4935cd895b06"> 7434</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga474c8e26d806cf79cbddfdf496fc0364"> 7435</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_ILIE_SHIFT))&amp;UART_C2_ILIE_MASK) </span></div>
<div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaa2cb31ebff38bb70191a8852eb0216aa"> 7436</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_MASK                         (0x01UL &lt;&lt; UART_C2_RIE_SHIFT)                       </span></div>
<div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga586c552161616eeaf685b689dde5543a"> 7437</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_SHIFT                        5                                                   </span></div>
<div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaed8f6d904d9a0d90e1d229c80feba333"> 7438</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_RIE_SHIFT))&amp;UART_C2_RIE_MASK) </span></div>
<div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga74dd6677d7d42454ae44951e847f13bc"> 7439</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_MASK                        (0x01UL &lt;&lt; UART_C2_TCIE_SHIFT)                      </span></div>
<div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga65e55db1b4ca8940fee39d77256fbcaf"> 7440</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_SHIFT                       6                                                   </span></div>
<div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gad31f5502fa085d8e935b3b0b39e2bc1c"> 7441</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_TCIE_SHIFT))&amp;UART_C2_TCIE_MASK) </span></div>
<div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga0b4f935e44fda4076d7c8964c9d1e409"> 7442</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_MASK                         (0x01UL &lt;&lt; UART_C2_TIE_SHIFT)                       </span></div>
<div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaa216636f49f8f34524a376362792be1c"> 7443</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_SHIFT                        7                                                   </span></div>
<div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gabf3aa2f03e44054106f21bf212203ef0"> 7444</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C2_TIE_SHIFT))&amp;UART_C2_TIE_MASK) </span></div>
<div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- S1 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga4116bba67a2cf49c9623e62e3b499ee3"> 7446</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          (0x01UL &lt;&lt; UART_S1_PF_SHIFT)                        </span></div>
<div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga79ce3db2e0a8eaa687b01942adf36468"> 7447</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_SHIFT                         0                                                   </span></div>
<div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga2bac368f791a24b95f7f99618b6c4200"> 7448</a></span>&#160;<span class="preprocessor">#define UART_S1_PF(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_PF_SHIFT))&amp;UART_S1_PF_MASK) </span></div>
<div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga83b62a5246fdb7f0aaaffb92074c9e0f"> 7449</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_MASK                          (0x01UL &lt;&lt; UART_S1_FE_SHIFT)                        </span></div>
<div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga2795a7498ce3e3d09703c4cec6378531"> 7450</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_SHIFT                         1                                                   </span></div>
<div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga04b763409625dda02fc70e246fe93896"> 7451</a></span>&#160;<span class="preprocessor">#define UART_S1_FE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_FE_SHIFT))&amp;UART_S1_FE_MASK) </span></div>
<div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gadfaa4f856facd373c0441b6e89bd87ba"> 7452</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_MASK                          (0x01UL &lt;&lt; UART_S1_NF_SHIFT)                        </span></div>
<div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga7b2eb195cce2f086cd1b0c136eced375"> 7453</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_SHIFT                         2                                                   </span></div>
<div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga760a28191818b8f67d146ea395e0fe5c"> 7454</a></span>&#160;<span class="preprocessor">#define UART_S1_NF(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_NF_SHIFT))&amp;UART_S1_NF_MASK) </span></div>
<div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac8102fb901477551dcc8505b3afb5272"> 7455</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_MASK                          (0x01UL &lt;&lt; UART_S1_OR_SHIFT)                        </span></div>
<div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga34422d4914b457201229c9e14c74ced6"> 7456</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_SHIFT                         3                                                   </span></div>
<div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6a14f8ba40e6532f7ec986123702c119"> 7457</a></span>&#160;<span class="preprocessor">#define UART_S1_OR(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_OR_SHIFT))&amp;UART_S1_OR_MASK) </span></div>
<div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac1b555f14295616d01152013fe7704b9"> 7458</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_MASK                        (0x01UL &lt;&lt; UART_S1_IDLE_SHIFT)                      </span></div>
<div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf3efb8b468c18b3060dfc91b94256f82"> 7459</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_SHIFT                       4                                                   </span></div>
<div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga59de164dc42e25b8ecf4625ad1271025"> 7460</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_IDLE_SHIFT))&amp;UART_S1_IDLE_MASK) </span></div>
<div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab62f7e1b8548b5bbe5686f31c4beae61"> 7461</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_MASK                        (0x01UL &lt;&lt; UART_S1_RDRF_SHIFT)                      </span></div>
<div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga346046d0c13d06cc9c382967d1efc56e"> 7462</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac46eb706bfaad219357e4a1968daf839"> 7463</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_RDRF_SHIFT))&amp;UART_S1_RDRF_MASK) </span></div>
<div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga8a78686c3c82eeb352b85f0699361558"> 7464</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_MASK                          (0x01UL &lt;&lt; UART_S1_TC_SHIFT)                        </span></div>
<div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga400fc3dbecf13c75447bbc006c49bdbc"> 7465</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_SHIFT                         6                                                   </span></div>
<div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6547a749564447be3c48693c268e0373"> 7466</a></span>&#160;<span class="preprocessor">#define UART_S1_TC(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_TC_SHIFT))&amp;UART_S1_TC_MASK) </span></div>
<div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaa7d30e83d1a7d0a544393186508a667e"> 7467</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_MASK                        (0x01UL &lt;&lt; UART_S1_TDRE_SHIFT)                      </span></div>
<div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga5c58dab9e10b6e9c41ecf6999b56ea0c"> 7468</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_SHIFT                       7                                                   </span></div>
<div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac96f17340c0eafb40ca8a6688fc08a88"> 7469</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S1_TDRE_SHIFT))&amp;UART_S1_TDRE_MASK) </span></div>
<div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- S2 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaa16c5c48ff5ecf080e485880145828c0"> 7471</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         (0x01UL &lt;&lt; UART_S2_RAF_SHIFT)                       </span></div>
<div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga0eb8d9ed83a7cb0ed2edc0d3906ac5f1"> 7472</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6fb68989d33d0cd0c7908bd5bf3e498b"> 7473</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_RAF_SHIFT))&amp;UART_S2_RAF_MASK) </span></div>
<div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga537e0b2cc3f4eb0056498ff63641bc3b"> 7474</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_MASK                       (0x01UL &lt;&lt; UART_S2_LBKDE_SHIFT)                     </span></div>
<div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga192cec151a02a4a29e46b3c061127434"> 7475</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      1                                                   </span></div>
<div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga9530c0874c11c618df017716adb0131b"> 7476</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_LBKDE_SHIFT))&amp;UART_S2_LBKDE_MASK) </span></div>
<div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab2b333a78ce968eece87bcecd87a8673"> 7477</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_MASK                       (0x01UL &lt;&lt; UART_S2_BRK13_SHIFT)                     </span></div>
<div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6b19eb1eefbef73859cc6eec77d863e4"> 7478</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_SHIFT                      2                                                   </span></div>
<div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga239a880d2d8279a8d9b91ac1a828735e"> 7479</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_BRK13_SHIFT))&amp;UART_S2_BRK13_MASK) </span></div>
<div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac04113c9c307f88a4e51db472d274eee"> 7480</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_MASK                       (0x01UL &lt;&lt; UART_S2_RWUID_SHIFT)                     </span></div>
<div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga9a972894e69ee588eab48c8436be9fde"> 7481</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_SHIFT                      3                                                   </span></div>
<div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga7e1318e556cb7bc793cf3949d11ed655"> 7482</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_RWUID_SHIFT))&amp;UART_S2_RWUID_MASK) </span></div>
<div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga80b6af8d528290157cd93b8e33402e9e"> 7483</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_MASK                       (0x01UL &lt;&lt; UART_S2_RXINV_SHIFT)                     </span></div>
<div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga9e9f9f846534bbefdb7c7b88a66d29fc"> 7484</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga3cf566570570ff8a6a70e2cbea1959a8"> 7485</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_RXINV_SHIFT))&amp;UART_S2_RXINV_MASK) </span></div>
<div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga864a0b6ff26ed84f04d0b2f36a30468a"> 7486</a></span>&#160;<span class="preprocessor">#define UART_S2_MSBF_MASK                        (0x01UL &lt;&lt; UART_S2_MSBF_SHIFT)                      </span></div>
<div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf1e853675fb82a43501d259573de5eca"> 7487</a></span>&#160;<span class="preprocessor">#define UART_S2_MSBF_SHIFT                       5                                                   </span></div>
<div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga4df4aaa4974f36b04468c277f050dc18"> 7488</a></span>&#160;<span class="preprocessor">#define UART_S2_MSBF(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_MSBF_SHIFT))&amp;UART_S2_MSBF_MASK) </span></div>
<div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga17b9dd16869c5185f2be9c1394fcede5"> 7489</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     (0x01UL &lt;&lt; UART_S2_RXEDGIF_SHIFT)                   </span></div>
<div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab5a85582d800238efb298c45e578a83e"> 7490</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    6                                                   </span></div>
<div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga459c87da07a68b9fe3cf87e1e1791a96"> 7491</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_RXEDGIF_SHIFT))&amp;UART_S2_RXEDGIF_MASK) </span></div>
<div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga874d96e3755d584279e6f058522c2c4a"> 7492</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_MASK                      (0x01UL &lt;&lt; UART_S2_LBKDIF_SHIFT)                    </span></div>
<div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga42b99a34daa824eb7a8c8dd635ee4a4f"> 7493</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     7                                                   </span></div>
<div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga8778da18e412ed69b15b1a99daa53ce3"> 7494</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S2_LBKDIF_SHIFT))&amp;UART_S2_LBKDIF_MASK) </span></div>
<div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C3 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gadf1ad2301848b5812b84658d02cc2006"> 7496</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        (0x01UL &lt;&lt; UART_C3_PEIE_SHIFT)                      </span></div>
<div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gad14f9faaee56b818a04794694960fa6a"> 7497</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab96d251fa95f8fdd25ae55374c23f698"> 7498</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_PEIE_SHIFT))&amp;UART_C3_PEIE_MASK) </span></div>
<div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf165d0ae5fd464a2ec367e29d1dedcb2"> 7499</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_MASK                        (0x01UL &lt;&lt; UART_C3_FEIE_SHIFT)                      </span></div>
<div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac08e14a1c915cfa377176fc6d491e38d"> 7500</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_SHIFT                       1                                                   </span></div>
<div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae7d1ccc17fbd5c274fd85b1e8dca26c3"> 7501</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_FEIE_SHIFT))&amp;UART_C3_FEIE_MASK) </span></div>
<div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga1e485aea10f0176919ae060d0ee1d709"> 7502</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_MASK                        (0x01UL &lt;&lt; UART_C3_NEIE_SHIFT)                      </span></div>
<div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae70ab8b995df889314915948d51ae783"> 7503</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga7582f63e07e8c9277c1b946740b7ae65"> 7504</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_NEIE_SHIFT))&amp;UART_C3_NEIE_MASK) </span></div>
<div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga85999d87eca30c526580b0d060f2aff5"> 7505</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_MASK                        (0x01UL &lt;&lt; UART_C3_ORIE_SHIFT)                      </span></div>
<div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga3e65d9370ba1e2d05042db7ed72e599b"> 7506</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_SHIFT                       3                                                   </span></div>
<div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga04167af161829d23c6b8ab2a6a2a85d0"> 7507</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_ORIE_SHIFT))&amp;UART_C3_ORIE_MASK) </span></div>
<div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6c9c90706e66f4bfa8fb53dd0407e579"> 7508</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_MASK                       (0x01UL &lt;&lt; UART_C3_TXINV_SHIFT)                     </span></div>
<div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga99b840aeb5c25012354a1cd40ec35de7"> 7509</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaa6ad5229b8a54a92275e3b0df3e7fa34"> 7510</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_TXINV_SHIFT))&amp;UART_C3_TXINV_MASK) </span></div>
<div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae9909f5ed584e6647deec86775f025e7"> 7511</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_MASK                       (0x01UL &lt;&lt; UART_C3_TXDIR_SHIFT)                     </span></div>
<div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gafd8df440afc872879f09780112122e6a"> 7512</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      5                                                   </span></div>
<div class="line"><a name="l07513"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gad35a402902991eca559706c36b3d03b1"> 7513</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_TXDIR_SHIFT))&amp;UART_C3_TXDIR_MASK) </span></div>
<div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaec915ed2882cf21feb385399e44b5a9b"> 7514</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_MASK                          (0x01UL &lt;&lt; UART_C3_T8_SHIFT)                        </span></div>
<div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga98e310521d3edf56770be85701a65142"> 7515</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_SHIFT                         6                                                   </span></div>
<div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga3b929e2da40f805287829de95e818a27"> 7516</a></span>&#160;<span class="preprocessor">#define UART_C3_T8(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_T8_SHIFT))&amp;UART_C3_T8_MASK) </span></div>
<div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae17bda6e18ad786d2cedf0105976d9dc"> 7517</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_MASK                          (0x01UL &lt;&lt; UART_C3_R8_SHIFT)                        </span></div>
<div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab1799b4eb595a66cc5995e206e001f78"> 7518</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_SHIFT                         7                                                   </span></div>
<div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac668b91c6cd9a74233365d17fdd23f47"> 7519</a></span>&#160;<span class="preprocessor">#define UART_C3_R8(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C3_R8_SHIFT))&amp;UART_C3_R8_MASK) </span></div>
<div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- D Bit Fields                             ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gabb8507803e62ff2f8cc3a3c7f9fc43c2"> 7521</a></span>&#160;<span class="preprocessor">#define UART_D_RT_MASK                           (0xFFUL &lt;&lt; UART_D_RT_SHIFT)                         </span></div>
<div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga045cb82177942d68eb711a61ee412768"> 7522</a></span>&#160;<span class="preprocessor">#define UART_D_RT_SHIFT                          0                                                   </span></div>
<div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga39c00eb3f36315de588767113f3133cd"> 7523</a></span>&#160;<span class="preprocessor">#define UART_D_RT(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_RT_SHIFT))&amp;UART_D_RT_MASK) </span></div>
<div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MA Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga0f57fe64486840fdf3f0b96b591c6edc"> 7525</a></span>&#160;<span class="preprocessor">#define UART_MA_MA_MASK                          (0xFFUL &lt;&lt; UART_MA_MA_SHIFT)                        </span></div>
<div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga46afa72708f70b1820c76706793991bd"> 7526</a></span>&#160;<span class="preprocessor">#define UART_MA_MA_SHIFT                         0                                                   </span></div>
<div class="line"><a name="l07527"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga53d1a238d6bb727886c34a3b250d8c88"> 7527</a></span>&#160;<span class="preprocessor">#define UART_MA_MA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA_MA_SHIFT))&amp;UART_MA_MA_MASK) </span></div>
<div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C4 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga2f0ab4e5358add87747c744f8ba324fb"> 7529</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA_MASK                        (0x1FUL &lt;&lt; UART_C4_BRFA_SHIFT)                      </span></div>
<div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae8cac47de1cbd8f8bd2cb10133e4f603"> 7530</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l07531"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6f2c51a18bd4fe60b12fc2e68a18988b"> 7531</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_BRFA_SHIFT))&amp;UART_C4_BRFA_MASK) </span></div>
<div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga9e9d5093d6aec7bd4c3f418ee54f8801"> 7532</a></span>&#160;<span class="preprocessor">#define UART_C4_M10_MASK                         (0x01UL &lt;&lt; UART_C4_M10_SHIFT)                       </span></div>
<div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gafd4cf70aa0988a96e3744eae7a0f036d"> 7533</a></span>&#160;<span class="preprocessor">#define UART_C4_M10_SHIFT                        5                                                   </span></div>
<div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga7cf6f5b1c9f67f2caf54ed725b3ba92e"> 7534</a></span>&#160;<span class="preprocessor">#define UART_C4_M10(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_M10_SHIFT))&amp;UART_C4_M10_MASK) </span></div>
<div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac1c8fa0730a887b5d4d43f426b27c955"> 7535</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_MASK                       (0x01UL &lt;&lt; UART_C4_MAEN2_SHIFT)                     </span></div>
<div class="line"><a name="l07536"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga5ec71022d0264fefd4c63118d90adbb2"> 7536</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab2614230f0e93d3d59cf0c644411be46"> 7537</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN2(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_MAEN2_SHIFT))&amp;UART_C4_MAEN2_MASK) </span></div>
<div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaa345d5da303c56b2881394dc0e003337"> 7538</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_MASK                       (0x01UL &lt;&lt; UART_C4_MAEN1_SHIFT)                     </span></div>
<div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga28655a6deae1adc48798c91db8ce24e1"> 7539</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gafa848be1edfc0802b6988e09a2b7a3a4"> 7540</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN1(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_MAEN1_SHIFT))&amp;UART_C4_MAEN1_MASK) </span></div>
<div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C5 Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaef3503f3521ec37397d2d19e7da7bd58"> 7542</a></span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_MASK                       (0x01UL &lt;&lt; UART_C5_RDMAS_SHIFT)                     </span></div>
<div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab95d268a11167ac6ab4cf41332bf5aa6"> 7543</a></span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_SHIFT                      5                                                   </span></div>
<div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga3e482d8d4ea645ab1cb89bad9c899194"> 7544</a></span>&#160;<span class="preprocessor">#define UART_C5_RDMAS(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C5_RDMAS_SHIFT))&amp;UART_C5_RDMAS_MASK) </span></div>
<div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga593bf2d9f1d2a222d8cbde7b88aba833"> 7545</a></span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_MASK                       (0x01UL &lt;&lt; UART_C5_TDMAS_SHIFT)                     </span></div>
<div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gadf4f03768249772994b3082c369698e7"> 7546</a></span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaea4ac16ae4172f75bf05eb28f8bcd6d5"> 7547</a></span>&#160;<span class="preprocessor">#define UART_C5_TDMAS(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C5_TDMAS_SHIFT))&amp;UART_C5_TDMAS_MASK) </span></div>
<div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ED Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gad2d9046649263c73bfa0e64091c82d45"> 7549</a></span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_MASK                     (0x01UL &lt;&lt; UART_ED_PARITYE_SHIFT)                   </span></div>
<div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaed5785f9e519dfa7936d82f4fedb8a83"> 7550</a></span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_SHIFT                    6                                                   </span></div>
<div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga53731287ee7b9ebb2313101c8115c293"> 7551</a></span>&#160;<span class="preprocessor">#define UART_ED_PARITYE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ED_PARITYE_SHIFT))&amp;UART_ED_PARITYE_MASK) </span></div>
<div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab5ab58923c23cde1672fc9ae19053696"> 7552</a></span>&#160;<span class="preprocessor">#define UART_ED_NOISY_MASK                       (0x01UL &lt;&lt; UART_ED_NOISY_SHIFT)                     </span></div>
<div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab366fc1267a46213bc540e93c2603a6c"> 7553</a></span>&#160;<span class="preprocessor">#define UART_ED_NOISY_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga679117a3349699feddda25a5349d7426"> 7554</a></span>&#160;<span class="preprocessor">#define UART_ED_NOISY(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ED_NOISY_SHIFT))&amp;UART_ED_NOISY_MASK) </span></div>
<div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- MODEM Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga00c7ea6d89eec98c2f6cc98651712c00"> 7556</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_MASK                   (0x01UL &lt;&lt; UART_MODEM_TXCTSE_SHIFT)                 </span></div>
<div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gafa34ecab8ca4ea8d72e3c42d846ce96d"> 7557</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga1d7f317bb31f92adff50ff7dc49e121b"> 7558</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MODEM_TXCTSE_SHIFT))&amp;UART_MODEM_TXCTSE_MASK) </span></div>
<div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gabcfa3a03c9114f74c35bb22c13261c1b"> 7559</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_MASK                   (0x01UL &lt;&lt; UART_MODEM_TXRTSE_SHIFT)                 </span></div>
<div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gadc29d3e7148a1f7a895a1db6442cc5b8"> 7560</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_SHIFT                  1                                                   </span></div>
<div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac312596f02740a89dc6254f0aeb84dd8"> 7561</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MODEM_TXRTSE_SHIFT))&amp;UART_MODEM_TXRTSE_MASK) </span></div>
<div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga83617aa9166494f2dbed5da69b5ae0ef"> 7562</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_MASK                 (0x01UL &lt;&lt; UART_MODEM_TXRTSPOL_SHIFT)               </span></div>
<div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga3b069f2bfe05099b3fdb47e872c6b2e6"> 7563</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_SHIFT                2                                                   </span></div>
<div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga741690168f975ff0c401791b7bde7254"> 7564</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MODEM_TXRTSPOL_SHIFT))&amp;UART_MODEM_TXRTSPOL_MASK) </span></div>
<div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaceb719e6bb4624e1b8a5a922bd594778"> 7565</a></span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_MASK                   (0x01UL &lt;&lt; UART_MODEM_RXRTSE_SHIFT)                 </span></div>
<div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gabbe55b53dd5c048084d8c9341e522d90"> 7566</a></span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_SHIFT                  3                                                   </span></div>
<div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga959ac0c1d060aa20552e2e454d226779"> 7567</a></span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MODEM_RXRTSE_SHIFT))&amp;UART_MODEM_RXRTSE_MASK) </span></div>
<div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- IR Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga635e77629e602b47032f8d35dda0f442"> 7569</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP_MASK                         (0x03UL &lt;&lt; UART_IR_TNP_SHIFT)                       </span></div>
<div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gafc08f087483347c37c3051f6c86d2beb"> 7570</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga5c51f9fcc539b3d1c55ede0ca356e506"> 7571</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IR_TNP_SHIFT))&amp;UART_IR_TNP_MASK) </span></div>
<div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gafb25f2545b505763066c9f30ff7447f0"> 7572</a></span>&#160;<span class="preprocessor">#define UART_IR_IREN_MASK                        (0x01UL &lt;&lt; UART_IR_IREN_SHIFT)                      </span></div>
<div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga674f392636537dcd6dd92309bead60b9"> 7573</a></span>&#160;<span class="preprocessor">#define UART_IR_IREN_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac149f7dde9651c4a2839d2c985d3d0b9"> 7574</a></span>&#160;<span class="preprocessor">#define UART_IR_IREN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IR_IREN_SHIFT))&amp;UART_IR_IREN_MASK) </span></div>
<div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PFIFO Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf6314eec454a532d9baf2eff4ea61204"> 7576</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_MASK               (0x07UL &lt;&lt; UART_PFIFO_RXFIFOSIZE_SHIFT)             </span></div>
<div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae4811b6796cb32adc0f9d172e9748e75"> 7577</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_SHIFT              0                                                   </span></div>
<div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae66abbd658a1f8eb533f5b5eee9e5c98"> 7578</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_RXFIFOSIZE_SHIFT))&amp;UART_PFIFO_RXFIFOSIZE_MASK) </span></div>
<div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga307298b76c15ac932486f994b3afc1b2"> 7579</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_MASK                     (0x01UL &lt;&lt; UART_PFIFO_RXFE_SHIFT)                   </span></div>
<div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae2a3c9994dc6da5a2955ac8c274bdaaf"> 7580</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_SHIFT                    3                                                   </span></div>
<div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga7aa339f776da1eaf995aae0829ea92b8"> 7581</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_RXFE_SHIFT))&amp;UART_PFIFO_RXFE_MASK) </span></div>
<div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga61eb610888ac018061d20a755264292a"> 7582</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_MASK               (0x07UL &lt;&lt; UART_PFIFO_TXFIFOSIZE_SHIFT)             </span></div>
<div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaa0377f9b585a07f11f887a7d2c8133c8"> 7583</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_SHIFT              4                                                   </span></div>
<div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga4c13afc31f45e633d2dc02707b332d11"> 7584</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_TXFIFOSIZE_SHIFT))&amp;UART_PFIFO_TXFIFOSIZE_MASK) </span></div>
<div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gabd2ffab4f7a98fcfc64dcd37db1b289b"> 7585</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_MASK                     (0x01UL &lt;&lt; UART_PFIFO_TXFE_SHIFT)                   </span></div>
<div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf418bafa3c46ece2f82d0c831e8aea47"> 7586</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga229ce94532ef3923587d6e9c50434e42"> 7587</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_TXFE_SHIFT))&amp;UART_PFIFO_TXFE_MASK) </span></div>
<div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CFIFO Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga42bfb17cbfc685358f621e71f35225af"> 7589</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_MASK                    (0x01UL &lt;&lt; UART_CFIFO_RXUFE_SHIFT)                  </span></div>
<div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga9d089a8ed91922d0da34a362a29a2bd5"> 7590</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaebc839c68c50cd87376700f11d84efd6"> 7591</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_CFIFO_RXUFE_SHIFT))&amp;UART_CFIFO_RXUFE_MASK) </span></div>
<div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac0d4e861e21453eecfc55ae37c97262d"> 7592</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_MASK                    (0x01UL &lt;&lt; UART_CFIFO_TXOFE_SHIFT)                  </span></div>
<div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga10885c0219ee82009a9041c1018e205c"> 7593</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_SHIFT                   1                                                   </span></div>
<div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga77202250a663019c206a9d329a903fa2"> 7594</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_CFIFO_TXOFE_SHIFT))&amp;UART_CFIFO_TXOFE_MASK) </span></div>
<div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae389d1934b5154ee403e78e80553e003"> 7595</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXOFE_MASK                    (0x01UL &lt;&lt; UART_CFIFO_RXOFE_SHIFT)                  </span></div>
<div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga94cc5cf08d8a44d028ec5ea5654d6742"> 7596</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXOFE_SHIFT                   2                                                   </span></div>
<div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga641d6506471805bac4ffffe4293a52ce"> 7597</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXOFE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_CFIFO_RXOFE_SHIFT))&amp;UART_CFIFO_RXOFE_MASK) </span></div>
<div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga220d54d00fd7f64a3c31a9b593e4ffed"> 7598</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_MASK                  (0x01UL &lt;&lt; UART_CFIFO_RXFLUSH_SHIFT)                </span></div>
<div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaa2254c7b026117f42b36539b526aca46"> 7599</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_SHIFT                 6                                                   </span></div>
<div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga1ac863330ba7a63c7e7eccab10cd0c83"> 7600</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_CFIFO_RXFLUSH_SHIFT))&amp;UART_CFIFO_RXFLUSH_MASK) </span></div>
<div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga026f6169c18280c4dd4fb93d5b3bf400"> 7601</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_MASK                  (0x01UL &lt;&lt; UART_CFIFO_TXFLUSH_SHIFT)                </span></div>
<div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaebc78a602339988f0960140aeeca4d93"> 7602</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_SHIFT                 7                                                   </span></div>
<div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaeb1ccf62a67ec3c74e6b6651b7604fb7"> 7603</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_CFIFO_TXFLUSH_SHIFT))&amp;UART_CFIFO_TXFLUSH_MASK) </span></div>
<div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SFIFO Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga05a2524e2dabd91dddf527a472744bab"> 7605</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_MASK                     (0x01UL &lt;&lt; UART_SFIFO_RXUF_SHIFT)                   </span></div>
<div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6c82c75944a1162ef6db65575b3e9c0d"> 7606</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga852c761060d0bbc667d9a7ef62167bc1"> 7607</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_SFIFO_RXUF_SHIFT))&amp;UART_SFIFO_RXUF_MASK) </span></div>
<div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga53e9575053054705318b25e04c5b0f62"> 7608</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_MASK                     (0x01UL &lt;&lt; UART_SFIFO_TXOF_SHIFT)                   </span></div>
<div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga8bcebdd37ab0f89f58d3533577756444"> 7609</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_SHIFT                    1                                                   </span></div>
<div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga739c0f1a105489ea3c6c28e4d41b9233"> 7610</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_SFIFO_TXOF_SHIFT))&amp;UART_SFIFO_TXOF_MASK) </span></div>
<div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6caec5dcdf0ff7a7498279579ca8003e"> 7611</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXOF_MASK                     (0x01UL &lt;&lt; UART_SFIFO_RXOF_SHIFT)                   </span></div>
<div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab6ac120e58576ef4ff7f368b071c9f63"> 7612</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXOF_SHIFT                    2                                                   </span></div>
<div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga94fd3d784999bb71baa0ffa5154520c2"> 7613</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXOF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_SFIFO_RXOF_SHIFT))&amp;UART_SFIFO_RXOF_MASK) </span></div>
<div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga672339d2930ef7864126ea9938d2c18d"> 7614</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_MASK                   (0x01UL &lt;&lt; UART_SFIFO_RXEMPT_SHIFT)                 </span></div>
<div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga437bd92a0e905d88bf92615135b0672f"> 7615</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_SHIFT                  6                                                   </span></div>
<div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac6de42a22258666ffa8ea8120e822694"> 7616</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_SFIFO_RXEMPT_SHIFT))&amp;UART_SFIFO_RXEMPT_MASK) </span></div>
<div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga50a1813a0e695d319434adaa157a4c3a"> 7617</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_MASK                   (0x01UL &lt;&lt; UART_SFIFO_TXEMPT_SHIFT)                 </span></div>
<div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga1856b521baf09271f8085380ef6e1cc5"> 7618</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_SHIFT                  7                                                   </span></div>
<div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae3bc3c25c56a4a524b23b537c4cbaf2c"> 7619</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_SFIFO_TXEMPT_SHIFT))&amp;UART_SFIFO_TXEMPT_MASK) </span></div>
<div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TWFIFO Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga4d1d724beef4708553a5066491ebf32e"> 7621</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_MASK                 (0xFFUL &lt;&lt; UART_TWFIFO_TXWATER_SHIFT)               </span></div>
<div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga55b227e0cf4669aec87ec3fb3bb494c8"> 7622</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_SHIFT                0                                                   </span></div>
<div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaefe25e2834c190a10976bb2a2c0708db"> 7623</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TWFIFO_TXWATER_SHIFT))&amp;UART_TWFIFO_TXWATER_MASK) </span></div>
<div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TCFIFO Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab3c6a27ca034de86ac2aa4f5c55781f2"> 7625</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_MASK                 (0xFFUL &lt;&lt; UART_TCFIFO_TXCOUNT_SHIFT)               </span></div>
<div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaae504c1c6564913b0daeaf835defa8aa"> 7626</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_SHIFT                0                                                   </span></div>
<div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gad083a41f9d63f7351e3b8e7507ad42f5"> 7627</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TCFIFO_TXCOUNT_SHIFT))&amp;UART_TCFIFO_TXCOUNT_MASK) </span></div>
<div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RWFIFO Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga94cd69bba6b852fbd438b8b4b1ab1372"> 7629</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_MASK                 (0xFFUL &lt;&lt; UART_RWFIFO_RXWATER_SHIFT)               </span></div>
<div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga76a2717965f398da28aadbbebfafa2c8"> 7630</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_SHIFT                0                                                   </span></div>
<div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga76c4f184df06a869746af551b84e5105"> 7631</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RWFIFO_RXWATER_SHIFT))&amp;UART_RWFIFO_RXWATER_MASK) </span></div>
<div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RCFIFO Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gad56c1815bb877b0a82dcabc58b780b54"> 7633</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_MASK                 (0xFFUL &lt;&lt; UART_RCFIFO_RXCOUNT_SHIFT)               </span></div>
<div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf167fbdec63bf8287e0c1fa12ad7f39f"> 7634</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_SHIFT                0                                                   </span></div>
<div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab386960a2ffd4a878651b2b8072c2756"> 7635</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RCFIFO_RXCOUNT_SHIFT))&amp;UART_RCFIFO_RXCOUNT_MASK) </span></div>
<div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- C7816 Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae34238a46464deaac39303c8b11431a2"> 7637</a></span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_MASK                (0x01UL &lt;&lt; UART_C7816_ISO_7816E_SHIFT)              </span></div>
<div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaee54546d1f78919cbcae5b7a5ec44f17"> 7638</a></span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_SHIFT               0                                                   </span></div>
<div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga66f91cf519df746474ee52bd1bf7e71a"> 7639</a></span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C7816_ISO_7816E_SHIFT))&amp;UART_C7816_ISO_7816E_MASK) </span></div>
<div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga5c2601e69d81abd9d74da1eedefe0073"> 7640</a></span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_MASK                    (0x01UL &lt;&lt; UART_C7816_TTYPE_SHIFT)                  </span></div>
<div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga53eb4e563ed15c4c1e73d1fd15a77b2e"> 7641</a></span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_SHIFT                   1                                                   </span></div>
<div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf3a33b295da01f9685476c4c0b5f6350"> 7642</a></span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C7816_TTYPE_SHIFT))&amp;UART_C7816_TTYPE_MASK) </span></div>
<div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga52afeea9fbaec9489c45792a907b195b"> 7643</a></span>&#160;<span class="preprocessor">#define UART_C7816_INIT_MASK                     (0x01UL &lt;&lt; UART_C7816_INIT_SHIFT)                   </span></div>
<div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga7fe58f80db753fac78feefc4ab257d0d"> 7644</a></span>&#160;<span class="preprocessor">#define UART_C7816_INIT_SHIFT                    2                                                   </span></div>
<div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga5d84e7b71c75740849fcda8982c796b6"> 7645</a></span>&#160;<span class="preprocessor">#define UART_C7816_INIT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C7816_INIT_SHIFT))&amp;UART_C7816_INIT_MASK) </span></div>
<div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga7d492736d5d2ffba794d54fa0d6b8d92"> 7646</a></span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_MASK                    (0x01UL &lt;&lt; UART_C7816_ANACK_SHIFT)                  </span></div>
<div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae5c391d165239e4ed2d80e7ac31a0232"> 7647</a></span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga4bfeb7fd58add67276f19313c42f1d1c"> 7648</a></span>&#160;<span class="preprocessor">#define UART_C7816_ANACK(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C7816_ANACK_SHIFT))&amp;UART_C7816_ANACK_MASK) </span></div>
<div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga031dcabb12ed66e1a74a735e962c0418"> 7649</a></span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_MASK                    (0x01UL &lt;&lt; UART_C7816_ONACK_SHIFT)                  </span></div>
<div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga969b1c4c1e85e7745b73b993b93b4c6f"> 7650</a></span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_SHIFT                   4                                                   </span></div>
<div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga200b02f63886684317bac797dae1e51f"> 7651</a></span>&#160;<span class="preprocessor">#define UART_C7816_ONACK(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C7816_ONACK_SHIFT))&amp;UART_C7816_ONACK_MASK) </span></div>
<div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- IE7816 Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gad8d954bf21c5ed93f49c9418f0b1bc5e"> 7653</a></span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_MASK                    (0x01UL &lt;&lt; UART_IE7816_RXTE_SHIFT)                  </span></div>
<div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga0df3e70bd53348388872ae57a8f7f156"> 7654</a></span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga89648c58d4459c6a081c0abf7eda34b8"> 7655</a></span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IE7816_RXTE_SHIFT))&amp;UART_IE7816_RXTE_MASK) </span></div>
<div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga5968d2ee914444772fe2e6fa65ca848b"> 7656</a></span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_MASK                    (0x01UL &lt;&lt; UART_IE7816_TXTE_SHIFT)                  </span></div>
<div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gad0266a63ef5e0bb5dfaa2c87c2a1639e"> 7657</a></span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_SHIFT                   1                                                   </span></div>
<div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga3e38b84d9d75fc7645f9ab3b82966e62"> 7658</a></span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IE7816_TXTE_SHIFT))&amp;UART_IE7816_TXTE_MASK) </span></div>
<div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga64b8f696aa038e3a27d743e024632e7d"> 7659</a></span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_MASK                    (0x01UL &lt;&lt; UART_IE7816_GTVE_SHIFT)                  </span></div>
<div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga92681ae737e84944e46e525a831303b9"> 7660</a></span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_SHIFT                   2                                                   </span></div>
<div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga3b3565dc080fe2075a27f7fab807a2e5"> 7661</a></span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IE7816_GTVE_SHIFT))&amp;UART_IE7816_GTVE_MASK) </span></div>
<div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6e0fc67109bbfda4ecffbb29a7bdcac7"> 7662</a></span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_MASK                  (0x01UL &lt;&lt; UART_IE7816_INITDE_SHIFT)                </span></div>
<div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga92e0d4cc206532c7e058e7b0eae64492"> 7663</a></span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga37032c1701a391f5504551e0f0f8c426"> 7664</a></span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IE7816_INITDE_SHIFT))&amp;UART_IE7816_INITDE_MASK) </span></div>
<div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga1c4d8cb11c43f38d1d2254ae85517aa0"> 7665</a></span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_MASK                    (0x01UL &lt;&lt; UART_IE7816_BWTE_SHIFT)                  </span></div>
<div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga9836d1c354b24274e92d300009b0b416"> 7666</a></span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_SHIFT                   5                                                   </span></div>
<div class="line"><a name="l07667"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga3ebc6409120580e2f760c4960738f09f"> 7667</a></span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IE7816_BWTE_SHIFT))&amp;UART_IE7816_BWTE_MASK) </span></div>
<div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga9722a9d0abe861759ebfce9a874790d7"> 7668</a></span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_MASK                    (0x01UL &lt;&lt; UART_IE7816_CWTE_SHIFT)                  </span></div>
<div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae0328d827cea2e36c9e0f47a2dd8254d"> 7669</a></span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_SHIFT                   6                                                   </span></div>
<div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga32006913f3d9f3e3729bf5d0d65bd088"> 7670</a></span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IE7816_CWTE_SHIFT))&amp;UART_IE7816_CWTE_MASK) </span></div>
<div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga65824b38972042fd8ddaa1b7a5b7cf98"> 7671</a></span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_MASK                     (0x01UL &lt;&lt; UART_IE7816_WTE_SHIFT)                   </span></div>
<div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6e2ca36b5cad7ae3a90b5ae5d54ca3f3"> 7672</a></span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gacc2fef97f7c84a787ad71005dc0c3c30"> 7673</a></span>&#160;<span class="preprocessor">#define UART_IE7816_WTE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IE7816_WTE_SHIFT))&amp;UART_IE7816_WTE_MASK) </span></div>
<div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- IS7816 Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga70556c9c160817cdae5da7b0e96d755e"> 7675</a></span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_MASK                     (0x01UL &lt;&lt; UART_IS7816_RXT_SHIFT)                   </span></div>
<div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga189a4242177b8a2ebe2cd216a1fdfb41"> 7676</a></span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga2e07a29afc64917b4d040b221e2ea415"> 7677</a></span>&#160;<span class="preprocessor">#define UART_IS7816_RXT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IS7816_RXT_SHIFT))&amp;UART_IS7816_RXT_MASK) </span></div>
<div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae05e13012c95c5f0ebc11ec8a0d474c6"> 7678</a></span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_MASK                     (0x01UL &lt;&lt; UART_IS7816_TXT_SHIFT)                   </span></div>
<div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga460ed2c07230c4c0de6ae3701a1f84f1"> 7679</a></span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_SHIFT                    1                                                   </span></div>
<div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaa1871af657f4b1ccc1968d276e6f465a"> 7680</a></span>&#160;<span class="preprocessor">#define UART_IS7816_TXT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IS7816_TXT_SHIFT))&amp;UART_IS7816_TXT_MASK) </span></div>
<div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga863b3dbfbf807a29466c8acf12054673"> 7681</a></span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_MASK                     (0x01UL &lt;&lt; UART_IS7816_GTV_SHIFT)                   </span></div>
<div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga522eab69113bfd36e6f58835baa045a8"> 7682</a></span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_SHIFT                    2                                                   </span></div>
<div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga5ab2b6e3feea53f32153dbca3f56dbc5"> 7683</a></span>&#160;<span class="preprocessor">#define UART_IS7816_GTV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IS7816_GTV_SHIFT))&amp;UART_IS7816_GTV_MASK) </span></div>
<div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga48d3ed5c444bdfed8d0baa49bd44d1c2"> 7684</a></span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_MASK                   (0x01UL &lt;&lt; UART_IS7816_INITD_SHIFT)                 </span></div>
<div class="line"><a name="l07685"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf36d718f5eb5c052b7670168d8b429b1"> 7685</a></span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_SHIFT                  4                                                   </span></div>
<div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6cb4bb7d090cf81948ed5b7b36dd4ca1"> 7686</a></span>&#160;<span class="preprocessor">#define UART_IS7816_INITD(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IS7816_INITD_SHIFT))&amp;UART_IS7816_INITD_MASK) </span></div>
<div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab2edbcc850e211bdeadca83910170e5a"> 7687</a></span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_MASK                     (0x01UL &lt;&lt; UART_IS7816_BWT_SHIFT)                   </span></div>
<div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab670b08a2ab5d4631892ca58eb447284"> 7688</a></span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab6391c2de33ce9e7609bef16473015d3"> 7689</a></span>&#160;<span class="preprocessor">#define UART_IS7816_BWT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IS7816_BWT_SHIFT))&amp;UART_IS7816_BWT_MASK) </span></div>
<div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gae20bf90aa36595094749fe075ce5cf0e"> 7690</a></span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_MASK                     (0x01UL &lt;&lt; UART_IS7816_CWT_SHIFT)                   </span></div>
<div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gad6a4add4b3460d31343487ae64ee43c9"> 7691</a></span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_SHIFT                    6                                                   </span></div>
<div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga62240001cf0b6b573bb22129b1bd31d8"> 7692</a></span>&#160;<span class="preprocessor">#define UART_IS7816_CWT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IS7816_CWT_SHIFT))&amp;UART_IS7816_CWT_MASK) </span></div>
<div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga8f453ccf4624330f7b4e850238b029e3"> 7693</a></span>&#160;<span class="preprocessor">#define UART_IS7816_WT_MASK                      (0x01UL &lt;&lt; UART_IS7816_WT_SHIFT)                    </span></div>
<div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga4d7a1e1c191f1d8114ccef43b758ebfd"> 7694</a></span>&#160;<span class="preprocessor">#define UART_IS7816_WT_SHIFT                     7                                                   </span></div>
<div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gac0bff69c43a767ff07d220e4ae91f68a"> 7695</a></span>&#160;<span class="preprocessor">#define UART_IS7816_WT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IS7816_WT_SHIFT))&amp;UART_IS7816_WT_MASK) </span></div>
<div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- WP7816T0 Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga0a582c1c952e184c6d89be1827e3c131"> 7697</a></span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI_MASK                    (0xFFUL &lt;&lt; UART_WP7816T0_WI_SHIFT)                  </span></div>
<div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gad25ad450ca4c9d163a598ad6781ac8d8"> 7698</a></span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga33967ac259eadac40473fea10ec68f12"> 7699</a></span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T0_WI_SHIFT))&amp;UART_WP7816T0_WI_MASK) </span></div>
<div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- WP7816T1 Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga9b252b9dd4381388279f30adc107d715"> 7701</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI_MASK                   (0x0FUL &lt;&lt; UART_WP7816T1_BWI_SHIFT)                 </span></div>
<div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga111a16bd25727769c150f337dfbb8da1"> 7702</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf716107ac91a9a5bc9a1367bf6bfe9a6"> 7703</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T1_BWI_SHIFT))&amp;UART_WP7816T1_BWI_MASK) </span></div>
<div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga95c5796ae8b5d1bf0db4dcd07801eb16"> 7704</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI_MASK                   (0x0FUL &lt;&lt; UART_WP7816T1_CWI_SHIFT)                 </span></div>
<div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf78c95bd8fe42dfe6caeb8b9c8190e61"> 7705</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI_SHIFT                  4                                                   </span></div>
<div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga4536e184765ba4b5fc283551be80dccc"> 7706</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T1_CWI_SHIFT))&amp;UART_WP7816T1_CWI_MASK) </span></div>
<div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- WN7816 Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga2ca85f017d51ef94ac685ce60d365795"> 7708</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_MASK                     (0xFFUL &lt;&lt; UART_WN7816_GTN_SHIFT)                   </span></div>
<div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gab7deaf09ea769ec9cb28b66bfc90d141"> 7709</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gace5f01806058a7519f09ca698a48dedd"> 7710</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WN7816_GTN_SHIFT))&amp;UART_WN7816_GTN_MASK) </span></div>
<div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- WF7816 Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gafe82535b1014fd5cc4cfd50169d743ac"> 7712</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_MASK                    (0xFFUL &lt;&lt; UART_WF7816_GTFD_SHIFT)                  </span></div>
<div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga721ba0567ed0305bffa0ee30353aa2c8"> 7713</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga1deec30c17d2cc28d8db76346756785f"> 7714</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WF7816_GTFD_SHIFT))&amp;UART_WF7816_GTFD_MASK) </span></div>
<div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ET7816 Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga9ef739359fd7d60427900938502e5100"> 7716</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_MASK             (0x0FUL &lt;&lt; UART_ET7816_RXTHRESHOLD_SHIFT)           </span></div>
<div class="line"><a name="l07717"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gacd8498adcff369769fb56dde33ce7465"> 7717</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_SHIFT            0                                                   </span></div>
<div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga497482306b260f45732d82ac5503aba4"> 7718</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_RXTHRESHOLD_SHIFT))&amp;UART_ET7816_RXTHRESHOLD_MASK) </span></div>
<div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga6c3c5365dc3ba6ac54a4bd4330ff60cf"> 7719</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_MASK             (0x0FUL &lt;&lt; UART_ET7816_TXTHRESHOLD_SHIFT)           </span></div>
<div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga427963f9e067b0856aa8830cae622291"> 7720</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_SHIFT            4                                                   </span></div>
<div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga0f26cca6a1f58b4b08ff7b471d66881d"> 7721</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_TXTHRESHOLD_SHIFT))&amp;UART_ET7816_TXTHRESHOLD_MASK) </span></div>
<div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TL7816 Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#ga000fb6043015c4cb478d32febfb4a913"> 7723</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_MASK                    (0xFFUL &lt;&lt; UART_TL7816_TLEN_SHIFT)                  </span></div>
<div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaafcee96c5728fbbbc56c3b2ea55bd753"> 7724</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks___g_r_o_u_p.html#gaf537ccbe6ddd913ae8f3a988393519e4"> 7725</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TL7816_TLEN_SHIFT))&amp;UART_TL7816_TLEN_MASK)  </span><span class="comment">/* End group UART_Register_Masks_GROUP </span></div>
<div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;</div>
<div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="comment">/* UART0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gac8d7e2b7652b3153505f8b05406a9a74"> 7731</a></span>&#160;<span class="preprocessor">#define UART0_BasePtr                  0x4006A000UL </span></div>
<div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga0508661f121639ffdee7de2353a0def2"> 7732</a></span>&#160;<span class="preprocessor">#define UART0                          ((UART_Type *) UART0_BasePtr) </span></div>
<div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga50a02c91ffbd11fa7b4f0c33fe585199"> 7733</a></span>&#160;<span class="preprocessor">#define UART0_BASE_PTR                 (UART0) </span></div>
<div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group UART_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;</div>
<div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="comment">/* ================           UART1 (file:UART1_MK10D10)           ================ */</span></div>
<div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;</div>
<div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html"> 7755</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       UART1 Structure                                              */</span></div>
<div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#af04bd348572d7f1d2a8c421b14288b23"> 7756</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#af04bd348572d7f1d2a8c421b14288b23">BDH</a>;                          </div>
<div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a3a29333a79f4c40722e5fcd2715a7145"> 7757</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a3a29333a79f4c40722e5fcd2715a7145">BDL</a>;                          </div>
<div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a225a9dc38ad9ee0963481c50d004e745"> 7758</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a225a9dc38ad9ee0963481c50d004e745">C1</a>;                           </div>
<div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a0a04b83f4422db29fc3138770a6fa4a5"> 7759</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a0a04b83f4422db29fc3138770a6fa4a5">C2</a>;                           </div>
<div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#aa853ca1948ee088352d056a72939fbf0"> 7760</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#aa853ca1948ee088352d056a72939fbf0">S1</a>;                           </div>
<div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a0367b8b10f38ef3c1f1a51664ec1469a"> 7761</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a0367b8b10f38ef3c1f1a51664ec1469a">S2</a>;                           </div>
<div class="line"><a name="l07762"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#ae560f5ec32f84dd3c604289c71728b1d"> 7762</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#ae560f5ec32f84dd3c604289c71728b1d">C3</a>;                           </div>
<div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#ad60b846b94f56646e717e37e91bf93f9"> 7763</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#ad60b846b94f56646e717e37e91bf93f9">D</a>;                            </div>
<div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a59f16626de92a6a854215116e38154c8"> 7764</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a59f16626de92a6a854215116e38154c8">MA1</a>;                          </div>
<div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a507a72c1160149e4d1322ec7485ed482"> 7765</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a507a72c1160149e4d1322ec7485ed482">MA2</a>;                          </div>
<div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a3b24eebf7ff011dbafb22f1d1cec812c"> 7766</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a3b24eebf7ff011dbafb22f1d1cec812c">C4</a>;                           </div>
<div class="line"><a name="l07767"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#ad741eaa144ec0f3887543d1b33874a27"> 7767</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#ad741eaa144ec0f3887543d1b33874a27">C5</a>;                           </div>
<div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#ae7ae37964c8f1211da8b171f7136bbf8"> 7768</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#ae7ae37964c8f1211da8b171f7136bbf8">ED</a>;                           </div>
<div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#aeb9f60e4601957211347e8ac3e933b9f"> 7769</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#aeb9f60e4601957211347e8ac3e933b9f">MODEM</a>;                        </div>
<div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a876426296e58dc5f18d4251c517ea0f6"> 7770</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a876426296e58dc5f18d4251c517ea0f6">IR</a>;                           </div>
<div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#ad595fa3ded12032f8e9eb4a105e2d33b"> 7771</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#ad595fa3ded12032f8e9eb4a105e2d33b">RESERVED0</a>;                   </div>
<div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a18a64620c0e39a66f3a24e776476900e"> 7772</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a18a64620c0e39a66f3a24e776476900e">PFIFO</a>;                        </div>
<div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a66af2e347fda19da6271594a30289c99"> 7773</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a66af2e347fda19da6271594a30289c99">CFIFO</a>;                        </div>
<div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a64e03dc253ef20daef671a4347cee6e1"> 7774</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a64e03dc253ef20daef671a4347cee6e1">SFIFO</a>;                        </div>
<div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#ad84dbfb6f09e68c96e1c08b1a339bc3c"> 7775</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#ad84dbfb6f09e68c96e1c08b1a339bc3c">TWFIFO</a>;                       </div>
<div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#af8af0bcc207d993610930fad890e4ea0"> 7776</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#af8af0bcc207d993610930fad890e4ea0">TCFIFO</a>;                       </div>
<div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a028141d09201ce9b9f118f0c5b0b6356"> 7777</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a028141d09201ce9b9f118f0c5b0b6356">RWFIFO</a>;                       </div>
<div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="struct_u_a_r_t1___type.html#a3e12afecdc9263fb3eef61e0dd53c431"> 7778</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_a_r_t1___type.html#a3e12afecdc9263fb3eef61e0dd53c431">RCFIFO</a>;                       </div>
<div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;} <a class="code" href="struct_u_a_r_t1___type.html">UART1_Type</a>;</div>
<div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160; <span class="comment">/* End group UART_structs_GROUP </span></div>
<div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;</div>
<div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;<span class="comment">/* -----------     &#39;UART1&#39; Position &amp; Mask macros                       ----------- */</span></div>
<div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;</div>
<div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="comment">/* ------- BDH Bit Fields                           ------ */</span></div>
<div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="comment">/* ------- BDL Bit Fields                           ------ */</span></div>
<div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="comment">/* ------- C1 Bit Fields                            ------ */</span></div>
<div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="comment">/* ------- C2 Bit Fields                            ------ */</span></div>
<div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="comment">/* ------- S1 Bit Fields                            ------ */</span></div>
<div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;<span class="comment">/* ------- S2 Bit Fields                            ------ */</span></div>
<div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;<span class="comment">/* ------- C3 Bit Fields                            ------ */</span></div>
<div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;<span class="comment">/* ------- D Bit Fields                             ------ */</span></div>
<div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="comment">/* ------- MA Bit Fields                            ------ */</span></div>
<div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="comment">/* ------- C4 Bit Fields                            ------ */</span></div>
<div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="comment">/* ------- C5 Bit Fields                            ------ */</span></div>
<div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="comment">/* ------- ED Bit Fields                            ------ */</span></div>
<div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="comment">/* ------- MODEM Bit Fields                         ------ */</span></div>
<div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="comment">/* ------- IR Bit Fields                            ------ */</span></div>
<div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="comment">/* ------- PFIFO Bit Fields                         ------ */</span></div>
<div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="comment">/* ------- CFIFO Bit Fields                         ------ */</span></div>
<div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="comment">/* ------- SFIFO Bit Fields                         ------ */</span></div>
<div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="comment">/* ------- TWFIFO Bit Fields                        ------ */</span></div>
<div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="comment">/* ------- TCFIFO Bit Fields                        ------ */</span></div>
<div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="comment">/* ------- RWFIFO Bit Fields                        ------ */</span></div>
<div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="comment">/* ------- RCFIFO Bit Fields                        ------ */</span> <span class="comment">/* End group UART_Register_Masks_GROUP </span></div>
<div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;</div>
<div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="comment">/* UART1 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa4e4b3f8fca364b25f7f8751430980de"> 7820</a></span>&#160;<span class="preprocessor">#define UART1_BasePtr                  0x4006B000UL </span></div>
<div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga8d69bf04d07af4fbbab5a8bd291f65ff"> 7821</a></span>&#160;<span class="preprocessor">#define UART1                          ((UART1_Type *) UART1_BasePtr) </span></div>
<div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gafb5b1236c1cdf2d9a6464251b791030c"> 7822</a></span>&#160;<span class="preprocessor">#define UART1_BASE_PTR                 (UART1) </span></div>
<div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group UART_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;</div>
<div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="comment">/* ================           UART2 (derived from UART1)           ================ */</span></div>
<div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;</div>
<div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;<span class="comment">/* UART2 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07841"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gab79b549f24bf449b7d3e3992c2076b59"> 7841</a></span>&#160;<span class="preprocessor">#define UART2_BasePtr                  0x4006C000UL </span></div>
<div class="line"><a name="l07842"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde"> 7842</a></span>&#160;<span class="preprocessor">#define UART2                          ((UART1_Type *) UART2_BasePtr) </span></div>
<div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37"> 7843</a></span>&#160;<span class="preprocessor">#define UART2_BASE_PTR                 (UART2) </span></div>
<div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group UART_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;</div>
<div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;<span class="comment">/* ================           UART3 (derived from UART1)           ================ */</span></div>
<div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;</div>
<div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;<span class="comment">/* UART3 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7ff62a4528f45ebc7ead7fea7f456e9b"> 7862</a></span>&#160;<span class="preprocessor">#define UART3_BasePtr                  0x4006D000UL </span></div>
<div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga961726a611b38bcaf61f3d598b0a59ec"> 7863</a></span>&#160;<span class="preprocessor">#define UART3                          ((UART1_Type *) UART3_BasePtr) </span></div>
<div class="line"><a name="l07864"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gadf42d0466618b9209401839e1af9b3c4"> 7864</a></span>&#160;<span class="preprocessor">#define UART3_BASE_PTR                 (UART3) </span></div>
<div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group UART_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;</div>
<div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;<span class="comment">/* ================           USB0 (file:USB0_OTG_C)               ================ */</span></div>
<div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;</div>
<div class="line"><a name="l07886"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html"> 7886</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       USB0 Structure                                               */</span></div>
<div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a2e5e3896393e567c46fbcfe1ea92bade"> 7887</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_s_b___type.html#a2e5e3896393e567c46fbcfe1ea92bade">PERID</a>;                        </div>
<div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#ae6592428fe39404b9c149ee897044e28"> 7888</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED0[3];                </div>
<div class="line"><a name="l07889"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#afff047b66a448cfa17baf6acf33fd58a"> 7889</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_s_b___type.html#afff047b66a448cfa17baf6acf33fd58a">IDCOMP</a>;                       </div>
<div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a568622129591b666fd177002c31bcee0"> 7890</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED1[3];                </div>
<div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aebfcc05a57aa51e7cdeb38d058ccd5f1"> 7891</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_s_b___type.html#aebfcc05a57aa51e7cdeb38d058ccd5f1">REV</a>;                          </div>
<div class="line"><a name="l07892"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a6838c8438bf008cb64fa3cea43176a82"> 7892</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED2[3];                </div>
<div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a7271c06f949d448fa10196e2bb10bd93"> 7893</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_s_b___type.html#a7271c06f949d448fa10196e2bb10bd93">ADDINFO</a>;                      </div>
<div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a4f28b9a1e6283f2497cb7ac15b9b7d59"> 7894</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED3[3];                </div>
<div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a33ddb4989093727ebbeaabdcbb30a9be"> 7895</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#a33ddb4989093727ebbeaabdcbb30a9be">OTGISTAT</a>;                     </div>
<div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aec3fd0939f8ee0a51c788352c0664aea"> 7896</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED4[3];                </div>
<div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#ac63531ec3a52f634997a5f27a938232e"> 7897</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#ac63531ec3a52f634997a5f27a938232e">OTGICR</a>;                       </div>
<div class="line"><a name="l07898"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#adffe13f59a399daff25ad13344a77906"> 7898</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED5[3];                </div>
<div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#adb73c0ed8ec05b05499d164fee6a6d9c"> 7899</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#adb73c0ed8ec05b05499d164fee6a6d9c">OTGSTAT</a>;                      </div>
<div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a8a9492a9c1e8d22db82b1c71fb7b4e52"> 7900</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED6[3];                </div>
<div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a29fdcad4635573158769b379244874c6"> 7901</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#a29fdcad4635573158769b379244874c6">OTGCTL</a>;                       </div>
<div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aefb5f37cb4bc84321e5ddd00606af0f4"> 7902</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED7[99];               </div>
<div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aaea8dad14f2d470b66a880384aef09d8"> 7903</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#aaea8dad14f2d470b66a880384aef09d8">ISTAT</a>;                        </div>
<div class="line"><a name="l07904"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a11eadc5dd00c3a9539bc902af9039fa8"> 7904</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED8[3];                </div>
<div class="line"><a name="l07905"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#afbe12dd614f13edb2741464672b0d411"> 7905</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#afbe12dd614f13edb2741464672b0d411">INTEN</a>;                        </div>
<div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a778c49ee3935a0e5e170734de9c37ab0"> 7906</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED9[3];                </div>
<div class="line"><a name="l07907"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#af3e1c49392d797dfdc81155e0b37a80b"> 7907</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#af3e1c49392d797dfdc81155e0b37a80b">ERRSTAT</a>;                      </div>
<div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a7c39c4da722edfd74b43e82996e50ce1"> 7908</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED10[3];               </div>
<div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a29f6538d60be550166683242c93649a7"> 7909</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#a29f6538d60be550166683242c93649a7">ERREN</a>;                        </div>
<div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a7be8397fc62d3b7687ea2c0b4d4cee4c"> 7910</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED11[3];               </div>
<div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a54025377f3daec606230cd235bd81916"> 7911</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_s_b___type.html#a54025377f3daec606230cd235bd81916">STAT</a>;                         </div>
<div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a0e99840c5c1e7e3effc35b3c2ad1980f"> 7912</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED12[3];               </div>
<div class="line"><a name="l07913"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#ad66155614624c6dbd95f696e1a9f0f35"> 7913</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#ad66155614624c6dbd95f696e1a9f0f35">CTL</a>;                          </div>
<div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aa4cb78f7773055fecca6441e9d5aacff"> 7914</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED13[3];               </div>
<div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a8705f1ca0cd919f17cdd610a401de206"> 7915</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#a8705f1ca0cd919f17cdd610a401de206">ADDR</a>;                         </div>
<div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a72a3b6b2e9a18ff30eea879d77a488d1"> 7916</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED14[3];               </div>
<div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#ae38659ba2c226f6bbe8618f9a2437ba3"> 7917</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#ae38659ba2c226f6bbe8618f9a2437ba3">BDTPAGE1</a>;                     </div>
<div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a158a1497b9d1a1637cf443f695328bd0"> 7918</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED15[3];               </div>
<div class="line"><a name="l07919"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#af0454bfe2e97064f2b6bd616350ec802"> 7919</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#af0454bfe2e97064f2b6bd616350ec802">FRMNUML</a>;                      </div>
<div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a8b7cfa7a649017a91dbe34aed04c6070"> 7920</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED16[3];               </div>
<div class="line"><a name="l07921"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a5d81326ef75b015cfa68f73b9c8434bf"> 7921</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#a5d81326ef75b015cfa68f73b9c8434bf">FRMNUMH</a>;                      </div>
<div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a68ab1d49cde54a7d508c1440fb2078ce"> 7922</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED17[3];               </div>
<div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a58b9187d7f4a00613210eae025612065"> 7923</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#a58b9187d7f4a00613210eae025612065">TOKEN</a>;                        </div>
<div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a8ce7bad2ba7d330b00ba048344323f14"> 7924</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED18[3];               </div>
<div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a5567027779ec927376c0d8a60d53fb24"> 7925</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#a5567027779ec927376c0d8a60d53fb24">SOFTHLD</a>;                      </div>
<div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a745a59d1371c01de86a6325c85bee389"> 7926</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED19[3];               </div>
<div class="line"><a name="l07927"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#af2c91cae21a7dc71675b828c242ff14a"> 7927</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#af2c91cae21a7dc71675b828c242ff14a">BDTPAGE2</a>;                     </div>
<div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#abf96158ea402dc9bdf322bc3bf86fb4c"> 7928</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED20[3];               </div>
<div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a37e2eedfdddb0094778c619167cac252"> 7929</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#a37e2eedfdddb0094778c619167cac252">BDTPAGE3</a>;                     </div>
<div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a29bfcd0842305a7b9821511f2bf590e3"> 7930</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED21[11];              </div>
<div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;   <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#ae31e5076afa4cee3a94c6b57b374426a"> 7932</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#ae31e5076afa4cee3a94c6b57b374426a">ENDPT</a>;                     </div>
<div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;      <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED0[3];             </div>
<div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;   } ENDPOINT[16];                              </div>
<div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a7d0fdec2bab11d450d49677fc0bf729c"> 7935</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#a7d0fdec2bab11d450d49677fc0bf729c">USBCTRL</a>;                      </div>
<div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a9abaf0f261e47463b74913c49dd9e62f"> 7936</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED22[3];               </div>
<div class="line"><a name="l07937"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aa8cbc53b1ddc255d7be917ba3fc6b1f1"> 7937</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   <a class="code" href="struct_u_s_b___type.html#aa8cbc53b1ddc255d7be917ba3fc6b1f1">OBSERVE</a>;                      </div>
<div class="line"><a name="l07938"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a99326925d31f666b9245e10741ce7c37"> 7938</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED23[3];               </div>
<div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a093d9b4052a399ff21b6694034333f08"> 7939</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#a093d9b4052a399ff21b6694034333f08">CONTROL</a>;                      </div>
<div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a173264180e9ab00d1379d53159cc1162"> 7940</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED24[3];               </div>
<div class="line"><a name="l07941"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a0381c5afae0f997f54326c00e494d71c"> 7941</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#a0381c5afae0f997f54326c00e494d71c">USBTRC0</a>;                      </div>
<div class="line"><a name="l07942"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a3bc8fc60a4582ed219a08aaf0cad21e4"> 7942</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t   RESERVED25[7];               </div>
<div class="line"><a name="l07943"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a32e51e60eb32b6754162c3e4a9a054e1"> 7943</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_u_s_b___type.html#a32e51e60eb32b6754162c3e4a9a054e1">USBFRMADJUST</a>;                 </div>
<div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;} <a class="code" href="struct_u_s_b___type.html">USB_Type</a>;</div>
<div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160; <span class="comment">/* End group USB_structs_GROUP </span></div>
<div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;</div>
<div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="comment">/* -----------     &#39;USB0&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;</div>
<div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="comment">/* ------- PERID Bit Fields                         ------ */</span></div>
<div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga7c4ef4c7ba738b9ec7ee90c6c482c1e5"> 7960</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        (0x3FUL &lt;&lt; USB_PERID_ID_SHIFT)                      </span></div>
<div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga15b2af97cadcb108b2489e2d29e8957e"> 7961</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad306299b648ed1827f0b4a6ad1c81c1d"> 7962</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_PERID_ID_SHIFT))&amp;USB_PERID_ID_MASK) </span></div>
<div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- IDCOMP Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga91e5cef0c6203ea503c01ecb0f392819"> 7964</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      (0x3FUL &lt;&lt; USB_IDCOMP_NID_SHIFT)                    </span></div>
<div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gabb5fe5f72dcf289ba2d624ed18f8f07a"> 7965</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     0                                                   </span></div>
<div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga00f75febd050c5d7be60f755cc502eae"> 7966</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_IDCOMP_NID_SHIFT))&amp;USB_IDCOMP_NID_MASK) </span></div>
<div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- REV Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga72a356a066674e41e3827b0ccb931e71"> 7968</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         (0xFFUL &lt;&lt; USB_REV_REV_SHIFT)                       </span></div>
<div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gab058ebe4be52454e46ef15ce015ac5fd"> 7969</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_SHIFT                        0                                                   </span></div>
<div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga30e7698a3bfac84ce89aee7d2d0498f4"> 7970</a></span>&#160;<span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_REV_REV_SHIFT))&amp;USB_REV_REV_MASK) </span></div>
<div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ADDINFO Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07972"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gacb7c792034c73c4861bc8fba6ff4314f"> 7972</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  (0x01UL &lt;&lt; USB_ADDINFO_IEHOST_SHIFT)                </span></div>
<div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad256dcdfe8443877169b69dbcc8a041e"> 7973</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gacdd8ba22b3c767cd5f2b22b79d861660"> 7974</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IEHOST_SHIFT))&amp;USB_ADDINFO_IEHOST_MASK) </span></div>
<div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa578584bfaf89e26213e6ba12e5f4b0e"> 7975</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  (0x1FUL &lt;&lt; USB_ADDINFO_IRQNUM_SHIFT)                </span></div>
<div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga3332243caa9e2f9cfc49b031ac54cbda"> 7976</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 3                                                   </span></div>
<div class="line"><a name="l07977"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga0ab998135e9b4c5e89fa598b54bf96a3"> 7977</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IRQNUM_SHIFT))&amp;USB_ADDINFO_IRQNUM_MASK) </span></div>
<div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- OTGISTAT Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga4aed6ee50bdd46063aa551dfb6e91d80"> 7979</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               (0x01UL &lt;&lt; USB_OTGISTAT_AVBUSCHG_SHIFT)             </span></div>
<div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga0b762b08ffd3b747e2d0ad17b5f1641a"> 7980</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              0                                                   </span></div>
<div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa68e12c05c120ef3e502fc51c84e0786"> 7981</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGISTAT_AVBUSCHG_SHIFT))&amp;USB_OTGISTAT_AVBUSCHG_MASK) </span></div>
<div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gafa204dddd4f034a5085b4599642689d7"> 7982</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             (0x01UL &lt;&lt; USB_OTGISTAT_B_SESS_CHG_SHIFT)           </span></div>
<div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad18c5869e529e7edbe3251ee5e3ff33f"> 7983</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            2                                                   </span></div>
<div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga4108e08daceff6d9a326c385544b42ba"> 7984</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGISTAT_B_SESS_CHG_SHIFT))&amp;USB_OTGISTAT_B_SESS_CHG_MASK) </span></div>
<div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga859962123dc28f346bafc99263efb811"> 7985</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             (0x01UL &lt;&lt; USB_OTGISTAT_SESSVLDCHG_SHIFT)           </span></div>
<div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gabcccd593607e1118c8283f20c69d7512"> 7986</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            3                                                   </span></div>
<div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa357c7b1590d5f90c568c26dfa2afa6c"> 7987</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGISTAT_SESSVLDCHG_SHIFT))&amp;USB_OTGISTAT_SESSVLDCHG_MASK) </span></div>
<div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga596dfbf3a2a0a6e6dcb1885ef11b4f8f"> 7988</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         (0x01UL &lt;&lt; USB_OTGISTAT_LINE_STATE_CHG_SHIFT)       </span></div>
<div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga7cb2076a9bf32a49fdbc7efcfc5fb8bb"> 7989</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        5                                                   </span></div>
<div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga085d489cf14ed076782c1ed30a599ee4"> 7990</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG(x)           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGISTAT_LINE_STATE_CHG_SHIFT))&amp;USB_OTGISTAT_LINE_STATE_CHG_MASK) </span></div>
<div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa59b13f2f60173eaf2844dd089a6b31a"> 7991</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                (0x01UL &lt;&lt; USB_OTGISTAT_ONEMSEC_SHIFT)              </span></div>
<div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga561173eac45ee89d7447416da7747ec2"> 7992</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               6                                                   </span></div>
<div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga63d7b00bdc7b172762e10a4c19606efe"> 7993</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGISTAT_ONEMSEC_SHIFT))&amp;USB_OTGISTAT_ONEMSEC_MASK) </span></div>
<div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga853101783769b0e8f1c68dc63ed5dbbc"> 7994</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  (0x01UL &lt;&lt; USB_OTGISTAT_IDCHG_SHIFT)                </span></div>
<div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac273f68643eb40324f598cb4a275b87b"> 7995</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 7                                                   </span></div>
<div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa47014f5edf960ec257bc5d1b8cb1d55"> 7996</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGISTAT_IDCHG_SHIFT))&amp;USB_OTGISTAT_IDCHG_MASK) </span></div>
<div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- OTGICR Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga7754d512762167f81175b40ed5243050"> 7998</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  (0x01UL &lt;&lt; USB_OTGICR_AVBUSEN_SHIFT)                </span></div>
<div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac9ca8070fe9426a83bc59be69471edd3"> 7999</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga06f194e929b2900d37dc38947dad3494"> 8000</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGICR_AVBUSEN_SHIFT))&amp;USB_OTGICR_AVBUSEN_MASK) </span></div>
<div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga509dfbaf7a85ddbd9b7b61a1d5032cf1"> 8001</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  (0x01UL &lt;&lt; USB_OTGICR_BSESSEN_SHIFT)                </span></div>
<div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad6d45208ed6411e439be457224176789"> 8002</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 2                                                   </span></div>
<div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga71e9f843e6727f7f1e7692749d58710a"> 8003</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGICR_BSESSEN_SHIFT))&amp;USB_OTGICR_BSESSEN_MASK) </span></div>
<div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga35e32e6ed718719eb90a5aa7b8af10f3"> 8004</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                (0x01UL &lt;&lt; USB_OTGICR_SESSVLDEN_SHIFT)              </span></div>
<div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga6f1a0dd83404b56be4be006b113f68d8"> 8005</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               3                                                   </span></div>
<div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaefa67a953a6b7cc1ce8359265d288f3c"> 8006</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGICR_SESSVLDEN_SHIFT))&amp;USB_OTGICR_SESSVLDEN_MASK) </span></div>
<div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac9d12e9bdf0d60b52ea0b99c668630af"> 8007</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              (0x01UL &lt;&lt; USB_OTGICR_LINESTATEEN_SHIFT)            </span></div>
<div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga1824eae0010a884c2b3bd425cfa2b389"> 8008</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             5                                                   </span></div>
<div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad0fdbf16d1db801b5c0d724fab29bdcf"> 8009</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN(x)                (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGICR_LINESTATEEN_SHIFT))&amp;USB_OTGICR_LINESTATEEN_MASK) </span></div>
<div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac68531fd32d53520e1d1ccdd4cfae9ec"> 8010</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                (0x01UL &lt;&lt; USB_OTGICR_ONEMSECEN_SHIFT)              </span></div>
<div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga29ccacd7b79d6d2df3b8743ccd1c467f"> 8011</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               6                                                   </span></div>
<div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa9d4e3dff8875d4766dcc81e91d46491"> 8012</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGICR_ONEMSECEN_SHIFT))&amp;USB_OTGICR_ONEMSECEN_MASK) </span></div>
<div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa13997b88383cb1aec6f042ecdb94399"> 8013</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     (0x01UL &lt;&lt; USB_OTGICR_IDEN_SHIFT)                   </span></div>
<div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga36d7ef200033a393e023ab06808f7129"> 8014</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad4246c9dd6d1025b242b2359507b9ac3"> 8015</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGICR_IDEN_SHIFT))&amp;USB_OTGICR_IDEN_MASK) </span></div>
<div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- OTGSTAT Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaad4e0319a6f42042472b52c8d1ec1c77"> 8017</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                (0x01UL &lt;&lt; USB_OTGSTAT_AVBUSVLD_SHIFT)              </span></div>
<div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga66258b09ad8ec5462b8594ce5ac7384c"> 8018</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               0                                                   </span></div>
<div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga5a189909285a57f1076d9c2f860d7b71"> 8019</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGSTAT_AVBUSVLD_SHIFT))&amp;USB_OTGSTAT_AVBUSVLD_MASK) </span></div>
<div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gabcc7c3e58301a6abc07915a5deb92d39"> 8020</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                (0x01UL &lt;&lt; USB_OTGSTAT_BSESSEND_SHIFT)              </span></div>
<div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga6eb987e49a137057c02e8f2b26e61724"> 8021</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               2                                                   </span></div>
<div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga65d653ad5cca1c118a26385b74ab9c40"> 8022</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGSTAT_BSESSEND_SHIFT))&amp;USB_OTGSTAT_BSESSEND_MASK) </span></div>
<div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga9158e279053f0f684c33cba2ec1e68ee"> 8023</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                (0x01UL &lt;&lt; USB_OTGSTAT_SESS_VLD_SHIFT)              </span></div>
<div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga69ae55ac7a03104ed013c34efa24ef43"> 8024</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               3                                                   </span></div>
<div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac1508d9a4ed066ec8eee7c680ae72a8f"> 8025</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGSTAT_SESS_VLD_SHIFT))&amp;USB_OTGSTAT_SESS_VLD_MASK) </span></div>
<div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga217f22f350652ae8ad2502c2baf8440b"> 8026</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         (0x01UL &lt;&lt; USB_OTGSTAT_LINESTATESTABLE_SHIFT)       </span></div>
<div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga34e5a04fe2a6546a9b22a40dc1f7c543"> 8027</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        5                                                   </span></div>
<div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga3276c4f80d5d106f48ef29d41a6df5a9"> 8028</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE(x)           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGSTAT_LINESTATESTABLE_SHIFT))&amp;USB_OTGSTAT_LINESTATESTABLE_MASK) </span></div>
<div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaf29778bce4dce2841774778e5c566bf5"> 8029</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               (0x01UL &lt;&lt; USB_OTGSTAT_ONEMSECEN_SHIFT)             </span></div>
<div class="line"><a name="l08030"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaac9cb5de36e29af8366533e2c05c31ac"> 8030</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              6                                                   </span></div>
<div class="line"><a name="l08031"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga15a65fa9c8a41765e1091d1b90e5f8ff"> 8031</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGSTAT_ONEMSECEN_SHIFT))&amp;USB_OTGSTAT_ONEMSECEN_MASK) </span></div>
<div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gab1f78fae0de86d5ced423f41f9d6b098"> 8032</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      (0x01UL &lt;&lt; USB_OTGSTAT_ID_SHIFT)                    </span></div>
<div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga4f674a8a6d13daeb25950cb78cfa625c"> 8033</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     7                                                   </span></div>
<div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gabf0eb7179db616c9d26b69efe70d2366"> 8034</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGSTAT_ID_SHIFT))&amp;USB_OTGSTAT_ID_MASK) </span></div>
<div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- OTGCTL Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga6cdb9b59615dfc774914e37d44f17e3a"> 8036</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    (0x01UL &lt;&lt; USB_OTGCTL_OTGEN_SHIFT)                  </span></div>
<div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga45ccee22440e024d6e6096d5607372f6"> 8037</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   2                                                   </span></div>
<div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga5e783e811c3f041573490362baacb723"> 8038</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGCTL_OTGEN_SHIFT))&amp;USB_OTGCTL_OTGEN_MASK) </span></div>
<div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga929467feea7b1506c205dd78112a8a98"> 8039</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    (0x01UL &lt;&lt; USB_OTGCTL_DMLOW_SHIFT)                  </span></div>
<div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga11854093d47631b4f11f0c50bf7a063f"> 8040</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   4                                                   </span></div>
<div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga6e3236832190e5a0774872244aab3223"> 8041</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGCTL_DMLOW_SHIFT))&amp;USB_OTGCTL_DMLOW_MASK) </span></div>
<div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad6a988a0338aa5fcd511f9644b2375eb"> 8042</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    (0x01UL &lt;&lt; USB_OTGCTL_DPLOW_SHIFT)                  </span></div>
<div class="line"><a name="l08043"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga94318731712f5399af57fefe46ac8cec"> 8043</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   5                                                   </span></div>
<div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga7620238bdd46f65a58ce5713a301bfc5"> 8044</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGCTL_DPLOW_SHIFT))&amp;USB_OTGCTL_DPLOW_MASK) </span></div>
<div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga58ba9522df4e9a18c7efa0472837c30c"> 8045</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   (0x01UL &lt;&lt; USB_OTGCTL_DPHIGH_SHIFT)                 </span></div>
<div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga898efaea515cbbb64826b7685082665f"> 8046</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  7                                                   </span></div>
<div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaf606f58fa2872eb5ff39eb9ca5c740bd"> 8047</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OTGCTL_DPHIGH_SHIFT))&amp;USB_OTGCTL_DPHIGH_MASK) </span></div>
<div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ISTAT Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaacafc35a1c208555b284f9f086708686"> 8049</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    (0x01UL &lt;&lt; USB_ISTAT_USBRST_SHIFT)                  </span></div>
<div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad463e743b6bdd9589a499bf654703da0"> 8050</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga017e21472feb64dd84273dd693e72264"> 8051</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_USBRST_SHIFT))&amp;USB_ISTAT_USBRST_MASK) </span></div>
<div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaef490eac989ee78a88372bcbf3b029c6"> 8052</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     (0x01UL &lt;&lt; USB_ISTAT_ERROR_SHIFT)                   </span></div>
<div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa4afff6c8a78b6b44f3e314dd4746892"> 8053</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    1                                                   </span></div>
<div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga0c8f9127484432972e279a49a97902b8"> 8054</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_ERROR_SHIFT))&amp;USB_ISTAT_ERROR_MASK) </span></div>
<div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gab45774502290aab38038a19110e8558b"> 8055</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    (0x01UL &lt;&lt; USB_ISTAT_SOFTOK_SHIFT)                  </span></div>
<div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gae58407103a8cebfc9c4a8e8c7f08fddb"> 8056</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   2                                                   </span></div>
<div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga3dec5ce053bffc80185a8b784eb76dcc"> 8057</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_SOFTOK_SHIFT))&amp;USB_ISTAT_SOFTOK_MASK) </span></div>
<div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga12db7650592f7e48ae702b71d1728c98"> 8058</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    (0x01UL &lt;&lt; USB_ISTAT_TOKDNE_SHIFT)                  </span></div>
<div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga55bb01da118027c84423bfcb317eabb5"> 8059</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l08060"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga6aa4ea95ad3c62b922ad95fe1edcb4b8"> 8060</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_TOKDNE_SHIFT))&amp;USB_ISTAT_TOKDNE_MASK) </span></div>
<div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga008ba082c8646490852ad753ebcf4e62"> 8061</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     (0x01UL &lt;&lt; USB_ISTAT_SLEEP_SHIFT)                   </span></div>
<div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga724873614965bae7c2d6c45aa4731f70"> 8062</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    4                                                   </span></div>
<div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaf85aae24718a5e6e24e6ac081f03ea89"> 8063</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_SLEEP_SHIFT))&amp;USB_ISTAT_SLEEP_MASK) </span></div>
<div class="line"><a name="l08064"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga072350db0370ccd930e192c850ef52d9"> 8064</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    (0x01UL &lt;&lt; USB_ISTAT_RESUME_SHIFT)                  </span></div>
<div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gadf654883244211ef077839ab67084069"> 8065</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   5                                                   </span></div>
<div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gab6efd0d1a586db5df6ed26ed748e5bce"> 8066</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_RESUME_SHIFT))&amp;USB_ISTAT_RESUME_MASK) </span></div>
<div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaad79229bb3a2c9199b50a86a8f4c49fa"> 8067</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    (0x01UL &lt;&lt; USB_ISTAT_ATTACH_SHIFT)                  </span></div>
<div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga7820c4cabf21bbbab066e4db9f2bb4b1"> 8068</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   6                                                   </span></div>
<div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga0f7e6b80eaa37bc095e29020ed9479ef"> 8069</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_ATTACH_SHIFT))&amp;USB_ISTAT_ATTACH_MASK) </span></div>
<div class="line"><a name="l08070"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaab3ce766c4d9a80eaddf42589789ab2d"> 8070</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_MASK                     (0x01UL &lt;&lt; USB_ISTAT_STALL_SHIFT)                   </span></div>
<div class="line"><a name="l08071"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga02df98ee1c82991ef063f89d4ef6ce2b"> 8071</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    7                                                   </span></div>
<div class="line"><a name="l08072"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gafd22a3ab3195553330b51721fa0ffbf3"> 8072</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ISTAT_STALL_SHIFT))&amp;USB_ISTAT_STALL_MASK) </span></div>
<div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- INTEN Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga67ed1b19b1fe4e25fc5ccf7bf0d42c38"> 8074</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  (0x01UL &lt;&lt; USB_INTEN_USBRSTEN_SHIFT)                </span></div>
<div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaf3b53207fe24da42d123d8e94494b72f"> 8075</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga9adae8276677c093c8b86f2198ae27bb"> 8076</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_USBRSTEN_SHIFT))&amp;USB_INTEN_USBRSTEN_MASK) </span></div>
<div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaf660b76755baff6ed122be3eba21723b"> 8077</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   (0x01UL &lt;&lt; USB_INTEN_ERROREN_SHIFT)                 </span></div>
<div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga38c74121b3660065935c4f639f987b3c"> 8078</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  1                                                   </span></div>
<div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga0d5944dbfdce653f192a20b6664ebcba"> 8079</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_ERROREN_SHIFT))&amp;USB_INTEN_ERROREN_MASK) </span></div>
<div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga6398aff7e3278bea66900a35b616563f"> 8080</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  (0x01UL &lt;&lt; USB_INTEN_SOFTOKEN_SHIFT)                </span></div>
<div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga8d9738dcc6d852ffd09dbac5e8058431"> 8081</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 2                                                   </span></div>
<div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga18c02f9334adbb0d5221e89b7a38279d"> 8082</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_SOFTOKEN_SHIFT))&amp;USB_INTEN_SOFTOKEN_MASK) </span></div>
<div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga59b367a1e2496ad06deee9d86001aa7d"> 8083</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  (0x01UL &lt;&lt; USB_INTEN_TOKDNEEN_SHIFT)                </span></div>
<div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga2e0c8229886bcca7e35bee00cd90d236"> 8084</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 3                                                   </span></div>
<div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga44ac403f2bcc92e328bbd667ecbc3cda"> 8085</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_TOKDNEEN_SHIFT))&amp;USB_INTEN_TOKDNEEN_MASK) </span></div>
<div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac2cf7613141a7333e152b43e42e6ee53"> 8086</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   (0x01UL &lt;&lt; USB_INTEN_SLEEPEN_SHIFT)                 </span></div>
<div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga8e3c25dd5e743c21fc277d45640d5a5e"> 8087</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  4                                                   </span></div>
<div class="line"><a name="l08088"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga11c1e1ba0d238744202095c978088a8a"> 8088</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_SLEEPEN_SHIFT))&amp;USB_INTEN_SLEEPEN_MASK) </span></div>
<div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga9bcc213c102e47e0700cd463b9198470"> 8089</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  (0x01UL &lt;&lt; USB_INTEN_RESUMEEN_SHIFT)                </span></div>
<div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga49c43d3fce5392a3d68780ebd02cb5df"> 8090</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 5                                                   </span></div>
<div class="line"><a name="l08091"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga515a55937012d62911eafcb3e22054eb"> 8091</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_RESUMEEN_SHIFT))&amp;USB_INTEN_RESUMEEN_MASK) </span></div>
<div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gada08eb0b0c86565a19f43a0c9fbf293b"> 8092</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  (0x01UL &lt;&lt; USB_INTEN_ATTACHEN_SHIFT)                </span></div>
<div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga2dcfada22ae8ed86992f14be6ab3f070"> 8093</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 6                                                   </span></div>
<div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaeb9287a86a008c7741d66d16e49ecea9"> 8094</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_ATTACHEN_SHIFT))&amp;USB_INTEN_ATTACHEN_MASK) </span></div>
<div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga18443f2f26840b47e4b4088d25f51c68"> 8095</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   (0x01UL &lt;&lt; USB_INTEN_STALLEN_SHIFT)                 </span></div>
<div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac8b0e5912467cf86c8a2fcc3c1e98e24"> 8096</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  7                                                   </span></div>
<div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga9add456c958e299d486f5ca45a2379af"> 8097</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_INTEN_STALLEN_SHIFT))&amp;USB_INTEN_STALLEN_MASK) </span></div>
<div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ERRSTAT Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gadf359cce923ca198235ecef76b5cc789"> 8099</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  (0x01UL &lt;&lt; USB_ERRSTAT_PIDERR_SHIFT)                </span></div>
<div class="line"><a name="l08100"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaf10f584ce9bbe8d7c0d0b8a6a4f61352"> 8100</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaaea4b668baa49e256f30660df4cfdd38"> 8101</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_PIDERR_SHIFT))&amp;USB_ERRSTAT_PIDERR_MASK) </span></div>
<div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga400a9d616bd8457e1003d62d62660b5a"> 8102</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 (0x01UL &lt;&lt; USB_ERRSTAT_CRC5EOF_SHIFT)               </span></div>
<div class="line"><a name="l08103"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga42e986ec54195657a22043422895c708"> 8103</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                1                                                   </span></div>
<div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga78ce9d0a03d22435b46c94d12c98be2f"> 8104</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_CRC5EOF_SHIFT))&amp;USB_ERRSTAT_CRC5EOF_MASK) </span></div>
<div class="line"><a name="l08105"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac9682448ca13abab007c9438e811610c"> 8105</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   (0x01UL &lt;&lt; USB_ERRSTAT_CRC16_SHIFT)                 </span></div>
<div class="line"><a name="l08106"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaf0bd8a085cd33bc98cf89d6ea726be46"> 8106</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  2                                                   </span></div>
<div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac7e96cf4b85807afc7c920313b5ca9b0"> 8107</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_CRC16_SHIFT))&amp;USB_ERRSTAT_CRC16_MASK) </span></div>
<div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaf2aaf7552c127da34a4252936afe561a"> 8108</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    (0x01UL &lt;&lt; USB_ERRSTAT_DFN8_SHIFT)                  </span></div>
<div class="line"><a name="l08109"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gae26a3aed245ac0546edc65afaa2c5542"> 8109</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad1d254580c4c29d95e8427b96c0d2983"> 8110</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_DFN8_SHIFT))&amp;USB_ERRSTAT_DFN8_MASK) </span></div>
<div class="line"><a name="l08111"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga64f9bd307b556ecbd454571aa2d1b4c8"> 8111</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  (0x01UL &lt;&lt; USB_ERRSTAT_BTOERR_SHIFT)                </span></div>
<div class="line"><a name="l08112"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa6f963350f684e982457839f7bc842e5"> 8112</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga0f32da23ed144ba6c95ef2e68c22c4f7"> 8113</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_BTOERR_SHIFT))&amp;USB_ERRSTAT_BTOERR_MASK) </span></div>
<div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga3941bf3fbbca724b3b26a09bb2432581"> 8114</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  (0x01UL &lt;&lt; USB_ERRSTAT_DMAERR_SHIFT)                </span></div>
<div class="line"><a name="l08115"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga2e3f280874ee203f1f801206ab4254be"> 8115</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 5                                                   </span></div>
<div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga8a112763a1361e1452f77f165a289833"> 8116</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_DMAERR_SHIFT))&amp;USB_ERRSTAT_DMAERR_MASK) </span></div>
<div class="line"><a name="l08117"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga9cfa1a07c56005e5d545ecf363c4e916"> 8117</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  (0x01UL &lt;&lt; USB_ERRSTAT_BTSERR_SHIFT)                </span></div>
<div class="line"><a name="l08118"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga4827905bfe176b3ba2992ce3ff9a4575"> 8118</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 7                                                   </span></div>
<div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga39fb37eab07bf9b12d9ef56c7181a511"> 8119</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERRSTAT_BTSERR_SHIFT))&amp;USB_ERRSTAT_BTSERR_MASK) </span></div>
<div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ERREN Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga971e0d8939196ec3990a73b4db4030ad"> 8121</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  (0x01UL &lt;&lt; USB_ERREN_PIDERREN_SHIFT)                </span></div>
<div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga47a2a895b1b94a32aa482d11173e2fb9"> 8122</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l08123"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac8aff57d3636da4ea876d6b9666eb9c8"> 8123</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_PIDERREN_SHIFT))&amp;USB_ERREN_PIDERREN_MASK) </span></div>
<div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gafab72bb1aedf0d529c720a25d6ee93da"> 8124</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 (0x01UL &lt;&lt; USB_ERREN_CRC5EOFEN_SHIFT)               </span></div>
<div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gafc8288624f2373be283f408a290f3daf"> 8125</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                1                                                   </span></div>
<div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga0fdb8376f0e47f96561ee2953e225ff6"> 8126</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_CRC5EOFEN_SHIFT))&amp;USB_ERREN_CRC5EOFEN_MASK) </span></div>
<div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gae216c42729f6b3d992001136744fe341"> 8127</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   (0x01UL &lt;&lt; USB_ERREN_CRC16EN_SHIFT)                 </span></div>
<div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga7d910c7016807387969de45f0ac3e2d6"> 8128</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  2                                                   </span></div>
<div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gab790bf2a5fa9f59ed6d50f0e1ea812f3"> 8129</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_CRC16EN_SHIFT))&amp;USB_ERREN_CRC16EN_MASK) </span></div>
<div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga4077d6e25312cdf05ef982907720c2f6"> 8130</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    (0x01UL &lt;&lt; USB_ERREN_DFN8EN_SHIFT)                  </span></div>
<div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga25ff64c64f5871c1c278c5639d862ba7"> 8131</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga7b04fb03c3c9e21455addc61a82203e2"> 8132</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_DFN8EN_SHIFT))&amp;USB_ERREN_DFN8EN_MASK) </span></div>
<div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga3e02cf7d8b6fce5077848051a320c609"> 8133</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  (0x01UL &lt;&lt; USB_ERREN_BTOERREN_SHIFT)                </span></div>
<div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga6df540868c71ce6e3c7b8737a048c2aa"> 8134</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gacd448b6d7c5031433ac1d25bfb7a5f0d"> 8135</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_BTOERREN_SHIFT))&amp;USB_ERREN_BTOERREN_MASK) </span></div>
<div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gae1e237556956a0eb5e669aadded213b8"> 8136</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  (0x01UL &lt;&lt; USB_ERREN_DMAERREN_SHIFT)                </span></div>
<div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga8b75afb2fa004a75b39023e38db4e784"> 8137</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 5                                                   </span></div>
<div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gae611010a73b86c738e27013a47be26e4"> 8138</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_DMAERREN_SHIFT))&amp;USB_ERREN_DMAERREN_MASK) </span></div>
<div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga806a809f05df66a7669733c599646f7f"> 8139</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  (0x01UL &lt;&lt; USB_ERREN_BTSERREN_SHIFT)                </span></div>
<div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga5e760a100c4f43ecfd71952a5f393d77"> 8140</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 7                                                   </span></div>
<div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gae03eeefc3a737fe0d1d31ae2305fe962"> 8141</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ERREN_BTSERREN_SHIFT))&amp;USB_ERREN_BTSERREN_MASK) </span></div>
<div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- STAT Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga49caa3c5b36fc89eadadd60cdf331643"> 8143</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        (0x01UL &lt;&lt; USB_STAT_ODD_SHIFT)                      </span></div>
<div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga15f3e2fa671ea1a59e0b24a9697faf8a"> 8144</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_SHIFT                       2                                                   </span></div>
<div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaf2435ac1190d60f8c1db948f6dd2a844"> 8145</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ODD_SHIFT))&amp;USB_STAT_ODD_MASK) </span></div>
<div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gab953f904ef3a2b838a922ebdf69cf140"> 8146</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_MASK                         (0x01UL &lt;&lt; USB_STAT_TX_SHIFT)                       </span></div>
<div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga5173e8423017932d90919ddb18f918bd"> 8147</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_SHIFT                        3                                                   </span></div>
<div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga879e6d045ec05d5edcad4e05e091c568"> 8148</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_TX_SHIFT))&amp;USB_STAT_TX_MASK) </span></div>
<div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad8a184e838de511e23aa32011fc9f0b6"> 8149</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_MASK                       (0x0FUL &lt;&lt; USB_STAT_ENDP_SHIFT)                     </span></div>
<div class="line"><a name="l08150"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga5d85a4b028002bc9ce0f1650111cd49a"> 8150</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga0302fe6637ae59174d7702947430dbba"> 8151</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ENDP_SHIFT))&amp;USB_STAT_ENDP_MASK) </span></div>
<div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CTL Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08153"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa406be72ac0b31143d3a3bc357af334b"> 8153</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  (0x01UL &lt;&lt; USB_CTL_USBENSOFEN_SHIFT)                </span></div>
<div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga674ca18da1675b8ae48c65ca4203da36"> 8154</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l08155"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gafcc995142941dbf5985fdd3b4c21ca81"> 8155</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_USBENSOFEN_SHIFT))&amp;USB_CTL_USBENSOFEN_MASK) </span></div>
<div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga70907cc5c00bad68669ef02ec1332bfc"> 8156</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_MASK                      (0x01UL &lt;&lt; USB_CTL_ODDRST_SHIFT)                    </span></div>
<div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga6e2ea6a3166748c567d22a767c69f98d"> 8157</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     1                                                   </span></div>
<div class="line"><a name="l08158"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga108f100f640bfdf7ca2f4b2cd371126a"> 8158</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_ODDRST_SHIFT))&amp;USB_CTL_ODDRST_MASK) </span></div>
<div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga4e385fa5cf2157ef30a39c1c2b766cd3"> 8159</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_MASK                      (0x01UL &lt;&lt; USB_CTL_RESUME_SHIFT)                    </span></div>
<div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gab8354dafb3b0cb438770fe60ffec4714"> 8160</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     2                                                   </span></div>
<div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gabf5ce133606d0539b886b04537646d7d"> 8161</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_RESUME_SHIFT))&amp;USB_CTL_RESUME_MASK) </span></div>
<div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaddf09c4e93070675c5c93c711518250c"> 8162</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  (0x01UL &lt;&lt; USB_CTL_HOSTMODEEN_SHIFT)                </span></div>
<div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga87a32a06006794e2dd638fd2bb2eb788"> 8163</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 3                                                   </span></div>
<div class="line"><a name="l08164"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga4236cc68486374d9bf70856c528d90d2"> 8164</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_HOSTMODEEN_SHIFT))&amp;USB_CTL_HOSTMODEEN_MASK) </span></div>
<div class="line"><a name="l08165"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga6e3734900ace59f3dedf7a8f246721d7"> 8165</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_MASK                       (0x01UL &lt;&lt; USB_CTL_RESET_SHIFT)                     </span></div>
<div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac709cb60252fd6ab2775785ffc2953e6"> 8166</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_SHIFT                      4                                                   </span></div>
<div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga1a419c2524f4084d8ce1fc4bf8bebb5f"> 8167</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_RESET_SHIFT))&amp;USB_CTL_RESET_MASK) </span></div>
<div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa2e78edccdce1268888d45bc4d81cfe1"> 8168</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          (0x01UL &lt;&lt; USB_CTL_TXSUSPENDTOKENBUSY_SHIFT)        </span></div>
<div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac6b9a4253ee9f3740d0c7b2692a44e8e"> 8169</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         5                                                   </span></div>
<div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gae63db0f2199e12ce6091f6fb2a730b45"> 8170</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_TXSUSPENDTOKENBUSY_SHIFT))&amp;USB_CTL_TXSUSPENDTOKENBUSY_MASK) </span></div>
<div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac4c2c3ef09a72faaab7151297e8dfbe7"> 8171</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_MASK                         (0x01UL &lt;&lt; USB_CTL_SE0_SHIFT)                       </span></div>
<div class="line"><a name="l08172"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa3a02fa6ec226d10d54353456d44fa88"> 8172</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_SHIFT                        6                                                   </span></div>
<div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga438fbda9fa4299d7b9761ca3f63afa6d"> 8173</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_SE0_SHIFT))&amp;USB_CTL_SE0_MASK) </span></div>
<div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga3a56395d81066c161d523479ed340907"> 8174</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_MASK                      (0x01UL &lt;&lt; USB_CTL_JSTATE_SHIFT)                    </span></div>
<div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad553773ca9a02b344ab10269c999d143"> 8175</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     7                                                   </span></div>
<div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga61736e62d6fdc40d1b100eadc0ab2be2"> 8176</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CTL_JSTATE_SHIFT))&amp;USB_CTL_JSTATE_MASK) </span></div>
<div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ADDR Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08178"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga7ccfd8bde2bb3831d13280315df4501c"> 8178</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       (0x7FUL &lt;&lt; USB_ADDR_ADDR_SHIFT)                     </span></div>
<div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga57c7c394504da946dae75d5b20a2f297"> 8179</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad42e50014eedee91315521b19199ef39"> 8180</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_ADDR_SHIFT))&amp;USB_ADDR_ADDR_MASK) </span></div>
<div class="line"><a name="l08181"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga695e1ebe159d45ecd94fe40627ac121e"> 8181</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_MASK                       (0x01UL &lt;&lt; USB_ADDR_LSEN_SHIFT)                     </span></div>
<div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga7c81adb1ac1c658006ea0ebfd4644634"> 8182</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      7                                                   </span></div>
<div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga4e865cea820a5fafc3275610ccc2c0c4"> 8183</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_LSEN_SHIFT))&amp;USB_ADDR_LSEN_MASK) </span></div>
<div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- BDTPAGE1 Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gacd2b27fefcff6f79e930e76d2a1a7b26"> 8185</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  (0x7FUL &lt;&lt; USB_BDTPAGE1_BDTBA_SHIFT)                </span></div>
<div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga50c84ff08884c9825cf6c513f11aabe4"> 8186</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 1                                                   </span></div>
<div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaab031dcfd0867133f1d23dd92ef695ad"> 8187</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE1_BDTBA_SHIFT))&amp;USB_BDTPAGE1_BDTBA_MASK) </span></div>
<div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FRMNUML Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga197f6ef10431b69cb9b84fe7241a318a"> 8189</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     (0xFFUL &lt;&lt; USB_FRMNUML_FRM_SHIFT)                   </span></div>
<div class="line"><a name="l08190"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga723c2de82420db0c349049ad6f66ad14"> 8190</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l08191"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gadd68274e4e3aa3763c3a5c36737188ff"> 8191</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUML_FRM_SHIFT))&amp;USB_FRMNUML_FRM_MASK) </span></div>
<div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- FRMNUMH Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08193"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga436241a677d27ecae3001b228b51f536"> 8193</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     (0x07UL &lt;&lt; USB_FRMNUMH_FRM_SHIFT)                   </span></div>
<div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gacb18c63687d37e245a79d7e7551823a3"> 8194</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l08195"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gafe9face0ec6a617199ad76945c034da8"> 8195</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUMH_FRM_SHIFT))&amp;USB_FRMNUMH_FRM_MASK) </span></div>
<div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TOKEN Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa0d3bc1d6ff63ebbccad8b898e39cc84"> 8197</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                (0x0FUL &lt;&lt; USB_TOKEN_TOKENENDPT_SHIFT)              </span></div>
<div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga08c6b329c95f8ac5a39eecfbd347cce2"> 8198</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               0                                                   </span></div>
<div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga7ac5c83cc884b69828af1c56818e46ab"> 8199</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENENDPT_SHIFT))&amp;USB_TOKEN_TOKENENDPT_MASK) </span></div>
<div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga8880174ec35cfb684d2bcc6e0d5a52bc"> 8200</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  (0x0FUL &lt;&lt; USB_TOKEN_TOKENPID_SHIFT)                </span></div>
<div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gae410fcf426d2212be6468703734f6ed9"> 8201</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga74fd206a0132343b30c41a2184f18ea0"> 8202</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENPID_SHIFT))&amp;USB_TOKEN_TOKENPID_MASK) </span></div>
<div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SOFTHLD Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gab71f8a7be8b025453facbce8d45b7bcc"> 8204</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     (0xFFUL &lt;&lt; USB_SOFTHLD_CNT_SHIFT)                   </span></div>
<div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaf4b663b6276ba642abfdedf79fac92c6"> 8205</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga6a373b5dfe5c4aa910fd120cc169a4b9"> 8206</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_SOFTHLD_CNT_SHIFT))&amp;USB_SOFTHLD_CNT_MASK) </span></div>
<div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- BDTPAGE2 Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08208"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga69407c90a73a26bc60f3f9b75e4bd7c0"> 8208</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  (0xFFUL &lt;&lt; USB_BDTPAGE2_BDTBA_SHIFT)                </span></div>
<div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gae67d0252b1559f854264f0fe52ff6fb5"> 8209</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l08210"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga1b7b12b3e6686e4b15b1cfa072a805eb"> 8210</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE2_BDTBA_SHIFT))&amp;USB_BDTPAGE2_BDTBA_MASK) </span></div>
<div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- BDTPAGE3 Bit Fields                      ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08212"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga9081479345a744c85a74643600921b64"> 8212</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  (0xFFUL &lt;&lt; USB_BDTPAGE3_BDTBA_SHIFT)                </span></div>
<div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga9850caac94013a6e84f9af9cbe0e0827"> 8213</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga1576cadd83c016ae56239b96238ffeb8"> 8214</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE3_BDTBA_SHIFT))&amp;USB_BDTPAGE3_BDTBA_MASK) </span></div>
<div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- ENDPT Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08216"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga9266b40af26177a6659041e0229e76e7"> 8216</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    (0x01UL &lt;&lt; USB_ENDPT_EPHSHK_SHIFT)                  </span></div>
<div class="line"><a name="l08217"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga477c6b1ea91137b6ebd65d0574a7b611"> 8217</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l08218"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga25141556db24bfad0ff1a5636629993f"> 8218</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_EPHSHK_SHIFT))&amp;USB_ENDPT_EPHSHK_MASK) </span></div>
<div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga57a65ef14a5d868dcd964177fe6daad2"> 8219</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   (0x01UL &lt;&lt; USB_ENDPT_EPSTALL_SHIFT)                 </span></div>
<div class="line"><a name="l08220"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga38af6f0d87e04be4f9f19cca981765cb"> 8220</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  1                                                   </span></div>
<div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga945b97861d1e8a812ef88c98c308e0f1"> 8221</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_EPSTALL_SHIFT))&amp;USB_ENDPT_EPSTALL_MASK) </span></div>
<div class="line"><a name="l08222"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga3d498f31497071c5ff6ad30e89b7c26e"> 8222</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    (0x01UL &lt;&lt; USB_ENDPT_EPTXEN_SHIFT)                  </span></div>
<div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gad281aa3cd601a2a93f60e0145dd8e564"> 8223</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   2                                                   </span></div>
<div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gae2e26d86dd1195cd8536e873faa1c5e7"> 8224</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_EPTXEN_SHIFT))&amp;USB_ENDPT_EPTXEN_MASK) </span></div>
<div class="line"><a name="l08225"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga80f33455bd11aa0be5cd5d876ab48228"> 8225</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    (0x01UL &lt;&lt; USB_ENDPT_EPRXEN_SHIFT)                  </span></div>
<div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaeba041e492aca9bfbdbc90584e00cba9"> 8226</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   3                                                   </span></div>
<div class="line"><a name="l08227"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga88daead6b23836beafb0da6aead51fac"> 8227</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_EPRXEN_SHIFT))&amp;USB_ENDPT_EPRXEN_MASK) </span></div>
<div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga07f43f2be7e974a763e86087f47e14d6"> 8228</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  (0x01UL &lt;&lt; USB_ENDPT_EPCTLDIS_SHIFT)                </span></div>
<div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga0607b1ed419fd16c0c3635042ff33fd4"> 8229</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 4                                                   </span></div>
<div class="line"><a name="l08230"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gacf7f8e35ddc1367ac4069ef47ccdd448"> 8230</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_EPCTLDIS_SHIFT))&amp;USB_ENDPT_EPCTLDIS_MASK) </span></div>
<div class="line"><a name="l08231"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga116b045c1163bccc05a270beb6ee2f3d"> 8231</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  (0x01UL &lt;&lt; USB_ENDPT_RETRYDIS_SHIFT)                </span></div>
<div class="line"><a name="l08232"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga7d07ae7b5369ee4cbfa19194ebc2e143"> 8232</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 6                                                   </span></div>
<div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga607062b71c0565dd33a175a3baa4b71a"> 8233</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_RETRYDIS_SHIFT))&amp;USB_ENDPT_RETRYDIS_MASK) </span></div>
<div class="line"><a name="l08234"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga34644591d90c80611273ef5561529c34"> 8234</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 (0x01UL &lt;&lt; USB_ENDPT_HOSTWOHUB_SHIFT)               </span></div>
<div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga3d502bcb3115f9bc7918b5fc67d42337"> 8235</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                7                                                   </span></div>
<div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga57baf99379def72b2a629318f3b5e1ff"> 8236</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ENDPT_HOSTWOHUB_SHIFT))&amp;USB_ENDPT_HOSTWOHUB_MASK) </span></div>
<div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- USBCTRL Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga7fb8345a32022ec5df5129278d1aed30"> 8238</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     (0x01UL &lt;&lt; USB_USBCTRL_PDE_SHIFT)                   </span></div>
<div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaaf556df66acd4f6ff2bc1f4fad1a05ed"> 8239</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    6                                                   </span></div>
<div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga6a35a726a9f00f3e8762aa76a95e4682"> 8240</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBCTRL_PDE_SHIFT))&amp;USB_USBCTRL_PDE_MASK) </span></div>
<div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac65859ca12bfe997afc67545c8b1a052"> 8241</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    (0x01UL &lt;&lt; USB_USBCTRL_SUSP_SHIFT)                  </span></div>
<div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga44772d68648a57e6341ceec7fd5268f3"> 8242</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   7                                                   </span></div>
<div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gacf465e2b204f5bb95e476574c35dd74a"> 8243</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBCTRL_SUSP_SHIFT))&amp;USB_USBCTRL_SUSP_MASK) </span></div>
<div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- OBSERVE Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga796850497f75cc88772d3826d1196a43"> 8245</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    (0x01UL &lt;&lt; USB_OBSERVE_DMPD_SHIFT)                  </span></div>
<div class="line"><a name="l08246"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga044fcfc292ba6db33ec4e847a6510440"> 8246</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   4                                                   </span></div>
<div class="line"><a name="l08247"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa9e05cb77f4ac1c1dd88ba27574df3dc"> 8247</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OBSERVE_DMPD_SHIFT))&amp;USB_OBSERVE_DMPD_MASK) </span></div>
<div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga8368ad607c0f5a0ab499734e26f36aad"> 8248</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    (0x01UL &lt;&lt; USB_OBSERVE_DPPD_SHIFT)                  </span></div>
<div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaba84f8caae5d942588bd678bbc2ad267"> 8249</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   6                                                   </span></div>
<div class="line"><a name="l08250"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gab317284d7d9fc6132a9cd00293c69015"> 8250</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OBSERVE_DPPD_SHIFT))&amp;USB_OBSERVE_DPPD_MASK) </span></div>
<div class="line"><a name="l08251"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga04f8b1d77478cb027a79323cef482965"> 8251</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    (0x01UL &lt;&lt; USB_OBSERVE_DPPU_SHIFT)                  </span></div>
<div class="line"><a name="l08252"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga08ff5b00473fda9eb458f3457490eb15"> 8252</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   7                                                   </span></div>
<div class="line"><a name="l08253"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gac95d445b08a1a0abb32095b3b6213f14"> 8253</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_OBSERVE_DPPU_SHIFT))&amp;USB_OBSERVE_DPPU_MASK) </span></div>
<div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CONTROL Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga764d9d972859eeded5e092a77eb4de79"> 8255</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          (0x01UL &lt;&lt; USB_CONTROL_DPPULLUPNONOTG_SHIFT)        </span></div>
<div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga5bae9683a5ae7c48617b8d24a35786ce"> 8256</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         4                                                   </span></div>
<div class="line"><a name="l08257"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gae22b0aee8222ab7dd6f06db5ab401558"> 8257</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_CONTROL_DPPULLUPNONOTG_SHIFT))&amp;USB_CONTROL_DPPULLUPNONOTG_MASK) </span></div>
<div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- USBTRC0 Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga9c943cc95fdf52fa40311292f2801518"> 8259</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          (0x01UL &lt;&lt; USB_USBTRC0_USB_RESUME_INT_SHIFT)        </span></div>
<div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga48af1176ed5d811c299eb123f934425d"> 8260</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         0                                                   </span></div>
<div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa9f049670f81705c2d16d233d26fcdef"> 8261</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBTRC0_USB_RESUME_INT_SHIFT))&amp;USB_USBTRC0_USB_RESUME_INT_MASK) </span></div>
<div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga2e2f3b4bb79885ed92d75c9f86d42e23"> 8262</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                (0x01UL &lt;&lt; USB_USBTRC0_SYNC_DET_SHIFT)              </span></div>
<div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga986ea3386acad15ab845a8c5d9644c9e"> 8263</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               1                                                   </span></div>
<div class="line"><a name="l08264"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaa41ec146d75f9df502036a725d938eb2"> 8264</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBTRC0_SYNC_DET_SHIFT))&amp;USB_USBTRC0_SYNC_DET_MASK) </span></div>
<div class="line"><a name="l08265"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gaf236b1fdfa7f7dab54961c74538dfb75"> 8265</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               (0x01UL &lt;&lt; USB_USBTRC0_USBRESMEN_SHIFT)             </span></div>
<div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga4b62f293769f60cae99319d6bb1299e8"> 8266</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              5                                                   </span></div>
<div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga8cfb473cdf63dce69fbae3b03e5fa0b9"> 8267</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBTRC0_USBRESMEN_SHIFT))&amp;USB_USBTRC0_USBRESMEN_MASK) </span></div>
<div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga3b307f8358be6942775121b6a92243ab"> 8268</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                (0x01UL &lt;&lt; USB_USBTRC0_USBRESET_SHIFT)              </span></div>
<div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#gab20fcb9276a34cbbd33ac0364c419f13"> 8269</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               7                                                   </span></div>
<div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga004b6aa65751423c60c2fecc27798d47"> 8270</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBTRC0_USBRESET_SHIFT))&amp;USB_USBTRC0_USBRESET_MASK) </span></div>
<div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- USBFRMADJUST Bit Fields                  ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga3bbdc3dbdf46947a16a7b4429ad9a0c7"> 8272</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_MASK                (0xFFUL &lt;&lt; USB_USBFRMADJUST_ADJ_SHIFT)              </span></div>
<div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga81985f8c59f9aa0c0340a70136b55098"> 8273</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_SHIFT               0                                                   </span></div>
<div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks___g_r_o_u_p.html#ga9425a289b2e719d6aad583a33ddf1e4b"> 8274</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBFRMADJUST_ADJ_SHIFT))&amp;USB_USBFRMADJUST_ADJ_MASK)  </span><span class="comment">/* End group USB_Register_Masks_GROUP </span></div>
<div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;</div>
<div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="comment">/* USB0 - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08280"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral__access__layer___g_r_o_u_p.html#ga967fd48cf549dbb78b9a6a07a98c3d37"> 8280</a></span>&#160;<span class="preprocessor">#define USB0_BasePtr                   0x40072000UL </span></div>
<div class="line"><a name="l08281"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral__access__layer___g_r_o_u_p.html#gaea56c015ce8ad0cc88464060fde6d87c"> 8281</a></span>&#160;<span class="preprocessor">#define USB0                           ((USB_Type *) USB0_BasePtr) </span></div>
<div class="line"><a name="l08282"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral__access__layer___g_r_o_u_p.html#ga598ff5eb20a0551af232710b3f27640a"> 8282</a></span>&#160;<span class="preprocessor">#define USB0_BASE_PTR                  (USB0) </span></div>
<div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group USB_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;</div>
<div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="comment">/* ================           USBDCD (file:USBDCD_V1_1)            ================ */</span></div>
<div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;</div>
<div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___type.html"> 8304</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       USBDCD Structure                                             */</span></div>
<div class="line"><a name="l08305"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___type.html#a3a2cb0f60abc115c51cf3124ef86e5a0"> 8305</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_u_s_b_d_c_d___type.html#a3a2cb0f60abc115c51cf3124ef86e5a0">CONTROL</a>;                      </div>
<div class="line"><a name="l08306"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___type.html#a8b412fbc6cfe129f3b73aededa8c2619"> 8306</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_u_s_b_d_c_d___type.html#a8b412fbc6cfe129f3b73aededa8c2619">CLOCK</a>;                        </div>
<div class="line"><a name="l08307"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___type.html#a47a8d16e5cafbe66cf4fc40e26f286f1"> 8307</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_u_s_b_d_c_d___type.html#a47a8d16e5cafbe66cf4fc40e26f286f1">STATUS</a>;                       </div>
<div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___type.html#a0cbec4d8a237de780d51a24d74cf509f"> 8308</a></span>&#160;   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t  <a class="code" href="struct_u_s_b_d_c_d___type.html#a0cbec4d8a237de780d51a24d74cf509f">RESERVED0</a>;                   </div>
<div class="line"><a name="l08309"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___type.html#a6e328c4cd993e55a0d0f2ed2c0405c72"> 8309</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_u_s_b_d_c_d___type.html#a6e328c4cd993e55a0d0f2ed2c0405c72">TIMER0</a>;                       </div>
<div class="line"><a name="l08310"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___type.html#a6e397d8b8cca49e7b0742538144e4d15"> 8310</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_u_s_b_d_c_d___type.html#a6e397d8b8cca49e7b0742538144e4d15">TIMER1</a>;                       </div>
<div class="line"><a name="l08311"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___type.html#a716832b9d132041614c768ee7a90fde7"> 8311</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_u_s_b_d_c_d___type.html#a716832b9d132041614c768ee7a90fde7">TIMER2</a>;                       </div>
<div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;} <a class="code" href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a>;</div>
<div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160; <span class="comment">/* End group USBDCD_structs_GROUP </span></div>
<div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;</div>
<div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="comment">/* -----------     &#39;USBDCD&#39; Position &amp; Mask macros                      ----------- */</span></div>
<div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;</div>
<div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="comment">/* ------- CONTROL Bit Fields                       ------ */</span></div>
<div class="line"><a name="l08328"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga23b5eadab7d4201af1198723a3b93ae5"> 8328</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_MASK                 (0x01UL &lt;&lt; USBDCD_CONTROL_IACK_SHIFT)               </span></div>
<div class="line"><a name="l08329"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga4a96149273b083d48c5917e9b915b92f"> 8329</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_SHIFT                0                                                   </span></div>
<div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gaead33ef0c7d92aed13fd13ca8f8e97de"> 8330</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CONTROL_IACK_SHIFT))&amp;USBDCD_CONTROL_IACK_MASK) </span></div>
<div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gabedad7b2fec7990f45af8add013a19c7"> 8331</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_MASK                   (0x01UL &lt;&lt; USBDCD_CONTROL_IF_SHIFT)                 </span></div>
<div class="line"><a name="l08332"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga576f9434f9947991055f40c1ab3a38c1"> 8332</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_SHIFT                  8                                                   </span></div>
<div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga192fdf885613a642f3388e89fcf5b70a"> 8333</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CONTROL_IF_SHIFT))&amp;USBDCD_CONTROL_IF_MASK) </span></div>
<div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga44f183d0863aeac1154727de57ee6fb6"> 8334</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_MASK                   (0x01UL &lt;&lt; USBDCD_CONTROL_IE_SHIFT)                 </span></div>
<div class="line"><a name="l08335"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga33f53d29349cc16bb002486da4472ece"> 8335</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_SHIFT                  16                                                  </span></div>
<div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga24296ed435a398841cc316916c246d5e"> 8336</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CONTROL_IE_SHIFT))&amp;USBDCD_CONTROL_IE_MASK) </span></div>
<div class="line"><a name="l08337"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga02bb74c9b2d9fd907d02b72ec4f2dc0c"> 8337</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_MASK                (0x01UL &lt;&lt; USBDCD_CONTROL_START_SHIFT)              </span></div>
<div class="line"><a name="l08338"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga8a353cada7464a5898998c45b2caabb5"> 8338</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_SHIFT               24                                                  </span></div>
<div class="line"><a name="l08339"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gad40b028fc09a1ed757d15b659dd34dd2"> 8339</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CONTROL_START_SHIFT))&amp;USBDCD_CONTROL_START_MASK) </span></div>
<div class="line"><a name="l08340"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga7455215193ec55d79026af2e09a7523f"> 8340</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_MASK                   (0x01UL &lt;&lt; USBDCD_CONTROL_SR_SHIFT)                 </span></div>
<div class="line"><a name="l08341"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga122056290d48016111c0a5e3cb8b63c4"> 8341</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_SHIFT                  25                                                  </span></div>
<div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga42a2015cc0a2e5bf5c77ee824e4efb91"> 8342</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CONTROL_SR_SHIFT))&amp;USBDCD_CONTROL_SR_MASK) </span></div>
<div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- CLOCK Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08344"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga7c8eace6dde39098426fe04c6b32bf92"> 8344</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_MASK             (0x01UL &lt;&lt; USBDCD_CLOCK_CLOCK_UNIT_SHIFT)           </span></div>
<div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gae3126a9608c08fe560b91f7b742bb98a"> 8345</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_SHIFT            0                                                   </span></div>
<div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga8a6606e128a4febd4313349565067e52"> 8346</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CLOCK_CLOCK_UNIT_SHIFT))&amp;USBDCD_CLOCK_CLOCK_UNIT_MASK) </span></div>
<div class="line"><a name="l08347"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gaf53eaecf9a4de0251c8906350ac989ae"> 8347</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_MASK            (0x3FFUL &lt;&lt; USBDCD_CLOCK_CLOCK_SPEED_SHIFT)         </span></div>
<div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gaa1667808247c5b8355c58b93a4e80c8a"> 8348</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_SHIFT           2                                                   </span></div>
<div class="line"><a name="l08349"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gadaafc909e148543c71cfd927b757be98"> 8349</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CLOCK_CLOCK_SPEED_SHIFT))&amp;USBDCD_CLOCK_CLOCK_SPEED_MASK) </span></div>
<div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- STATUS Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gaa1c55980f5e31bfe02a2f4bc3bcf753d"> 8351</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_MASK               (0x03UL &lt;&lt; USBDCD_STATUS_SEQ_RES_SHIFT)             </span></div>
<div class="line"><a name="l08352"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga4d1d707ac9f9afb0b114a4032951971d"> 8352</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_SHIFT              16                                                  </span></div>
<div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gaeec86c1cd7a042be608295688f38d243"> 8353</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_RES_SHIFT))&amp;USBDCD_STATUS_SEQ_RES_MASK) </span></div>
<div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gad49d469540afee62a5a62a5419d89cf2"> 8354</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_MASK              (0x03UL &lt;&lt; USBDCD_STATUS_SEQ_STAT_SHIFT)            </span></div>
<div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga8e3d04ac9b5b6195f765f29f82264376"> 8355</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_SHIFT             18                                                  </span></div>
<div class="line"><a name="l08356"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gaa4db555b4aa4832902a32703f86116ea"> 8356</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_STAT_SHIFT))&amp;USBDCD_STATUS_SEQ_STAT_MASK) </span></div>
<div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gaa0a0297c32e8af91d40e8cba8ffe8d1e"> 8357</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_MASK                   (0x01UL &lt;&lt; USBDCD_STATUS_ERR_SHIFT)                 </span></div>
<div class="line"><a name="l08358"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gac82e47386e1af144b9e4d579bacfca50"> 8358</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_SHIFT                  20                                                  </span></div>
<div class="line"><a name="l08359"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gacd700d5055cf0e652d410253140f0f1f"> 8359</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_ERR_SHIFT))&amp;USBDCD_STATUS_ERR_MASK) </span></div>
<div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga69616f9e6fd32921dee0543a3cfde633"> 8360</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_MASK                    (0x01UL &lt;&lt; USBDCD_STATUS_TO_SHIFT)                  </span></div>
<div class="line"><a name="l08361"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga2b59871476643f7c428868c6ebbcef5a"> 8361</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_SHIFT                   21                                                  </span></div>
<div class="line"><a name="l08362"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga6f2121154cf1ce1dbbc207ca8e5d3a0e"> 8362</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_TO_SHIFT))&amp;USBDCD_STATUS_TO_MASK) </span></div>
<div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga6127ac2a4e36e01dfe2c939203f8a72f"> 8363</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_MASK                (0x01UL &lt;&lt; USBDCD_STATUS_ACTIVE_SHIFT)              </span></div>
<div class="line"><a name="l08364"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga77f2a6e381b526f9d70e13cdf21332a5"> 8364</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_SHIFT               22                                                  </span></div>
<div class="line"><a name="l08365"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga6a4bf61c1f807b4f1e77dc8a370bdefd"> 8365</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_ACTIVE_SHIFT))&amp;USBDCD_STATUS_ACTIVE_MASK) </span></div>
<div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TIMER0 Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08367"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga21cf0206b969eecd876b5b612ca33f9e"> 8367</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_MASK              (0xFFFUL &lt;&lt; USBDCD_TIMER0_TUNITCON_SHIFT)           </span></div>
<div class="line"><a name="l08368"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga4a35e4b1c280e2a888b8505ab2009370"> 8368</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_SHIFT             0                                                   </span></div>
<div class="line"><a name="l08369"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gad525be70f6473a29d051b39335f48b0c"> 8369</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TUNITCON_SHIFT))&amp;USBDCD_TIMER0_TUNITCON_MASK) </span></div>
<div class="line"><a name="l08370"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga2310e6984a2a488e960ca824ddce9ffc"> 8370</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_MASK             (0x3FFUL &lt;&lt; USBDCD_TIMER0_TSEQ_INIT_SHIFT)          </span></div>
<div class="line"><a name="l08371"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gaa7db9a795f782afd4b38408bc23b4b49"> 8371</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_SHIFT            16                                                  </span></div>
<div class="line"><a name="l08372"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga87e981b43bb55f4fdf60d88f85bc31ad"> 8372</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TSEQ_INIT_SHIFT))&amp;USBDCD_TIMER0_TSEQ_INIT_MASK) </span></div>
<div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TIMER1 Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08374"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga92a3ff207a03a829c52722ee439a6e2a"> 8374</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_MASK            (0x3FFUL &lt;&lt; USBDCD_TIMER1_TVDPSRC_ON_SHIFT)         </span></div>
<div class="line"><a name="l08375"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gaf618094ca6122f71185c4152a74ab1e3"> 8375</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_SHIFT           0                                                   </span></div>
<div class="line"><a name="l08376"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga1a9a39c864450fac6194594af36b0aaf"> 8376</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TVDPSRC_ON_SHIFT))&amp;USBDCD_TIMER1_TVDPSRC_ON_MASK) </span></div>
<div class="line"><a name="l08377"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gaa9effc48a7e8a226b8624dc08d85d704"> 8377</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_MASK             (0x3FFUL &lt;&lt; USBDCD_TIMER1_TDCD_DBNC_SHIFT)          </span></div>
<div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga5c3ffaffcc961857121e8ecf9692c70c"> 8378</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_SHIFT            16                                                  </span></div>
<div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga1aa87b0c873931aac928ad346f49729d"> 8379</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TDCD_DBNC_SHIFT))&amp;USBDCD_TIMER1_TDCD_DBNC_MASK) </span></div>
<div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TIMER2 Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gad18eb9508e92e1ff61f1ebdb431665c6"> 8381</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM_MASK              (0x0FUL &lt;&lt; USBDCD_TIMER2_CHECK_DM_SHIFT)            </span></div>
<div class="line"><a name="l08382"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gab9400adaabb773fb452040ae6130f0ef"> 8382</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM_SHIFT             0                                                   </span></div>
<div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga931d707d1011dd4d0a0762aa1365d352"> 8383</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_CHECK_DM_SHIFT))&amp;USBDCD_TIMER2_CHECK_DM_MASK) </span></div>
<div class="line"><a name="l08384"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga605cbc2c9a476de6aa9f303d8ee8e7da"> 8384</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON_MASK           (0x3FFUL &lt;&lt; USBDCD_TIMER2_TVDPSRC_CON_SHIFT)        </span></div>
<div class="line"><a name="l08385"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#gaf40b7173544983b30be78a40456e1ff7"> 8385</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON_SHIFT          16                                                  </span></div>
<div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks___g_r_o_u_p.html#ga6fbc8a850a6dcbad1a07f39a4de978ae"> 8386</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_TVDPSRC_CON_SHIFT))&amp;USBDCD_TIMER2_TVDPSRC_CON_MASK)  </span><span class="comment">/* End group USBDCD_Register_Masks_GROUP </span></div>
<div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;</div>
<div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="comment">/* USBDCD - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08392"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral__access__layer___g_r_o_u_p.html#ga0dd4c3b1dad9a104b7d9125e0a127a3c"> 8392</a></span>&#160;<span class="preprocessor">#define USBDCD_BasePtr                 0x40035000UL </span></div>
<div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral__access__layer___g_r_o_u_p.html#gacd05c07582eca3f464f8c7436ed56ec1"> 8393</a></span>&#160;<span class="preprocessor">#define USBDCD                         ((USBDCD_Type *) USBDCD_BasePtr) </span></div>
<div class="line"><a name="l08394"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral__access__layer___g_r_o_u_p.html#ga6289dc687e9b991508629237aeb61755"> 8394</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE_PTR                (USBDCD) </span></div>
<div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group USBDCD_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;</div>
<div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="comment">/* ================           VREF (file:VREF_C)                   ================ */</span></div>
<div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;</div>
<div class="line"><a name="l08416"></a><span class="lineno"><a class="line" href="struct_v_r_e_f___type.html"> 8416</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       VREF Structure                                               */</span></div>
<div class="line"><a name="l08417"></a><span class="lineno"><a class="line" href="struct_v_r_e_f___type.html#a374f2e0a8c240329890c6847d8560737"> 8417</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_v_r_e_f___type.html#a374f2e0a8c240329890c6847d8560737">TRM</a>;                          </div>
<div class="line"><a name="l08418"></a><span class="lineno"><a class="line" href="struct_v_r_e_f___type.html#a93380066788c4a4c715990e2d34ec5b1"> 8418</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t   <a class="code" href="struct_v_r_e_f___type.html#a93380066788c4a4c715990e2d34ec5b1">SC</a>;                           </div>
<div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;} <a class="code" href="struct_v_r_e_f___type.html">VREF_Type</a>;</div>
<div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160; <span class="comment">/* End group VREF_structs_GROUP </span></div>
<div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;</div>
<div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="comment">/* -----------     &#39;VREF&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;</div>
<div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="comment">/* ------- TRM Bit Fields                           ------ */</span></div>
<div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gaf233ddf56401003ec721b808d3910978"> 8435</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_MASK                       (0x3FUL &lt;&lt; VREF_TRM_TRIM_SHIFT)                     </span></div>
<div class="line"><a name="l08436"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga7738b4edb18c8c9dcb36d6be564c80e6"> 8436</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_SHIFT                      0                                                   </span></div>
<div class="line"><a name="l08437"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga7b200f282af693ea614c6bb380a5bfb8"> 8437</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_TRM_TRIM_SHIFT))&amp;VREF_TRM_TRIM_MASK) </span></div>
<div class="line"><a name="l08438"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gaca90564d0247d6637d487fa045dbe328"> 8438</a></span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN_MASK                     (0x01UL &lt;&lt; VREF_TRM_CHOPEN_SHIFT)                   </span></div>
<div class="line"><a name="l08439"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gad66c35e7a2372a16a0ef1042ad0d029a"> 8439</a></span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN_SHIFT                    6                                                   </span></div>
<div class="line"><a name="l08440"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gaaa2d50a050e401275bb8db441075a60c"> 8440</a></span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_TRM_CHOPEN_SHIFT))&amp;VREF_TRM_CHOPEN_MASK) </span></div>
<div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- SC Bit Fields                            ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08442"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga7eb8ab4b25ed9f93b23d7199c50e7181"> 8442</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_MASK                     (0x03UL &lt;&lt; VREF_SC_MODE_LV_SHIFT)                   </span></div>
<div class="line"><a name="l08443"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga3130891ca865a042a784a2c3bc7141b0"> 8443</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_SHIFT                    0                                                   </span></div>
<div class="line"><a name="l08444"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga2bd98e877f61a410c3226d6472365b5e"> 8444</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_SC_MODE_LV_SHIFT))&amp;VREF_SC_MODE_LV_MASK) </span></div>
<div class="line"><a name="l08445"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gadc4f84c737775ee82f350149ade8f5bf"> 8445</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_MASK                      (0x01UL &lt;&lt; VREF_SC_VREFST_SHIFT)                    </span></div>
<div class="line"><a name="l08446"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga88b36251362ceabbeeb2302dae65000d"> 8446</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_SHIFT                     2                                                   </span></div>
<div class="line"><a name="l08447"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga30537740fce6d9a373359c63805e11e8"> 8447</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_SC_VREFST_SHIFT))&amp;VREF_SC_VREFST_MASK) </span></div>
<div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gaeb737c0b08409b6e7ea8de3bf7a90732"> 8448</a></span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN_MASK                     (0x01UL &lt;&lt; VREF_SC_ICOMPEN_SHIFT)                   </span></div>
<div class="line"><a name="l08449"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gab4b6bb1062b8e67c9224814d85df2a2c"> 8449</a></span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN_SHIFT                    5                                                   </span></div>
<div class="line"><a name="l08450"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gab383d7f445ab9bf9266da50107d30f7f"> 8450</a></span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_SC_ICOMPEN_SHIFT))&amp;VREF_SC_ICOMPEN_MASK) </span></div>
<div class="line"><a name="l08451"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga1396c56eb73d89394a57b1f83f20c9ea"> 8451</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_MASK                       (0x01UL &lt;&lt; VREF_SC_REGEN_SHIFT)                     </span></div>
<div class="line"><a name="l08452"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gacfe64ba6f4a76a4aef274f2fedb95a90"> 8452</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_SHIFT                      6                                                   </span></div>
<div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gac93682ccff6c6c12d1929940d197020a"> 8453</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_SC_REGEN_SHIFT))&amp;VREF_SC_REGEN_MASK) </span></div>
<div class="line"><a name="l08454"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga2df8186aa60a77e25e67589bc50ce539"> 8454</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_MASK                      (0x01UL &lt;&lt; VREF_SC_VREFEN_SHIFT)                    </span></div>
<div class="line"><a name="l08455"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gaca5e397ea8b43f55854f4a6b80ec479b"> 8455</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_SHIFT                     7                                                   </span></div>
<div class="line"><a name="l08456"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga7a5994dbf9e379f63aea014ab33e4822"> 8456</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_SC_VREFEN_SHIFT))&amp;VREF_SC_VREFEN_MASK)  </span><span class="comment">/* End group VREF_Register_Masks_GROUP </span></div>
<div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;</div>
<div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="comment">/* VREF - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08462"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral__access__layer___g_r_o_u_p.html#ga128e4a8bc36434832606316bec5252a6"> 8462</a></span>&#160;<span class="preprocessor">#define VREF_BasePtr                   0x40074000UL </span></div>
<div class="line"><a name="l08463"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral__access__layer___g_r_o_u_p.html#ga2c9e85d22a9ba37ea589b1747af46307"> 8463</a></span>&#160;<span class="preprocessor">#define VREF                           ((VREF_Type *) VREF_BasePtr) </span></div>
<div class="line"><a name="l08464"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral__access__layer___g_r_o_u_p.html#ga53dba79dbefcdd6f788740a6d0caa57d"> 8464</a></span>&#160;<span class="preprocessor">#define VREF_BASE_PTR                  (VREF) </span></div>
<div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group VREF_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;</div>
<div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="comment">/* ================           WDOG (file:WDOG_MK)                  ================ */</span></div>
<div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="comment">/* ================================================================================ */</span></div>
<div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;</div>
<div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html"> 8486</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                <span class="comment">/*       WDOG Structure                                               */</span></div>
<div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a11f8029e735f8e5a5747eae9c4ab666c"> 8487</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_w_d_o_g___type.html#a11f8029e735f8e5a5747eae9c4ab666c">STCTRLH</a>;                      </div>
<div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a2c4f1d84d552c73603e6ecd7baae96c6"> 8488</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_w_d_o_g___type.html#a2c4f1d84d552c73603e6ecd7baae96c6">STCTRLL</a>;                      </div>
<div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;   <span class="keyword">union </span>{                                      </div>
<div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#aa4d2e88b28816623c70f4b9ee5ddf2b8"> 8490</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_w_d_o_g___type.html#aa4d2e88b28816623c70f4b9ee5ddf2b8">TOVAL</a>;                     </div>
<div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;      <span class="keyword">struct </span>{                                  </div>
<div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#ad21f1f265d08c252fb57e35399af5e4d"> 8492</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_w_d_o_g___type.html#ad21f1f265d08c252fb57e35399af5e4d">TOVALH</a>;                 </div>
<div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a3f94863d1793cd3c49bf604407d57a1f"> 8493</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_w_d_o_g___type.html#a3f94863d1793cd3c49bf604407d57a1f">TOVALL</a>;                 </div>
<div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;      };</div>
<div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;   };</div>
<div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;   <span class="keyword">union </span>{                                      </div>
<div class="line"><a name="l08497"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#ad38f772b7e5bdc94899076d746a24953"> 8497</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_w_d_o_g___type.html#ad38f772b7e5bdc94899076d746a24953">WIN</a>;                       </div>
<div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;      <span class="keyword">struct </span>{                                  </div>
<div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a4608cedb5b58dd05e3b21bca39c0bd21"> 8499</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_w_d_o_g___type.html#a4608cedb5b58dd05e3b21bca39c0bd21">WINH</a>;                   </div>
<div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a90d84b2d35ad1badbf17fbcb333583ad"> 8500</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_w_d_o_g___type.html#a90d84b2d35ad1badbf17fbcb333583ad">WINL</a>;                   </div>
<div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;      };</div>
<div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;   };</div>
<div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a9ddd941eefce6239d2e0341bc7fb7ca9"> 8503</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_w_d_o_g___type.html#a9ddd941eefce6239d2e0341bc7fb7ca9">REFRESH</a>;                      </div>
<div class="line"><a name="l08504"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#ac74551f3b44a50f8c6cd440d68a943f5"> 8504</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_w_d_o_g___type.html#ac74551f3b44a50f8c6cd440d68a943f5">UNLOCK</a>;                       </div>
<div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;   <span class="keyword">union </span>{                                      </div>
<div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a1d9c68055a6eaf1a173760fcc97baffc"> 8506</a></span>&#160;      <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_w_d_o_g___type.html#a1d9c68055a6eaf1a173760fcc97baffc">TMROUT</a>;                    </div>
<div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;      <span class="keyword">struct </span>{                                  </div>
<div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#aeccf8f74411e12e6f188789a39dee264"> 8508</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_w_d_o_g___type.html#aeccf8f74411e12e6f188789a39dee264">TMROUTH</a>;                </div>
<div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#ad2297941f143a2e12377e57a3281e0f8"> 8509</a></span>&#160;         <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_w_d_o_g___type.html#ad2297941f143a2e12377e57a3281e0f8">TMROUTL</a>;                </div>
<div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;      };</div>
<div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;   };</div>
<div class="line"><a name="l08512"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a93f2183d7dd58677141d9d93cd7d09c3"> 8512</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_w_d_o_g___type.html#a93f2183d7dd58677141d9d93cd7d09c3">RSTCNT</a>;                       </div>
<div class="line"><a name="l08513"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#ac89857a2cb18752c0ea2b7eeefb64c0c"> 8513</a></span>&#160;   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t  <a class="code" href="struct_w_d_o_g___type.html#ac89857a2cb18752c0ea2b7eeefb64c0c">PRESC</a>;                        </div>
<div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;} <a class="code" href="struct_w_d_o_g___type.html">WDOG_Type</a>;</div>
<div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160; <span class="comment">/* End group WDOG_structs_GROUP </span></div>
<div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;</div>
<div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="comment">/* -----------     &#39;WDOG&#39; Position &amp; Mask macros                        ----------- */</span></div>
<div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="comment">/* -------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;</div>
<div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="comment">/* ------- STCTRLH Bit Fields                       ------ */</span></div>
<div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga4ca33884d6a6fed2670ba04150fbff3a"> 8530</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_MASK                 (0x01UL &lt;&lt; WDOG_STCTRLH_WDOGEN_SHIFT)               </span></div>
<div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga7d9c369fd8fe12905d3e4b2d94bfe9be"> 8531</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_SHIFT                0                                                   </span></div>
<div class="line"><a name="l08532"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gafb8eba17e7e2a718fbd11d13204ce95a"> 8532</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_WDOGEN_SHIFT))&amp;WDOG_STCTRLH_WDOGEN_MASK) </span></div>
<div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gaf3ab71b185905c077887baa062ad6664"> 8533</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_MASK                 (0x01UL &lt;&lt; WDOG_STCTRLH_CLKSRC_SHIFT)               </span></div>
<div class="line"><a name="l08534"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gaa437494e2c4bb2952986b89d4a52f2bf"> 8534</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_SHIFT                1                                                   </span></div>
<div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga224fd323c11ba49b464f7caf2721af63"> 8535</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_CLKSRC_SHIFT))&amp;WDOG_STCTRLH_CLKSRC_MASK) </span></div>
<div class="line"><a name="l08536"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga64ebb40c66318cac7631c3fd467c846a"> 8536</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_MASK               (0x01UL &lt;&lt; WDOG_STCTRLH_IRQRSTEN_SHIFT)             </span></div>
<div class="line"><a name="l08537"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga0b519bf4ae17a11b51878819d4249e00"> 8537</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_SHIFT              2                                                   </span></div>
<div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gaa041a01bbc0a93451123273829f622cc"> 8538</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN(x)                 (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_IRQRSTEN_SHIFT))&amp;WDOG_STCTRLH_IRQRSTEN_MASK) </span></div>
<div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga74edc83d2a673f012aeff6410a8be861"> 8539</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_MASK                  (0x01UL &lt;&lt; WDOG_STCTRLH_WINEN_SHIFT)                </span></div>
<div class="line"><a name="l08540"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gae0770ee0a74441bd3d2e0d3c291ca4b6"> 8540</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_SHIFT                 3                                                   </span></div>
<div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga6e8b1ce8d5dee4ce41dc4dcea04711e7"> 8541</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_WINEN_SHIFT))&amp;WDOG_STCTRLH_WINEN_MASK) </span></div>
<div class="line"><a name="l08542"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gaf524a1ad1f811741b27f29836d6137ee"> 8542</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_MASK            (0x01UL &lt;&lt; WDOG_STCTRLH_ALLOWUPDATE_SHIFT)          </span></div>
<div class="line"><a name="l08543"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gaf2ae60bccb334321f860b2480d916604"> 8543</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_SHIFT           4                                                   </span></div>
<div class="line"><a name="l08544"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gae83021f9bb1b47ec182a39e3badb563a"> 8544</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_ALLOWUPDATE_SHIFT))&amp;WDOG_STCTRLH_ALLOWUPDATE_MASK) </span></div>
<div class="line"><a name="l08545"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga837911a61f223e74ea90cca76f08a787"> 8545</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_MASK                  (0x01UL &lt;&lt; WDOG_STCTRLH_DBGEN_SHIFT)                </span></div>
<div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga9fdcaa733bd0393d4bce730c1d2c90c5"> 8546</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_SHIFT                 5                                                   </span></div>
<div class="line"><a name="l08547"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gab07c0d3aeb49c991a2d1bdc467b13c9a"> 8547</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_DBGEN_SHIFT))&amp;WDOG_STCTRLH_DBGEN_MASK) </span></div>
<div class="line"><a name="l08548"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gab78af949041ea10c257c8276c8e2782a"> 8548</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_MASK                 (0x01UL &lt;&lt; WDOG_STCTRLH_STOPEN_SHIFT)               </span></div>
<div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga46b2b7b0c6a5938cfa26d96ba332d5d0"> 8549</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_SHIFT                6                                                   </span></div>
<div class="line"><a name="l08550"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gacfafcc8c77275da3856822ecafb820db"> 8550</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_STOPEN_SHIFT))&amp;WDOG_STCTRLH_STOPEN_MASK) </span></div>
<div class="line"><a name="l08551"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gad6e2dd88be51a78f133085bb0df3a5f9"> 8551</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_MASK                 (0x01UL &lt;&lt; WDOG_STCTRLH_WAITEN_SHIFT)               </span></div>
<div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gad224b313777fd019f8ec46f1791a52b7"> 8552</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_SHIFT                7                                                   </span></div>
<div class="line"><a name="l08553"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gadd3e7de487cbaa13737a4cf0b74fd518"> 8553</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_WAITEN_SHIFT))&amp;WDOG_STCTRLH_WAITEN_MASK) </span></div>
<div class="line"><a name="l08554"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga155c6ba1a6269c937ad8a1e1500686aa"> 8554</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_MASK               (0x01UL &lt;&lt; WDOG_STCTRLH_TESTWDOG_SHIFT)             </span></div>
<div class="line"><a name="l08555"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga3b923179c1bd41abe9fbab0ee57740c0"> 8555</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_SHIFT              10                                                  </span></div>
<div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga9937cce09abe0d970364f52b175300b4"> 8556</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG(x)                 (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_TESTWDOG_SHIFT))&amp;WDOG_STCTRLH_TESTWDOG_MASK) </span></div>
<div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gad8ac03c1a9c77ee59f938c243db30a42"> 8557</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_MASK                (0x01UL &lt;&lt; WDOG_STCTRLH_TESTSEL_SHIFT)              </span></div>
<div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gaf41cdd95d386a6b663fa3adea03699e1"> 8558</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_SHIFT               11                                                  </span></div>
<div class="line"><a name="l08559"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga3907686d0e251e7a497d69650b825aeb"> 8559</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_TESTSEL_SHIFT))&amp;WDOG_STCTRLH_TESTSEL_MASK) </span></div>
<div class="line"><a name="l08560"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga20d3012eda5935f73ec4a9e24720fdc2"> 8560</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_MASK                (0x03UL &lt;&lt; WDOG_STCTRLH_BYTESEL_SHIFT)              </span></div>
<div class="line"><a name="l08561"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga0f73c2f0d56eac9caafc8a0337f95cc8"> 8561</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_SHIFT               12                                                  </span></div>
<div class="line"><a name="l08562"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga13958aa7d857b661998e304c5b3b4ea7"> 8562</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_BYTESEL_SHIFT))&amp;WDOG_STCTRLH_BYTESEL_MASK) </span></div>
<div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gadc235bcbd7644d445d3ca5cb682cdc57"> 8563</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_MASK            (0x01UL &lt;&lt; WDOG_STCTRLH_DISTESTWDOG_SHIFT)          </span></div>
<div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gabc176648bbc119e959823d20c38d3ece"> 8564</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_SHIFT           14                                                  </span></div>
<div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga2a15bc2d029a46c255e400c878caf95d"> 8565</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_DISTESTWDOG_SHIFT))&amp;WDOG_STCTRLH_DISTESTWDOG_MASK) </span></div>
<div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- STCTRLL Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08567"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga28985249246b9ad12b7f4e50d5d1ee46"> 8567</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_MASK                 (0x01UL &lt;&lt; WDOG_STCTRLL_INTFLG_SHIFT)               </span></div>
<div class="line"><a name="l08568"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga672e303cca0aaea64e48b5e632a2e666"> 8568</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_SHIFT                15                                                  </span></div>
<div class="line"><a name="l08569"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gaf2526424e72389c3136332c8e8c68514"> 8569</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLL_INTFLG_SHIFT))&amp;WDOG_STCTRLL_INTFLG_MASK) </span></div>
<div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TOVAL Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga1797078d9a52213bb8577a5bed56caa2"> 8571</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVAL_MASK                    (0xFFFFFFFFUL &lt;&lt; WDOG_TOVAL_TOVAL_SHIFT)            </span></div>
<div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga1968629b881077355d6eca4b49c31b9b"> 8572</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVAL_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gac5a5f463c253184c21142253c20fd853"> 8573</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVAL(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_TOVAL_TOVAL_SHIFT))&amp;WDOG_TOVAL_TOVAL_MASK) </span></div>
<div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TOVALH Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga3b934300a204f2b11fefc7961dc25f55"> 8575</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_MASK               (0xFFFFUL &lt;&lt; WDOG_TOVALH_TOVALHIGH_SHIFT)           </span></div>
<div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga6729532c2b047c0d3327ffcf7357825c"> 8576</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_SHIFT              0                                                   </span></div>
<div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga10c7007564832595b6bd8de07770a9fa"> 8577</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH(x)                 (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALH_TOVALHIGH_SHIFT))&amp;WDOG_TOVALH_TOVALHIGH_MASK) </span></div>
<div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TOVALL Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga71c3913b6be99b211a3c3031caf8ac66"> 8579</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_MASK                (0xFFFFUL &lt;&lt; WDOG_TOVALL_TOVALLOW_SHIFT)            </span></div>
<div class="line"><a name="l08580"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga57ba2617b2855cd4b3d1eb0b3c878f52"> 8580</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_SHIFT               0                                                   </span></div>
<div class="line"><a name="l08581"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gae42e2ff7aef835ab2b6fa0d6f7a33476"> 8581</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALL_TOVALLOW_SHIFT))&amp;WDOG_TOVALL_TOVALLOW_MASK) </span></div>
<div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- WIN Bit Fields                           ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08583"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga81fae970b4a5ddbd0ff02341daa9b3df"> 8583</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WIN_MASK                        (0xFFFFFFFFUL &lt;&lt; WDOG_WIN_WIN_SHIFT)                </span></div>
<div class="line"><a name="l08584"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga933cdaeccdb90e097edabdd522f10115"> 8584</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WIN_SHIFT                       0                                                   </span></div>
<div class="line"><a name="l08585"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga9521193a912d47792b52c5a66d84a9cc"> 8585</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WIN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_WIN_WIN_SHIFT))&amp;WDOG_WIN_WIN_MASK) </span></div>
<div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- WINH Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga6efef6fddbc8b8600a8dee5a24659068"> 8587</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_MASK                   (0xFFFFUL &lt;&lt; WDOG_WINH_WINHIGH_SHIFT)               </span></div>
<div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga362e7a13b632027b940135991c9d169b"> 8588</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_SHIFT                  0                                                   </span></div>
<div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gaf5dc50c489d2700bf95ffdfa849f9e24"> 8589</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINH_WINHIGH_SHIFT))&amp;WDOG_WINH_WINHIGH_MASK) </span></div>
<div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- WINL Bit Fields                          ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08591"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gadc36bfdccd5e9c14d063a5b36b6a3f6a"> 8591</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_MASK                    (0xFFFFUL &lt;&lt; WDOG_WINL_WINLOW_SHIFT)                </span></div>
<div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga7f2baf848e4bfe9b0143d073467d1c1a"> 8592</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_SHIFT                   0                                                   </span></div>
<div class="line"><a name="l08593"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gab55f3f4203f758c69ed8ab7e41db69fd"> 8593</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINL_WINLOW_SHIFT))&amp;WDOG_WINL_WINLOW_MASK) </span></div>
<div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- REFRESH Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08595"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga59e560838a4c519b514c0def0d6034fa"> 8595</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_MASK            (0xFFFFUL &lt;&lt; WDOG_REFRESH_WDOGREFRESH_SHIFT)        </span></div>
<div class="line"><a name="l08596"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga526acc27150ff67f1f026bdcc1bb364c"> 8596</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_SHIFT           0                                                   </span></div>
<div class="line"><a name="l08597"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga08d4fbad4e65e50bf94e1fbf5f48e065"> 8597</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_REFRESH_WDOGREFRESH_SHIFT))&amp;WDOG_REFRESH_WDOGREFRESH_MASK) </span></div>
<div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- UNLOCK Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08599"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gadcf9026f6f2730a765e504ec4c7126a8"> 8599</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_MASK              (0xFFFFUL &lt;&lt; WDOG_UNLOCK_WDOGUNLOCK_SHIFT)          </span></div>
<div class="line"><a name="l08600"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga07ed92839744d67e4c393b00bc293246"> 8600</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_SHIFT             0                                                   </span></div>
<div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gad96dca67e74ad54ec68edec38214cbc6"> 8601</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK(x)                (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_UNLOCK_WDOGUNLOCK_SHIFT))&amp;WDOG_UNLOCK_WDOGUNLOCK_MASK) </span></div>
<div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TMROUT Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga434f817093a89dd787545b85341fc4f1"> 8603</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUT_TIMEROUTHIGH_MASK            (0xFFFFFFFFUL &lt;&lt; WDOG_TMROUT_TIMEROUTHIGH_SHIFT)    </span></div>
<div class="line"><a name="l08604"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga22696f81bb6873c90bafd2c9b0985f35"> 8604</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUT_TIMEROUTHIGH_SHIFT           0                                                   </span></div>
<div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gae7555cff59dc1848891f554b63372ac4"> 8605</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUT_TIMEROUTHIGH(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_TMROUT_TIMEROUTHIGH_SHIFT))&amp;WDOG_TMROUT_TIMEROUTHIGH_MASK) </span></div>
<div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TMROUTH Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga4c46affdc0cd5ed2cde734812f783d31"> 8607</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_MASK           (0xFFFFUL &lt;&lt; WDOG_TMROUTH_TIMEROUTHIGH_SHIFT)       </span></div>
<div class="line"><a name="l08608"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga6565e44e33822cee4835856bfb88431e"> 8608</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT          0                                                   </span></div>
<div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga6d47e0fbb5b3a15c1bec6418031960a0"> 8609</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTH_TIMEROUTHIGH_SHIFT))&amp;WDOG_TMROUTH_TIMEROUTHIGH_MASK) </span></div>
<div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- TMROUTL Bit Fields                       ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gaf33faad844e2af36af7af5c6bf49a361"> 8611</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_MASK            (0xFFFFUL &lt;&lt; WDOG_TMROUTL_TIMEROUTLOW_SHIFT)        </span></div>
<div class="line"><a name="l08612"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gae4a9f52d3b15e28932d287dee4128e8a"> 8612</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_SHIFT           0                                                   </span></div>
<div class="line"><a name="l08613"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gac3d8acaa47ae35b724e29dcd0ed62ac3"> 8613</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTL_TIMEROUTLOW_SHIFT))&amp;WDOG_TMROUTL_TIMEROUTLOW_MASK) </span></div>
<div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- RSTCNT Bit Fields                        ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08615"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga1cb55a509947b315d216ed9d822a4967"> 8615</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_MASK                  (0xFFFFUL &lt;&lt; WDOG_RSTCNT_RSTCNT_SHIFT)              </span></div>
<div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gaf2ecbd74ca7b1ba60bc7b89de17b97a6"> 8616</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_SHIFT                 0                                                   </span></div>
<div class="line"><a name="l08617"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga7ca7ac27fe2491ac993344daf567aadf"> 8617</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_RSTCNT_RSTCNT_SHIFT))&amp;WDOG_RSTCNT_RSTCNT_MASK) </span></div>
<div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="preprocessor"></span><span class="comment">/* ------- PRESC Bit Fields                         ------ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gaeadae4c65653a3302e69526730af1596"> 8619</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_MASK                 (0x07UL &lt;&lt; WDOG_PRESC_PRESCVAL_SHIFT)               </span></div>
<div class="line"><a name="l08620"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#gaa93b6acb20a8e20b687f05b8ced452c1"> 8620</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_SHIFT                8                                                   </span></div>
<div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks___g_r_o_u_p.html#ga13265fa90a567f7d142cd9cf3a5c0118"> 8621</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_PRESC_PRESCVAL_SHIFT))&amp;WDOG_PRESC_PRESCVAL_MASK)  </span><span class="comment">/* End group WDOG_Register_Masks_GROUP </span></div>
<div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;</div>
<div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="comment">/* WDOG - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral__access__layer___g_r_o_u_p.html#ga1823eb1f6c6268ac5d99ae3751f5db49"> 8627</a></span>&#160;<span class="preprocessor">#define WDOG_BasePtr                   0x40052000UL </span></div>
<div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral__access__layer___g_r_o_u_p.html#gab938901a5fa5443253fc293ebd0399e3"> 8628</a></span>&#160;<span class="preprocessor">#define WDOG                           ((WDOG_Type *) WDOG_BasePtr) </span></div>
<div class="line"><a name="l08629"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral__access__layer___g_r_o_u_p.html#ga72fb27c7bc1ae124f180d8f2c7b9fa79"> 8629</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTR                  (WDOG) </span></div>
<div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End group WDOG_Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="comment">/* --------------------  End of section using anonymous unions  ------------------- */</span></div>
<div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="preprocessor">#if defined(__CC_ARM)</span></div>
<div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="preprocessor">  #pragma pop</span></div>
<div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="preprocessor">#elif defined(__ICCARM__)</span></div>
<div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div>
<div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div>
<div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div>
<div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="preprocessor">#elif defined(__TMS470__)</span></div>
<div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div>
<div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;<span class="preprocessor">#elif defined(__TASKING__)</span></div>
<div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;<span class="preprocessor">  #pragma warning restore</span></div>
<div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;<span class="preprocessor">  #warning Not supported compiler type</span></div>
<div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160; <span class="comment">/* End group Peripheral_access_layer_GROUP </span></div>
<div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;</div>
<div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;}</div>
<div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;</div>
<div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;</div>
<div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* MCU_MK22D5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;</div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8afdef24d623050c63c2c35eb54dd35caf"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a></div><div class="ttdoc">66 Periodic Interrupt Timer </div><div class="ttdef"><b>Definition:</b> MK22D5.h:91</div></div>
<div class="ttc" id="utilities_8h_html_aad87c34fad28370f4422932705500e87"><div class="ttname"><a href="utilities_8h.html#aad87c34fad28370f4422932705500e87">PCR</a></div><div class="ttdeci">#define PCR(port, num)</div><div class="ttdoc">Create PCR register from port name and bit number. </div><div class="ttdef"><b>Definition:</b> utilities.h:45</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga3611206d185a38b740457a748712c457"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga3611206d185a38b740457a748712c457">ADC0_IRQHandler</a></div><div class="ttdeci">void ADC0_IRQHandler(void)</div><div class="ttdoc">Analogue to Digital Converter. </div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gae65708cc32d24c3709a5311804ac1c7c"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gae65708cc32d24c3709a5311804ac1c7c">DMA10_IRQHandler</a></div><div class="ttdeci">void DMA10_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="struct_i2_s___type_html_a3a79413b288cefdce2291865b42c6a31"><div class="ttname"><a href="struct_i2_s___type.html#a3a79413b288cefdce2291865b42c6a31">I2S_Type::TCR3</a></div><div class="ttdeci">__IO uint32_t TCR3</div><div class="ttdoc">000C: SAI Transmit Configuration 3 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4132</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a876426296e58dc5f18d4251c517ea0f6"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a876426296e58dc5f18d4251c517ea0f6">UART1_Type::IR</a></div><div class="ttdeci">__IO uint8_t IR</div><div class="ttdoc">000E: Infrared Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7770</div></div>
<div class="ttc" id="struct_m_c_g___type_html"><div class="ttname"><a href="struct_m_c_g___type.html">MCG_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:4800</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gaf8f4f7b8a220662724aac507fa87caf3"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gaf8f4f7b8a220662724aac507fa87caf3">PIT3_IRQHandler</a></div><div class="ttdeci">void PIT3_IRQHandler(void)</div><div class="ttdoc">Periodic Interrupt Timer. </div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga27dcf32d3e675f9f4a8ce89831a726ff"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga27dcf32d3e675f9f4a8ce89831a726ff">DMA2_IRQHandler</a></div><div class="ttdeci">void DMA2_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="struct_n_v___type_html_a39aa00a01f54dd8348854da97790e930"><div class="ttname"><a href="struct_n_v___type.html#a39aa00a01f54dd8348854da97790e930">NV_Type::BACKKEY6</a></div><div class="ttdeci">__I uint8_t BACKKEY6</div><div class="ttdoc">0005: Backdoor Comparison Key 6 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5067</div></div>
<div class="ttc" id="struct_i2_c___type_html_a7e601051f907649a091973dd0ab2ea27"><div class="ttname"><a href="struct_i2_c___type.html#a7e601051f907649a091973dd0ab2ea27">I2C_Type::SLTL</a></div><div class="ttdeci">__IO uint8_t SLTL</div><div class="ttdoc">000B: SCL Low Timeout Register Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3933</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a0f83ad134a378a77827fd8c62fa0eb1a"><div class="ttname"><a href="struct_r_t_c___type.html#a0f83ad134a378a77827fd8c62fa0eb1a">RTC_Type::TTSR</a></div><div class="ttdeci">__I uint32_t TTSR</div><div class="ttdoc">0020: Tamper Time Seconds Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5984</div></div>
<div class="ttc" id="struct_a_d_c___type_html_af713fff7638ff0895a2f3096c292380b"><div class="ttname"><a href="struct_a_d_c___type.html#af713fff7638ff0895a2f3096c292380b">ADC_Type::CLPD</a></div><div class="ttdeci">__IO uint32_t CLPD</div><div class="ttdoc">0034: Plus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:282</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_af0abb27e1d6d1ca50f4ab54b0f79aee2"><div class="ttname"><a href="struct_f_t_f_l___type.html#af0abb27e1d6d1ca50f4ab54b0f79aee2">FTFL_Type::FCCOB8</a></div><div class="ttdeci">__IO uint8_t FCCOB8</div><div class="ttdoc">000F: FCCOB 8 - Usually Data Byte 4 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2889</div></div>
<div class="ttc" id="struct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:270</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html_a716832b9d132041614c768ee7a90fde7"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html#a716832b9d132041614c768ee7a90fde7">USBDCD_Type::TIMER2</a></div><div class="ttdeci">__IO uint32_t TIMER2</div><div class="ttdoc">0018: Timing parameters for USBDCD </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8311</div></div>
<div class="ttc" id="struct_c_m_t___type_html_a6cde86fd27edc5afb37125c287441749"><div class="ttname"><a href="struct_c_m_t___type.html#a6cde86fd27edc5afb37125c287441749">CMT_Type::OC</a></div><div class="ttdeci">__IO uint8_t OC</div><div class="ttdoc">0004: Output Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:646</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a4a23794f094f41fa05e2290d1299e6ba"><div class="ttname"><a href="struct_f_t_m1___type.html#a4a23794f094f41fa05e2290d1299e6ba">FTM1_Type::CONF</a></div><div class="ttdeci">__IO uint32_t CONF</div><div class="ttdoc">0084: Configuration </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3684</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html_a8b412fbc6cfe129f3b73aededa8c2619"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html#a8b412fbc6cfe129f3b73aededa8c2619">USBDCD_Type::CLOCK</a></div><div class="ttdeci">__IO uint32_t CLOCK</div><div class="ttdoc">0004: Clock Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8306</div></div>
<div class="ttc" id="struct_i2_s___type_html_a91337041fca47b36ff4f31f29cb273bf"><div class="ttname"><a href="struct_i2_s___type.html#a91337041fca47b36ff4f31f29cb273bf">I2S_Type::TCR5</a></div><div class="ttdeci">__IO uint32_t TCR5</div><div class="ttdoc">0014: SAI Transmit Configuration 5 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4134</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a08fa0bdf5d99c77a98f124b4de507c96"><div class="ttname"><a href="struct_e_t_m___type.html#a08fa0bdf5d99c77a98f124b4de507c96">ETM_Type::_ITTRIGOUT</a></div><div class="ttdeci">__O uint32_t _ITTRIGOUT</div><div class="ttdoc">0EE8: Integration Test Trigger Out Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2065</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdoc">16 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:43</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab3bc681f165a0965ac922a33bcc466c3"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a></div><div class="ttdoc">64 Periodic Interrupt Timer </div><div class="ttdef"><b>Definition:</b> MK22D5.h:89</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a57e6ec0cad8ae0e723d21531a184b6e7"><div class="ttname"><a href="struct_m_c_g___type.html#a57e6ec0cad8ae0e723d21531a184b6e7">MCG_Type::ATCVH</a></div><div class="ttdeci">__IO uint8_t ATCVH</div><div class="ttdoc">000A: ATM Compare Value High </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4811</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_af8af0bcc207d993610930fad890e4ea0"><div class="ttname"><a href="struct_u_a_r_t1___type.html#af8af0bcc207d993610930fad890e4ea0">UART1_Type::TCFIFO</a></div><div class="ttdeci">__I uint8_t TCFIFO</div><div class="ttdoc">0014: FIFO Transmit Count </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7776</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_ace78cf7cc590f959ee7485ef82661ab3"><div class="ttname"><a href="struct_l_l_w_u___type.html#ace78cf7cc590f959ee7485ef82661ab3">LLWU_Type::RST</a></div><div class="ttdeci">__IO uint8_t RST</div><div class="ttdoc">000A: Reset Enable Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4496</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0854482d173dd9e02c5243c7174889fe"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a></div><div class="ttdoc">58 FlexTimer Module </div><div class="ttdef"><b>Definition:</b> MK22D5.h:83</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a863e75206259977ca0eac767e6ecc59e"><div class="ttname"><a href="struct_t_p_i_u___type.html#a863e75206259977ca0eac767e6ecc59e">TPIU_Type::SPPR</a></div><div class="ttdeci">__IO uint32_t SPPR</div><div class="ttdoc">00F0: Selected Pin Protocol Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7074</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a1909475cfbad89255bfce0b2b8f426c8"><div class="ttname"><a href="struct_s_i_m___type.html#a1909475cfbad89255bfce0b2b8f426c8">SIM_Type::UIDH</a></div><div class="ttdeci">__I uint32_t UIDH</div><div class="ttdoc">1054: Unique Identification Register High </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6265</div></div>
<div class="ttc" id="struct_p_d_b___type_html_ae69113e63275302871696253eb33d1aa"><div class="ttname"><a href="struct_p_d_b___type.html#ae69113e63275302871696253eb33d1aa">PDB_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdoc">0004: Modulus Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5231</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a29fdcad4635573158769b379244874c6"><div class="ttname"><a href="struct_u_s_b___type.html#a29fdcad4635573158769b379244874c6">USB_Type::OTGCTL</a></div><div class="ttdeci">__IO uint8_t OTGCTL</div><div class="ttdoc">001C: OTG Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7901</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga4673e8508afe378cd157385d3456ab4d"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga4673e8508afe378cd157385d3456ab4d">DMA15_IRQHandler</a></div><div class="ttdeci">void DMA15_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a5d7a7cf1f2929656d6acb4e513458f39"><div class="ttname"><a href="struct_f_t_m1___type.html#a5d7a7cf1f2929656d6acb4e513458f39">FTM1_Type::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdoc">0050: Capture and Compare Status </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3671</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a3870be1dee70e8ea10a8cb880485cbb4"><div class="ttname"><a href="struct_c_r_c___type.html#a3870be1dee70e8ea10a8cb880485cbb4">CRC_Type::CRCHL</a></div><div class="ttdeci">__IO uint8_t CRCHL</div><div class="ttdoc">< 0000: (size=0002) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:784</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a729bb4f0f96b0982e5170578453d54df"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a></div><div class="ttdoc">48 Serial Communication Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:73</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_adb5e3ab142d426d631595daaf8e5220e"><div class="ttname"><a href="struct_u_a_r_t___type.html#adb5e3ab142d426d631595daaf8e5220e">UART_Type::ET7816</a></div><div class="ttdeci">__IO uint8_t ET7816</div><div class="ttdoc">001E: 7816 Error Threshold Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7364</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a60896632669ed8e94f87ab09d5e4163a"><div class="ttname"><a href="struct_e_t_m___type.html#a60896632669ed8e94f87ab09d5e4163a">ETM_Type::RESERVED7</a></div><div class="ttdeci">__I uint32_t RESERVED7</div><div class="ttdef"><b>Definition:</b> MK22D5.h:2058</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a></div><div class="ttdoc">24 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:51</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga09e403ffb4e2664d10026bcba344b51f"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga09e403ffb4e2664d10026bcba344b51f">DMA13_IRQHandler</a></div><div class="ttdeci">void DMA13_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a64e03dc253ef20daef671a4347cee6e1"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a64e03dc253ef20daef671a4347cee6e1">UART1_Type::SFIFO</a></div><div class="ttdeci">__IO uint8_t SFIFO</div><div class="ttdoc">0012: FIFO Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7774</div></div>
<div class="ttc" id="struct_f_p_b___type_html_a51e32d3e39c32c4e2b5c9272fcb7a12c"><div class="ttname"><a href="struct_f_p_b___type.html#a51e32d3e39c32c4e2b5c9272fcb7a12c">FPB_Type::CID0</a></div><div class="ttdeci">__I uint32_t CID0</div><div class="ttdoc">0FF0: Component Identification Register 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2738</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga6ad7a5e3ee69cb6db6a6b9111ba898bc"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga6ad7a5e3ee69cb6db6a6b9111ba898bc">NMI_Handler</a></div><div class="ttdeci">void NMI_Handler(void)</div><div class="ttdoc">Non maskable Interrupt, cannot be stopped or preempted. </div></div>
<div class="ttc" id="struct_p_i_t___type_html_af98efdc8f0866cbaa72e83cfa391cac9"><div class="ttname"><a href="struct_p_i_t___type.html#af98efdc8f0866cbaa72e83cfa391cac9">PIT_Type::CVAL</a></div><div class="ttdeci">__I uint32_t CVAL</div><div class="ttdoc">0104: Current Timer Value Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5389</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a545adcbe3bd3ef80950d9def6c379788"><div class="ttname"><a href="struct_e_t_f___type.html#a545adcbe3bd3ef80950d9def6c379788">ETF_Type::ITCTRL</a></div><div class="ttdeci">__IO uint32_t ITCTRL</div><div class="ttdoc">0F00: Integration Mode Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1780</div></div>
<div class="ttc" id="struct_c_r_c___type_html_ab6dcfd8d1a96cd746edfccf4b609bfc2"><div class="ttname"><a href="struct_c_r_c___type.html#ab6dcfd8d1a96cd746edfccf4b609bfc2">CRC_Type::GPOLYLU</a></div><div class="ttdeci">__IO uint8_t GPOLYLU</div><div class="ttdoc">0005: GPOLYLU register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:797</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a701400edb86bacaa5c19309a90013cc6"><div class="ttname"><a href="struct_r_t_c___type.html#a701400edb86bacaa5c19309a90013cc6">RTC_Type::WAR</a></div><div class="ttdeci">__IO uint32_t WAR</div><div class="ttdoc">0800: Write Access Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5989</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a7ef7e543dc67cfc33c569f78b2aa2e4b"><div class="ttname"><a href="struct_f_t_m___type.html#a7ef7e543dc67cfc33c569f78b2aa2e4b">FTM_Type::DEADTIME</a></div><div class="ttdeci">__IO uint32_t DEADTIME</div><div class="ttdoc">0068: Deadtime Insertion Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3030</div></div>
<div class="ttc" id="struct_e_t_m___type_html_aeb0ccd012e48790b6ddd0b181bfb4e0e"><div class="ttname"><a href="struct_e_t_m___type.html#aeb0ccd012e48790b6ddd0b181bfb4e0e">ETM_Type::CNTRLDVR1</a></div><div class="ttdeci">__IO uint32_t CNTRLDVR1</div><div class="ttdoc">0140: Free-running counter reload value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2047</div></div>
<div class="ttc" id="struct_p_d_b___type_html_ac3e33b249de9772accd3ea93c70ea9a3"><div class="ttname"><a href="struct_p_d_b___type.html#ac3e33b249de9772accd3ea93c70ea9a3">PDB_Type::S</a></div><div class="ttdeci">__IO uint32_t S</div><div class="ttdoc">0014: Channel Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5236</div></div>
<div class="ttc" id="struct_p_d_b___type_html_a0cc0a5fd26a50498ff744ccfc90425a9"><div class="ttname"><a href="struct_p_d_b___type.html#a0cc0a5fd26a50498ff744ccfc90425a9">PDB_Type::IDLY</a></div><div class="ttdeci">__IO uint32_t IDLY</div><div class="ttdoc">000C: Interrupt Delay Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5233</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a8e2c37c0787cfa1ca6294b08a8072d32"><div class="ttname"><a href="struct_t_p_i_u___type.html#a8e2c37c0787cfa1ca6294b08a8072d32">TPIU_Type::CLAIMSET</a></div><div class="ttdeci">__IO uint32_t CLAIMSET</div><div class="ttdoc">0FA0: Claim Tag Set Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7088</div></div>
<div class="ttc" id="struct_d_m_a___type_html_afb6f9d066790021df0cf7aa335824381"><div class="ttname"><a href="struct_d_m_a___type.html#afb6f9d066790021df0cf7aa335824381">DMA_Type::ERR</a></div><div class="ttdeci">__IO uint32_t ERR</div><div class="ttdoc">002C: Error Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1101</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a20069f4ac88fc12066ba90eea8fcbb58"><div class="ttname"><a href="struct_p_o_r_t___type.html#a20069f4ac88fc12066ba90eea8fcbb58">PORT_Type::ISFR</a></div><div class="ttdeci">__IO uint32_t ISFR</div><div class="ttdoc">00A0: Interrupt Status Flag Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5561</div></div>
<div class="ttc" id="struct_f_m_c___type_html_a3b05eb87d05de1b874b67da3af9fac0e"><div class="ttname"><a href="struct_f_m_c___type.html#a3b05eb87d05de1b874b67da3af9fac0e">FMC_Type::S1L</a></div><div class="ttdeci">__IO uint32_t S1L</div><div class="ttdoc">020C: Cache Data Storage (lower word) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2559</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a076f1e9570a0c599c09b5aba275eef9c"><div class="ttname"><a href="struct_e_t_f___type.html#a076f1e9570a0c599c09b5aba275eef9c">ETF_Type::PIDR3</a></div><div class="ttdeci">__I uint32_t PIDR3</div><div class="ttdoc">0FEC: Peripheral Identification Register 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1798</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a8e350ef75fda7eba6f393b3269c65568"><div class="ttname"><a href="struct_e_t_m___type.html#a8e350ef75fda7eba6f393b3269c65568">ETM_Type::CCR</a></div><div class="ttdeci">__I uint32_t CCR</div><div class="ttdoc">0004: Configuration Code Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2037</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_aded2b9c734957e9882cefccb5029c51f"><div class="ttname"><a href="struct_l_l_w_u___type.html#aded2b9c734957e9882cefccb5029c51f">LLWU_Type::ME</a></div><div class="ttdeci">__IO uint8_t ME</div><div class="ttdoc">0004: Module Enable Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4487</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ac6e72f7a82b0758e0fdabce3543c8070"><div class="ttname"><a href="struct_u_a_r_t___type.html#ac6e72f7a82b0758e0fdabce3543c8070">UART_Type::RESERVED1</a></div><div class="ttdeci">__I uint8_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK22D5.h:7354</div></div>
<div class="ttc" id="struct_p_m_c___type_html_a23fa3c271bf9f25b06221b037553f936"><div class="ttname"><a href="struct_p_m_c___type.html#a23fa3c271bf9f25b06221b037553f936">PMC_Type::REGSC</a></div><div class="ttdeci">__IO uint8_t REGSC</div><div class="ttdoc">0002: Regulator Status and Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5469</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html"><div class="ttname"><a href="struct_f_t_f_l___type.html">FTFL_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:2873</div></div>
<div class="ttc" id="struct_d_m_a___type_html_acfcf20e260c1f3e62c62894d964f7270"><div class="ttname"><a href="struct_d_m_a___type.html#acfcf20e260c1f3e62c62894d964f7270">DMA_Type::DCHPRI11</a></div><div class="ttdeci">__IO uint8_t DCHPRI11</div><div class="ttdoc">0108: Channel 11 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1113</div></div>
<div class="ttc" id="struct_c_r_c___type_html_ac9ff26915b933d9834f34bf9c519871e"><div class="ttname"><a href="struct_c_r_c___type.html#ac9ff26915b933d9834f34bf9c519871e">CRC_Type::CRCL</a></div><div class="ttdeci">__IO uint16_t CRCL</div><div class="ttdoc">< 0000: (size=0002) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:775</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a0381c5afae0f997f54326c00e494d71c"><div class="ttname"><a href="struct_u_s_b___type.html#a0381c5afae0f997f54326c00e494d71c">USB_Type::USBTRC0</a></div><div class="ttdeci">__IO uint8_t USBTRC0</div><div class="ttdoc">010C: USB Transceiver Control Register 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7941</div></div>
<div class="ttc" id="struct_p_d_b___type_html_a08fc04ae996dc8dcbb0d61921b486a68"><div class="ttname"><a href="struct_p_d_b___type.html#a08fc04ae996dc8dcbb0d61921b486a68">PDB_Type::C1</a></div><div class="ttdeci">__IO uint32_t C1</div><div class="ttdoc">0010: Channel Control Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5235</div></div>
<div class="ttc" id="struct_f_p_b___type_html_a3830672923b12b0276c5b5142ae30bf9"><div class="ttname"><a href="struct_f_p_b___type.html#a3830672923b12b0276c5b5142ae30bf9">FPB_Type::PID4</a></div><div class="ttdeci">__I uint32_t PID4</div><div class="ttdoc">0FD0: Peripheral Identification Register 4 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2730</div></div>
<div class="ttc" id="struct_e_w_m___type_html_a34e0683325e0f6e1eff6c5429087c5b3"><div class="ttname"><a href="struct_e_w_m___type.html#a34e0683325e0f6e1eff6c5429087c5b3">EWM_Type::CTRL</a></div><div class="ttdeci">__IO uint8_t CTRL</div><div class="ttdoc">0000: Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2472</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a13cd3ae44eb3c9ea266a5ea80113618d"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a></div><div class="ttdoc">73 Multipurpose Clock Generator </div><div class="ttdef"><b>Definition:</b> MK22D5.h:97</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_ae25cc48465857984690171549edfcd9f"><div class="ttname"><a href="struct_f_t_m1___type.html#ae25cc48465857984690171549edfcd9f">FTM1_Type::DEADTIME</a></div><div class="ttdeci">__IO uint32_t DEADTIME</div><div class="ttdoc">0068: Deadtime Insertion Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3677</div></div>
<div class="ttc" id="struct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:1083</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a713239de483bf25c3b2134414be9faa0"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a713239de483bf25c3b2134414be9faa0">PMC_IRQn</a></div><div class="ttdoc">36 Power Management Controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:63</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a024168ca8b56ff3449f3ae442d0c55e4"><div class="ttname"><a href="struct_t_p_i_u___type.html#a024168ca8b56ff3449f3ae442d0c55e4">TPIU_Type::FIFODATA0</a></div><div class="ttdeci">__I uint32_t FIFODATA0</div><div class="ttdoc">0EEC: FIFODATA0 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7081</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ad836545a70769f43817e1cc2b4e1af00"><div class="ttname"><a href="struct_u_a_r_t___type.html#ad836545a70769f43817e1cc2b4e1af00">UART_Type::IR</a></div><div class="ttdeci">__IO uint8_t IR</div><div class="ttdoc">000E: Infrared Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7345</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a50c9a1e13bcaa5a8141f09cb89d5820b"><div class="ttname"><a href="struct_e_t_m___type.html#a50c9a1e13bcaa5a8141f09cb89d5820b">ETM_Type::PIDR2</a></div><div class="ttdeci">__I uint32_t PIDR2</div><div class="ttdoc">0FE8: Peripheral Identification Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2087</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a></div><div class="ttdoc">32 DMA error interrupt all channels </div><div class="ttdef"><b>Definition:</b> MK22D5.h:59</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a4608cedb5b58dd05e3b21bca39c0bd21"><div class="ttname"><a href="struct_w_d_o_g___type.html#a4608cedb5b58dd05e3b21bca39c0bd21">WDOG_Type::WINH</a></div><div class="ttdeci">__IO uint16_t WINH</div><div class="ttdoc">< 0000: (size=0004) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8499</div></div>
<div class="ttc" id="struct_c_m_t___type_html_a66c3bacb73c9dd2584e77ba8414deb4a"><div class="ttname"><a href="struct_c_m_t___type.html#a66c3bacb73c9dd2584e77ba8414deb4a">CMT_Type::CMD4</a></div><div class="ttdeci">__IO uint8_t CMD4</div><div class="ttdoc">0009: Modulator Data Register Space Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:651</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a619f2b28e23dd138fb3af5f590e5c71f"><div class="ttname"><a href="struct_e_t_m___type.html#a619f2b28e23dd138fb3af5f590e5c71f">ETM_Type::CIDR0</a></div><div class="ttdeci">__I uint32_t CIDR0</div><div class="ttdoc">0FF0: Component Identification Register 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2089</div></div>
<div class="ttc" id="struct_c_r_c___type_html_ad586e99f91c56b8b7ff3c66cdd49532e"><div class="ttname"><a href="struct_c_r_c___type.html#ad586e99f91c56b8b7ff3c66cdd49532e">CRC_Type::GPOLYHU</a></div><div class="ttdeci">__IO uint8_t GPOLYHU</div><div class="ttdoc">0007: GPOLYHU register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:804</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaabbd86272ab26d87d346e39c4b2387b"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a></div><div class="ttdoc">52 Serial Communication Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:77</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a1452eb8d202a03a390a021a8ed791698"><div class="ttname"><a href="struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">ADC_Type::CLP3</a></div><div class="ttdeci">__IO uint32_t CLP3</div><div class="ttdoc">0040: Plus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:285</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a></div><div class="ttdoc">22 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:49</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a3b24eebf7ff011dbafb22f1d1cec812c"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a3b24eebf7ff011dbafb22f1d1cec812c">UART1_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdoc">000A: Control Register 4 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7766</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a624050c92b74b9952d2cde560e5ee41c"><div class="ttname"><a href="struct_f_t_m___type.html#a624050c92b74b9952d2cde560e5ee41c">FTM_Type::OUTMASK</a></div><div class="ttdeci">__IO uint32_t OUTMASK</div><div class="ttdoc">0060: Output Mask </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3028</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8abaff5e6d9673daa434f70c41f4c94e0a"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a></div><div class="ttdoc">57 High-Speed Comparator </div><div class="ttdef"><b>Definition:</b> MK22D5.h:82</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a13bef8e34ec3cc08fe52f0afd35fa9b1"><div class="ttname"><a href="struct_d_m_a___type.html#a13bef8e34ec3cc08fe52f0afd35fa9b1">DMA_Type::CITER_ELINKYES</a></div><div class="ttdeci">__IO uint16_t CITER_ELINKYES</div><div class="ttdoc">1016: Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1136</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_aa4b75cd929281e4b38c12c9a76a9b78f"><div class="ttname"><a href="struct_f_t_f_l___type.html#aa4b75cd929281e4b38c12c9a76a9b78f">FTFL_Type::FCCOB1</a></div><div class="ttdeci">__IO uint8_t FCCOB1</div><div class="ttdoc">0006: FCCOB 1 - Usually Flash address [23..16] </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2880</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga2209e71861dcd32e3af93511cce688b2"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga2209e71861dcd32e3af93511cce688b2">PMC_IRQHandler</a></div><div class="ttdeci">void PMC_IRQHandler(void)</div><div class="ttdoc">Power Management Controller. </div></div>
<div class="ttc" id="struct_a_d_c___type_html_a1081f8facbb93133c09e83ef18b90b10"><div class="ttname"><a href="struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">ADC_Type::OFS</a></div><div class="ttdeci">__IO uint32_t OFS</div><div class="ttdoc">0028: Offset Correction Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:279</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdoc">19 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:46</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ab085fb9bbfccce5ace6b752d9784ee26"><div class="ttname"><a href="struct_u_a_r_t___type.html#ab085fb9bbfccce5ace6b752d9784ee26">UART_Type::S1</a></div><div class="ttdeci">__I uint8_t S1</div><div class="ttdoc">0004: Status Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7335</div></div>
<div class="ttc" id="struct_s_m_c___type_html_af4f12c170087f5adb138c07010fc7027"><div class="ttname"><a href="struct_s_m_c___type.html#af4f12c170087f5adb138c07010fc7027">SMC_Type::PMSTAT</a></div><div class="ttdeci">__I uint8_t PMSTAT</div><div class="ttdoc">0003: Power Mode Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6603</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gad7ce1d463395fb3963fccdd40b9c6e4e"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gad7ce1d463395fb3963fccdd40b9c6e4e">FTF_ReadCollision_IRQHandler</a></div><div class="ttdeci">void FTF_ReadCollision_IRQHandler(void)</div><div class="ttdoc">Flash Memory Interface. </div></div>
<div class="ttc" id="core__cm4_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm4.h:237</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdoc">78 General Purpose Input/Output </div><div class="ttdef"><b>Definition:</b> MK22D5.h:102</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a4e0ac615032865d6af6311800e3ba33b"><div class="ttname"><a href="struct_t_p_i_u___type.html#a4e0ac615032865d6af6311800e3ba33b">TPIU_Type::ITATBCTR2</a></div><div class="ttdeci">__I uint32_t ITATBCTR2</div><div class="ttdoc">0EF0: Integration Test ATB Control 2 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7082</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a1b7926ad16d8ed8755d9d88105902803"><div class="ttname"><a href="struct_t_p_i_u___type.html#a1b7926ad16d8ed8755d9d88105902803">TPIU_Type::FFSR</a></div><div class="ttdeci">__I uint32_t FFSR</div><div class="ttdoc">0300: Formatter and Flush Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7076</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a43a7af092e97b097d642e848a5939b96"><div class="ttname"><a href="struct_s_i_m___type.html#a43a7af092e97b097d642e848a5939b96">SIM_Type::RESERVED1</a></div><div class="ttdeci">__I uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK22D5.h:6249</div></div>
<div class="ttc" id="struct_m_c_g___type_html_ae8fea9d52f23143b72c9916e66b252d3"><div class="ttname"><a href="struct_m_c_g___type.html#ae8fea9d52f23143b72c9916e66b252d3">MCG_Type::ATCVL</a></div><div class="ttdeci">__IO uint8_t ATCVL</div><div class="ttdoc">000B: ATM Compare Value Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4812</div></div>
<div class="ttc" id="struct_c_m_t___type_html"><div class="ttname"><a href="struct_c_m_t___type.html">CMT_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:641</div></div>
<div class="ttc" id="struct_s_y_s_t___type_html_afc0fd9dc780588560e9cfb6cc90eea1b"><div class="ttname"><a href="struct_s_y_s_t___type.html#afc0fd9dc780588560e9cfb6cc90eea1b">SYST_Type::RVR</a></div><div class="ttdeci">__IO uint32_t RVR</div><div class="ttdoc">0004: Reload Value Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6990</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4acd0a9915530c775f9da7a330800942"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a></div><div class="ttdoc">45 Synchronous Serial Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:71</div></div>
<div class="ttc" id="struct_e_t_m___type_html_aacf568d7752971013664183f2dbac755"><div class="ttname"><a href="struct_e_t_m___type.html#aacf568d7752971013664183f2dbac755">ETM_Type::RESERVED12</a></div><div class="ttdeci">__I uint32_t RESERVED12</div><div class="ttdef"><b>Definition:</b> MK22D5.h:2068</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ac72766ca7476a2a74bd14042bc88aa05"><div class="ttname"><a href="struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05">RTC_Type::LR</a></div><div class="ttdeci">__IO uint32_t LR</div><div class="ttdoc">0018: Lock Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5982</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a867562348da603502f06b4afe663b1d8"><div class="ttname"><a href="struct_c_r_c___type.html#a867562348da603502f06b4afe663b1d8">CRC_Type::GPOLYHL</a></div><div class="ttdeci">__IO uint8_t GPOLYHL</div><div class="ttdoc">< 0000: (size=0002) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:803</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_aa401f4bdb375776df6e98852a90235fa"><div class="ttname"><a href="struct_t_p_i_u___type.html#aa401f4bdb375776df6e98852a90235fa">TPIU_Type::PID4</a></div><div class="ttdeci">__I uint32_t PID4</div><div class="ttdoc">0FD0: Peripheral Identification Register 4 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7093</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a84b8e4511219e743ccd3308ac0290572"><div class="ttname"><a href="struct_u_a_r_t___type.html#a84b8e4511219e743ccd3308ac0290572">UART_Type::TCFIFO</a></div><div class="ttdeci">__I uint8_t TCFIFO</div><div class="ttdoc">0014: FIFO Transmit Count </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7351</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></div><div class="ttdoc">74 Low Power Timer </div><div class="ttdef"><b>Definition:</b> MK22D5.h:98</div></div>
<div class="ttc" id="struct_s_i_m___type_html_ada1141c7fe188d49a47eeeabc068dfce"><div class="ttname"><a href="struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce">SIM_Type::SDID</a></div><div class="ttdeci">__I uint32_t SDID</div><div class="ttdoc">1024: System Device Identification Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6255</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_aaae4af1399665688218a908ecd6089f2"><div class="ttname"><a href="struct_f_t_f_l___type.html#aaae4af1399665688218a908ecd6089f2">FTFL_Type::FEPROT</a></div><div class="ttdeci">__IO uint8_t FEPROT</div><div class="ttdoc">0016: EEPROM Protection Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2895</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a66af2e347fda19da6271594a30289c99"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a66af2e347fda19da6271594a30289c99">UART1_Type::CFIFO</a></div><div class="ttdeci">__IO uint8_t CFIFO</div><div class="ttdoc">0011: FIFO Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7773</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a32e576e5777a71fe5d082448e7a452ed"><div class="ttname"><a href="struct_u_a_r_t___type.html#a32e576e5777a71fe5d082448e7a452ed">UART_Type::MA2</a></div><div class="ttdeci">__IO uint8_t MA2</div><div class="ttdoc">0009: Match Address Registers 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7340</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga52f24828519611a53a132f691e5a7c90"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga52f24828519611a53a132f691e5a7c90">MCM_IRQHandler</a></div><div class="ttdeci">void MCM_IRQHandler(void)</div><div class="ttdoc">Miscellaneous Control Module. </div></div>
<div class="ttc" id="struct_d_m_a___type_html_a1ebafefe1091184b0abdbef45e249da5"><div class="ttname"><a href="struct_d_m_a___type.html#a1ebafefe1091184b0abdbef45e249da5">DMA_Type::DLASTSGA</a></div><div class="ttdeci">__IO uint32_t DLASTSGA</div><div class="ttdoc">1018: Last Destination Address Adjustment/Scatter Gather Address </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1138</div></div>
<div class="ttc" id="struct_d_m_a___type_html_aa3c87cb018aa5aa7f1cd627b3ffad941"><div class="ttname"><a href="struct_d_m_a___type.html#aa3c87cb018aa5aa7f1cd627b3ffad941">DMA_Type::SEEI</a></div><div class="ttdeci">__O uint8_t SEEI</div><div class="ttdoc">0019: Set Enable Error Interrupt Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1091</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a></div><div class="ttdoc">20 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:47</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gae44c4eb8fe99341c0141fd726b68eaa7"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gae44c4eb8fe99341c0141fd726b68eaa7">CMT_IRQHandler</a></div><div class="ttdeci">void CMT_IRQHandler(void)</div><div class="ttdoc">Carrier Modulator Transmitter. </div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga5c4dc4ab0b81ada0dc68726d0b24c910"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga5c4dc4ab0b81ada0dc68726d0b24c910">UART1_RX_TX_IRQHandler</a></div><div class="ttdeci">void UART1_RX_TX_IRQHandler(void)</div><div class="ttdoc">Serial Communication Interface. </div></div>
<div class="ttc" id="struct_e_w_m___type_html_a8b8265f982b05d0280305caedc159e37"><div class="ttname"><a href="struct_e_w_m___type.html#a8b8265f982b05d0280305caedc159e37">EWM_Type::SERV</a></div><div class="ttdeci">__O uint8_t SERV</div><div class="ttdoc">0001: Service Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2473</div></div>
<div class="ttc" id="struct_s_y_s_t___type_html_abd8752ec8b4f98f746e2b9622153c8b1"><div class="ttname"><a href="struct_s_y_s_t___type.html#abd8752ec8b4f98f746e2b9622153c8b1">SYST_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdoc">0000: Control and Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6989</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a44780e402b18ebbbaec13d5a3694e523"><div class="ttname"><a href="struct_r_c_m___type.html#a44780e402b18ebbbaec13d5a3694e523">RCM_Type::SRS1</a></div><div class="ttdeci">__I uint8_t SRS1</div><div class="ttdoc">0001: System Reset Status Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5751</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></div><div class="ttdoc">76 General Purpose Input/Output </div><div class="ttdef"><b>Definition:</b> MK22D5.h:100</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gadbdfb05858cc36fc520974df37ec3cb0"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gadbdfb05858cc36fc520974df37ec3cb0">DebugMon_Handler</a></div><div class="ttdeci">void DebugMon_Handler(void)</div><div class="ttdoc">Debug Monitor. </div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a3ad7c2421ffeffae79c6c92b40d4751c"><div class="ttname"><a href="struct_u_a_r_t___type.html#a3ad7c2421ffeffae79c6c92b40d4751c">UART_Type::IS7816</a></div><div class="ttdeci">__IO uint8_t IS7816</div><div class="ttdoc">001A: 7816 Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7357</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a97f9b78343cd059025d96878456b9abb"><div class="ttname"><a href="struct_t_p_i_u___type.html#a97f9b78343cd059025d96878456b9abb">TPIU_Type::RESERVED4</a></div><div class="ttdeci">__I uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> MK22D5.h:7083</div></div>
<div class="ttc" id="struct_f_t_m___type_html_af3bab26c41de8b03fd2d925abdc3eaea"><div class="ttname"><a href="struct_f_t_m___type.html#af3bab26c41de8b03fd2d925abdc3eaea">FTM_Type::FLTPOL</a></div><div class="ttdeci">__IO uint32_t FLTPOL</div><div class="ttdoc">0088: FTM Fault Input Polarity </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3038</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a6c70e08238cd1fda316a11095b493719"><div class="ttname"><a href="struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719">GPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdoc">0008: Port Clear Output Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3783</div></div>
<div class="ttc" id="struct_u_s_b___type_html_afff047b66a448cfa17baf6acf33fd58a"><div class="ttname"><a href="struct_u_s_b___type.html#afff047b66a448cfa17baf6acf33fd58a">USB_Type::IDCOMP</a></div><div class="ttdeci">__I uint8_t IDCOMP</div><div class="ttdoc">0004: Peripheral ID Complement Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7889</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a></div><div class="ttdoc">29 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:56</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a94927c0aab175e9f9461a15d2cd1fa65"><div class="ttname"><a href="struct_c_r_c___type.html#a94927c0aab175e9f9461a15d2cd1fa65">CRC_Type::CRCHU</a></div><div class="ttdeci">__IO uint8_t CRCHU</div><div class="ttdoc">0003: CRCHU register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:785</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ae89d8ee1fe06168e6a498d52135a0fee"><div class="ttname"><a href="struct_d_m_a___type.html#ae89d8ee1fe06168e6a498d52135a0fee">DMA_Type::DCHPRI4</a></div><div class="ttdeci">__IO uint8_t DCHPRI4</div><div class="ttdoc">0107: Channel 4 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1112</div></div>
<div class="ttc" id="struct_e_t_m___type_html_ae11aeeaf3100e7239be6e95b7a1d787b"><div class="ttname"><a href="struct_e_t_m___type.html#ae11aeeaf3100e7239be6e95b7a1d787b">ETM_Type::FFLR</a></div><div class="ttdeci">__IO uint32_t FFLR</div><div class="ttdoc">0028: FIFOFULL Level Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2045</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a9a5709cd57c0231d701f6c7aa190ebde"><div class="ttname"><a href="struct_e_t_m___type.html#a9a5709cd57c0231d701f6c7aa190ebde">ETM_Type::LAR</a></div><div class="ttdeci">__IO uint32_t LAR</div><div class="ttdoc">0FB0: Lock Access Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2076</div></div>
<div class="ttc" id="struct_c_m_p___type_html_ad84d485b61d0a301e766a2b58e0c2b39"><div class="ttname"><a href="struct_c_m_p___type.html#ad84d485b61d0a301e766a2b58e0c2b39">CMP_Type::CR0</a></div><div class="ttdeci">__IO uint8_t CR0</div><div class="ttdoc">0000: CMP Control Register 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:498</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga05f92d67e351e8ac72ebafc8e5737494"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga05f92d67e351e8ac72ebafc8e5737494">RTC_Seconds_IRQHandler</a></div><div class="ttdeci">void RTC_Seconds_IRQHandler(void)</div><div class="ttdoc">Real Time Clock. </div></div>
<div class="ttc" id="struct_f_p_b___type_html_acff6ba1e632154de51fb3e52a46d0804"><div class="ttname"><a href="struct_f_p_b___type.html#acff6ba1e632154de51fb3e52a46d0804">FPB_Type::PID7</a></div><div class="ttdeci">__I uint32_t PID7</div><div class="ttdoc">0FDC: Peripheral Identification Register 7 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2733</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_ad38f772b7e5bdc94899076d746a24953"><div class="ttname"><a href="struct_w_d_o_g___type.html#ad38f772b7e5bdc94899076d746a24953">WDOG_Type::WIN</a></div><div class="ttdeci">__IO uint32_t WIN</div><div class="ttdoc">< 0000: (size=0004) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8497</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a873d2d251fd417858f90970578707df4"><div class="ttname"><a href="struct_e_t_m___type.html#a873d2d251fd417858f90970578707df4">ETM_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdoc">0010: ETM Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2040</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html_a6e397d8b8cca49e7b0742538144e4d15"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html#a6e397d8b8cca49e7b0742538144e4d15">USBDCD_Type::TIMER1</a></div><div class="ttdeci">__IO uint32_t TIMER1</div><div class="ttdoc">0014: Timing parameters for USBDCD </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8310</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ab22cb53ea11ed72fb7d13e6360ea7796"><div class="ttname"><a href="struct_d_m_a___type.html#ab22cb53ea11ed72fb7d13e6360ea7796">DMA_Type::DCHPRI15</a></div><div class="ttdeci">__IO uint8_t DCHPRI15</div><div class="ttdoc">010C: Channel 15 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1117</div></div>
<div class="ttc" id="struct_f_t_m___type_html_ab45e3f92a7675c23c0ee9227f2a198af"><div class="ttname"><a href="struct_f_t_m___type.html#ab45e3f92a7675c23c0ee9227f2a198af">FTM_Type::SWOCTRL</a></div><div class="ttdeci">__IO uint32_t SWOCTRL</div><div class="ttdoc">0094: FTM Software Output Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3041</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a></div><div class="ttdoc">28 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:55</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a7fd146380faf9dd7da4763f061b26564"><div class="ttname"><a href="struct_m_c_g___type.html#a7fd146380faf9dd7da4763f061b26564">MCG_Type::SC</a></div><div class="ttdeci">__IO uint8_t SC</div><div class="ttdoc">0008: Status and Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4809</div></div>
<div class="ttc" id="struct_e_t_f___type_html_aad3028f515055d68cf14f1e73902de31"><div class="ttname"><a href="struct_e_t_f___type.html#aad3028f515055d68cf14f1e73902de31">ETF_Type::PIDR7</a></div><div class="ttdeci">__I uint32_t PIDR7</div><div class="ttdoc">0FDC: Peripheral Identification Register 7 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1794</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a29d8c8ea1f1cd3f4f1b34b4a48066b63"><div class="ttname"><a href="struct_s_i_m___type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63">SIM_Type::SOPT5</a></div><div class="ttdeci">__IO uint32_t SOPT5</div><div class="ttdoc">1010: System Options Register 5 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6251</div></div>
<div class="ttc" id="struct_i2_s___type_html_ac267d105f56a5a51a2f96ca821c3e4a7"><div class="ttname"><a href="struct_i2_s___type.html#ac267d105f56a5a51a2f96ca821c3e4a7">I2S_Type::TCSR</a></div><div class="ttdeci">__IO uint32_t TCSR</div><div class="ttdoc">0000: SAI Transmit Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4129</div></div>
<div class="ttc" id="struct_c_r_c___type_html"><div class="ttname"><a href="struct_c_r_c___type.html">CRC_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:770</div></div>
<div class="ttc" id="struct_i2_c___type_html_a6e1b24826eb462af336d49e3a1b9f8db"><div class="ttname"><a href="struct_i2_c___type.html#a6e1b24826eb462af336d49e3a1b9f8db">I2C_Type::RA</a></div><div class="ttdeci">__IO uint8_t RA</div><div class="ttdoc">0007: Range Address register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3929</div></div>
<div class="ttc" id="struct_f_m_c___type_html_ab2ca30d075f0d0c38652a6fd1a3da9c9"><div class="ttname"><a href="struct_f_m_c___type.html#ab2ca30d075f0d0c38652a6fd1a3da9c9">FMC_Type::S0U</a></div><div class="ttdeci">__IO uint32_t S0U</div><div class="ttdoc">0200: Cache Data Storage (upper word) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2556</div></div>
<div class="ttc" id="struct_n_v___type_html_ade5b560a7ad515e084070fde57ea32d7"><div class="ttname"><a href="struct_n_v___type.html#ade5b560a7ad515e084070fde57ea32d7">NV_Type::BACKKEY7</a></div><div class="ttdeci">__I uint8_t BACKKEY7</div><div class="ttdoc">0004: Backdoor Comparison Key 7 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5066</div></div>
<div class="ttc" id="struct_d_a_c___type_html_a0f61f3cd5d904066d9050e97aab24734"><div class="ttname"><a href="struct_d_a_c___type.html#a0f61f3cd5d904066d9050e97aab24734">DAC_Type::DATL</a></div><div class="ttdeci">__IO uint8_t DATL</div><div class="ttdoc">0000: Data Low Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:963</div></div>
<div class="ttc" id="struct_d_m_a___type_html_aee2d5fcff4ca988778b0ee149090d722"><div class="ttname"><a href="struct_d_m_a___type.html#aee2d5fcff4ca988778b0ee149090d722">DMA_Type::BITER_ELINKNO</a></div><div class="ttdeci">__IO uint16_t BITER_ELINKNO</div><div class="ttdoc">< 1000: (size=0002) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1141</div></div>
<div class="ttc" id="struct_p_d_b___type_html_a7243b34a966694845cbbd4f5c614e986"><div class="ttname"><a href="struct_p_d_b___type.html#a7243b34a966694845cbbd4f5c614e986">PDB_Type::INTC</a></div><div class="ttdeci">__IO uint32_t INTC</div><div class="ttdoc">0150: DAC Interval Trigger n Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5242</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4448f20d9ed3dc1f3a578593a63875ae"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a></div><div class="ttdoc">44 Synchronous Serial Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:70</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a3739313253d53250920a429e3d9f8c9b"><div class="ttname"><a href="struct_m_c_g___type.html#a3739313253d53250920a429e3d9f8c9b">MCG_Type::C6</a></div><div class="ttdeci">__IO uint8_t C6</div><div class="ttdoc">0005: Control 6 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4806</div></div>
<div class="ttc" id="struct_i2_s___type_html_ae01402cc631b47ce8128465aa287e6df"><div class="ttname"><a href="struct_i2_s___type.html#ae01402cc631b47ce8128465aa287e6df">I2S_Type::TCR4</a></div><div class="ttdeci">__IO uint32_t TCR4</div><div class="ttdoc">0010: SAI Transmit Configuration 4 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4133</div></div>
<div class="ttc" id="struct_s_p_i___type_html_aaf5520e58b8b1a33eccb45cc39373cf7"><div class="ttname"><a href="struct_s_p_i___type.html#aaf5520e58b8b1a33eccb45cc39373cf7">SPI_Type::CTAR_SLAVE</a></div><div class="ttdeci">__IO uint32_t CTAR_SLAVE</div><div class="ttdoc">000C: Clock and Transfer Attributes Register (In Slave Mode) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6707</div></div>
<div class="ttc" id="struct_e_t_f___type_html_ac249a5d4fbabc6ebe144b8e58508065d"><div class="ttname"><a href="struct_e_t_f___type.html#ac249a5d4fbabc6ebe144b8e58508065d">ETF_Type::AUTHSTATUS</a></div><div class="ttdeci">__I uint32_t AUTHSTATUS</div><div class="ttdoc">0FB8: Authentication Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1787</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ac8a4d66d82362aab14f46b3a2947a7b7"><div class="ttname"><a href="struct_a_d_c___type.html#ac8a4d66d82362aab14f46b3a2947a7b7">ADC_Type::CV1</a></div><div class="ttdeci">__IO uint32_t CV1</div><div class="ttdoc">0018: Compare Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:275</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_aa7f81cfae426acaede9bba9bda9a1fba"><div class="ttname"><a href="struct_f_t_m1___type.html#aa7f81cfae426acaede9bba9bda9a1fba">FTM1_Type::SYNC</a></div><div class="ttdeci">__IO uint32_t SYNC</div><div class="ttdoc">0058: Synchronization </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3673</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_ac74551f3b44a50f8c6cd440d68a943f5"><div class="ttname"><a href="struct_w_d_o_g___type.html#ac74551f3b44a50f8c6cd440d68a943f5">WDOG_Type::UNLOCK</a></div><div class="ttdeci">__IO uint16_t UNLOCK</div><div class="ttdoc">000E: Unlock Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8504</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a7d2060193a370f0e9a31ccbcc18324af"><div class="ttname"><a href="struct_u_a_r_t___type.html#a7d2060193a370f0e9a31ccbcc18324af">UART_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdoc">0002: Control Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7333</div></div>
<div class="ttc" id="struct_i2_s___type_html_a29f97512ded526be9f3672d7db6793ac"><div class="ttname"><a href="struct_i2_s___type.html#a29f97512ded526be9f3672d7db6793ac">I2S_Type::RCR4</a></div><div class="ttdeci">__IO uint32_t RCR4</div><div class="ttdoc">0090: SAI Receive Configuration 4 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4146</div></div>
<div class="ttc" id="struct_r_f_s_y_s___type_html"><div class="ttname"><a href="struct_r_f_s_y_s___type.html">RFSYS_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:5857</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a25142a5a85d76207a548c75eacf1c3d6"><div class="ttname"><a href="struct_e_t_m___type.html#a25142a5a85d76207a548c75eacf1c3d6">ETM_Type::EEVR</a></div><div class="ttdeci">__IO uint32_t EEVR</div><div class="ttdoc">0020: Trace Enable Event Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2043</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a9ddd941eefce6239d2e0341bc7fb7ca9"><div class="ttname"><a href="struct_w_d_o_g___type.html#a9ddd941eefce6239d2e0341bc7fb7ca9">WDOG_Type::REFRESH</a></div><div class="ttdeci">__IO uint16_t REFRESH</div><div class="ttdoc">000C: Refresh Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8503</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a2c4f1d84d552c73603e6ecd7baae96c6"><div class="ttname"><a href="struct_w_d_o_g___type.html#a2c4f1d84d552c73603e6ecd7baae96c6">WDOG_Type::STCTRLL</a></div><div class="ttdeci">__IO uint16_t STCTRLL</div><div class="ttdoc">0002: Status and Control Register Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8488</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a7d4dbb62f5f502e4e6190f7574d6e372"><div class="ttname"><a href="struct_u_a_r_t___type.html#a7d4dbb62f5f502e4e6190f7574d6e372">UART_Type::ED</a></div><div class="ttdeci">__I uint8_t ED</div><div class="ttdoc">000C: Extended Data Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7343</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ad36396daed0b605efbbca1034b25dca6"><div class="ttname"><a href="struct_d_m_a___type.html#ad36396daed0b605efbbca1034b25dca6">DMA_Type::EEI</a></div><div class="ttdeci">__IO uint32_t EEI</div><div class="ttdoc">0014: Enable Error Interrupt Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1089</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a6b8476054f058853f49a684ece742f88"><div class="ttname"><a href="struct_d_m_a___type.html#a6b8476054f058853f49a684ece742f88">DMA_Type::NBYTES_MLOFFNO</a></div><div class="ttdeci">__IO uint32_t NBYTES_MLOFFNO</div><div class="ttdoc">1008: Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1128</div></div>
<div class="ttc" id="struct_f_t_m1___type_html"><div class="ttname"><a href="struct_f_t_m1___type.html">FTM1_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:3661</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a54025377f3daec606230cd235bd81916"><div class="ttname"><a href="struct_u_s_b___type.html#a54025377f3daec606230cd235bd81916">USB_Type::STAT</a></div><div class="ttdeci">__I uint8_t STAT</div><div class="ttdoc">0090: Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7911</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">Interrupt vector numbers. </div><div class="ttdef"><b>Definition:</b> MK22D5.h:30</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_af4e20147909cf3d6a8ec04750fc36833"><div class="ttname"><a href="struct_l_l_w_u___type.html#af4e20147909cf3d6a8ec04750fc36833">LLWU_Type::PE1</a></div><div class="ttdeci">__IO uint8_t PE1</div><div class="ttdoc">0000: Pin Enable 1 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4483</div></div>
<div class="ttc" id="struct_f_m_c___type_html_a1a937c626a9a3533c9c8ffd206f5f97e"><div class="ttname"><a href="struct_f_m_c___type.html#a1a937c626a9a3533c9c8ffd206f5f97e">FMC_Type::S0L</a></div><div class="ttdeci">__IO uint32_t S0L</div><div class="ttdoc">0204: Cache Data Storage (lower word) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2557</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_ab4eae4ee06e554db6797dbbcf67f9655"><div class="ttname"><a href="struct_p_o_r_t___type.html#ab4eae4ee06e554db6797dbbcf67f9655">PORT_Type::GPCLR</a></div><div class="ttdeci">__O uint32_t GPCLR</div><div class="ttdoc">0080: Global Pin Control Low Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5558</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a3a29333a79f4c40722e5fcd2715a7145"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a3a29333a79f4c40722e5fcd2715a7145">UART1_Type::BDL</a></div><div class="ttdeci">__IO uint8_t BDL</div><div class="ttdoc">0001: Baud Rate Register: Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7757</div></div>
<div class="ttc" id="struct_f_p_b___type_html"><div class="ttname"><a href="struct_f_p_b___type.html">FPB_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:2725</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a507a72c1160149e4d1322ec7485ed482"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a507a72c1160149e4d1322ec7485ed482">UART1_Type::MA2</a></div><div class="ttdeci">__IO uint8_t MA2</div><div class="ttdoc">0009: Match Address Registers 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7765</div></div>
<div class="ttc" id="struct_i2_c___type_html_a4b1063d3e6b714b02cbcbf2e51a51f20"><div class="ttname"><a href="struct_i2_c___type.html#a4b1063d3e6b714b02cbcbf2e51a51f20">I2C_Type::F</a></div><div class="ttdeci">__IO uint8_t F</div><div class="ttdoc">0001: Frequency Divider register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3923</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a0b4f30dfd045fc5dbd02ad05b07abc6d"><div class="ttname"><a href="struct_c_r_c___type.html#a0b4f30dfd045fc5dbd02ad05b07abc6d">CRC_Type::CRCLU</a></div><div class="ttdeci">__IO uint8_t CRCLU</div><div class="ttdoc">0001: CRCLU register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:778</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga413b257915ccf92e44262ba9a7a86b75"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga413b257915ccf92e44262ba9a7a86b75">FTM0_IRQHandler</a></div><div class="ttdeci">void FTM0_IRQHandler(void)</div><div class="ttdoc">FlexTimer Module. </div></div>
<div class="ttc" id="struct_e_t_m___type_html_a99cb0be79edc9824318735de56581ffc"><div class="ttname"><a href="struct_e_t_m___type.html#a99cb0be79edc9824318735de56581ffc">ETM_Type::_ITATBCTR2</a></div><div class="ttdeci">__I uint32_t _ITATBCTR2</div><div class="ttdoc">0EF0: ETM Integration Test ATB Control 2 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2067</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a7c22baf33a9eb3c7f6b1862013ed1c62"><div class="ttname"><a href="struct_t_p_i_u___type.html#a7c22baf33a9eb3c7f6b1862013ed1c62">TPIU_Type::ITCTRL</a></div><div class="ttdeci">__IO uint32_t ITCTRL</div><div class="ttdoc">0F00: Integration Mode Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7086</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ae9784fb6be739584197fa99d875dcfe8"><div class="ttname"><a href="struct_d_m_a___type.html#ae9784fb6be739584197fa99d875dcfe8">DMA_Type::DADDR</a></div><div class="ttdeci">__IO uint32_t DADDR</div><div class="ttdoc">1010: Destination Address </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1132</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a68e108671e335d34530e65157ba924c5"><div class="ttname"><a href="struct_e_t_m___type.html#a68e108671e335d34530e65157ba924c5">ETM_Type::TRIGGER</a></div><div class="ttdeci">__IO uint32_t TRIGGER</div><div class="ttdoc">0008: Trigger Event Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2038</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a143dad90782cbf0be7a1b4807f97bb50"><div class="ttname"><a href="struct_f_t_m1___type.html#a143dad90782cbf0be7a1b4807f97bb50">FTM1_Type::COMBINE</a></div><div class="ttdeci">__IO uint32_t COMBINE</div><div class="ttdoc">0064: Function for Linked Channels </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3676</div></div>
<div class="ttc" id="struct_c_m_t___type_html_aabbd5d0c8076482098448e7edbde4cf3"><div class="ttname"><a href="struct_c_m_t___type.html#aabbd5d0c8076482098448e7edbde4cf3">CMT_Type::CMD2</a></div><div class="ttdeci">__IO uint8_t CMD2</div><div class="ttdoc">0007: Modulator Data Register Mark Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:649</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad85ea858fda8e15398b5aa74c019cb7a"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a></div><div class="ttdoc">69 Universal Serial Bus </div><div class="ttdef"><b>Definition:</b> MK22D5.h:94</div></div>
<div class="ttc" id="struct_u_s_b___type_html_aebfcc05a57aa51e7cdeb38d058ccd5f1"><div class="ttname"><a href="struct_u_s_b___type.html#aebfcc05a57aa51e7cdeb38d058ccd5f1">USB_Type::REV</a></div><div class="ttdeci">__I uint8_t REV</div><div class="ttdoc">0008: Peripheral Revision Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7891</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gae87c74e247050d9577456786a51e9c6f"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gae87c74e247050d9577456786a51e9c6f">UART2_ERR_IRQHandler</a></div><div class="ttdeci">void UART2_ERR_IRQHandler(void)</div><div class="ttdoc">Serial Communication Interface. </div></div>
<div class="ttc" id="struct_s_p_i___type_html_a333d186477ff4f51d447d342354aaead"><div class="ttname"><a href="struct_s_p_i___type.html#a333d186477ff4f51d447d342354aaead">SPI_Type::PUSHR_SLAVE</a></div><div class="ttdeci">__IO uint32_t PUSHR_SLAVE</div><div class="ttdoc">0034: PUSH TX FIFO Register In Slave Mode </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6714</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a5dde356f5ee4d309ea1d4380a9501eb9"><div class="ttname"><a href="struct_f_t_m___type.html#a5dde356f5ee4d309ea1d4380a9501eb9">FTM_Type::CNTIN</a></div><div class="ttdeci">__IO uint32_t CNTIN</div><div class="ttdoc">004C: Counter Initial Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3023</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga47e5c0c756d2cbe7bc497bfc82905521"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga47e5c0c756d2cbe7bc497bfc82905521">SPI0_IRQHandler</a></div><div class="ttdeci">void SPI0_IRQHandler(void)</div><div class="ttdoc">Serial Peripheral Interface. </div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_af38d2317584c77c0b55dbcd5af6ead65"><div class="ttname"><a href="struct_f_t_f_l___type.html#af38d2317584c77c0b55dbcd5af6ead65">FTFL_Type::FCNFG</a></div><div class="ttdeci">__IO uint8_t FCNFG</div><div class="ttdoc">0001: Flash Configuration Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2875</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga5a4f76a7b9fbbc0d3831709a441f660a"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga5a4f76a7b9fbbc0d3831709a441f660a">DMA8_IRQHandler</a></div><div class="ttdeci">void DMA8_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdoc">11 System Service Call via SVC instruction </div><div class="ttdef"><b>Definition:</b> MK22D5.h:38</div></div>
<div class="ttc" id="core__cm4_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm4.h:240</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdoc">5 Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault </div><div class="ttdef"><b>Definition:</b> MK22D5.h:36</div></div>
<div class="ttc" id="struct_f_p_b___type_html_aaad047ec5ede78fa7863ce8ac1c36723"><div class="ttname"><a href="struct_f_p_b___type.html#aaad047ec5ede78fa7863ce8ac1c36723">FPB_Type::CID3</a></div><div class="ttdeci">__I uint32_t CID3</div><div class="ttdoc">0FFC: Component Identification Register 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2741</div></div>
<div class="ttc" id="core__cm4_8h_html"><div class="ttname"><a href="core__cm4_8h.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_ac49800cd3a99b8e03102edc1193d79d0"><div class="ttname"><a href="struct_t_p_i_u___type.html#ac49800cd3a99b8e03102edc1193d79d0">TPIU_Type::CID2</a></div><div class="ttdeci">__I uint32_t CID2</div><div class="ttdoc">0FF8: Component Identification Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7103</div></div>
<div class="ttc" id="struct_s_m_c___type_html_ac5c2b5e99d8d45dbf2e21d8ebd2b4c9a"><div class="ttname"><a href="struct_s_m_c___type.html#ac5c2b5e99d8d45dbf2e21d8ebd2b4c9a">SMC_Type::VLLSCTRL</a></div><div class="ttdeci">__IO uint8_t VLLSCTRL</div><div class="ttdoc">0002: VLLS Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6601</div></div>
<div class="ttc" id="struct_p_i_t___type_html_a1efb9476e302dfe00faf684173c5b6ea"><div class="ttname"><a href="struct_p_i_t___type.html#a1efb9476e302dfe00faf684173c5b6ea">PIT_Type::TCTRL</a></div><div class="ttdeci">__IO uint32_t TCTRL</div><div class="ttdoc">0108: Timer Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5390</div></div>
<div class="ttc" id="struct_c_m_t___type_html_abeb8346ceedb3fb02c02cb4c43a0c31d"><div class="ttname"><a href="struct_c_m_t___type.html#abeb8346ceedb3fb02c02cb4c43a0c31d">CMT_Type::CGL1</a></div><div class="ttdeci">__IO uint8_t CGL1</div><div class="ttdoc">0001: Carrier Generator Low Data Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:643</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a3f94863d1793cd3c49bf604407d57a1f"><div class="ttname"><a href="struct_w_d_o_g___type.html#a3f94863d1793cd3c49bf604407d57a1f">WDOG_Type::TOVALL</a></div><div class="ttdeci">__IO uint16_t TOVALL</div><div class="ttdoc">0006: Time-out Value Register Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8493</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a91850c7c468d60c56afafc808795e33f"><div class="ttname"><a href="struct_d_m_a___type.html#a91850c7c468d60c56afafc808795e33f">DMA_Type::RESERVED4</a></div><div class="ttdeci">__I uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> MK22D5.h:1102</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_af04bd348572d7f1d2a8c421b14288b23"><div class="ttname"><a href="struct_u_a_r_t1___type.html#af04bd348572d7f1d2a8c421b14288b23">UART1_Type::BDH</a></div><div class="ttdeci">__IO uint8_t BDH</div><div class="ttdoc">0000: Baud Rate Register: High </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7756</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a9e514b93043e03a94973555428852509"><div class="ttname"><a href="struct_e_t_m___type.html#a9e514b93043e03a94973555428852509">ETM_Type::ITCTRL</a></div><div class="ttdeci">__IO uint32_t ITCTRL</div><div class="ttdoc">0F00: Integration Mode Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2071</div></div>
<div class="ttc" id="core__cm4_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm4.h:239</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a186b707313415a5ec8de12b64ee84e5e"><div class="ttname"><a href="struct_t_p_i_u___type.html#a186b707313415a5ec8de12b64ee84e5e">TPIU_Type::PID5</a></div><div class="ttdeci">__I uint32_t PID5</div><div class="ttdoc">0FD4: Peripheral Identification Register 5 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7094</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a6d02ec6f721c03aadaab1c0555cd9fdd"><div class="ttname"><a href="struct_c_m_p___type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">CMP_Type::MUXCR</a></div><div class="ttdeci">__IO uint8_t MUXCR</div><div class="ttdoc">0005: MUX Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:503</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_afc96dd6f90eee52504186f08837b64fe"><div class="ttname"><a href="struct_f_t_m1___type.html#afc96dd6f90eee52504186f08837b64fe">FTM1_Type::QDCTRL</a></div><div class="ttdeci">__IO uint32_t QDCTRL</div><div class="ttdoc">0080: Quadrature Decoder Control and Status </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3683</div></div>
<div class="ttc" id="struct_e_t_m___type_html_af4b08f625545fd33abd2d7668f45c939"><div class="ttname"><a href="struct_e_t_m___type.html#af4b08f625545fd33abd2d7668f45c939">ETM_Type::AUTHSTATUS</a></div><div class="ttdeci">__I uint32_t AUTHSTATUS</div><div class="ttdoc">0FB8: Authentication Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2078</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a2c52931453e9fab0bd1fa24a5e771a8c"><div class="ttname"><a href="struct_a_d_c___type.html#a2c52931453e9fab0bd1fa24a5e771a8c">ADC_Type::CLM2</a></div><div class="ttdeci">__IO uint32_t CLM2</div><div class="ttdoc">0064: Minus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:294</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a7e55725c1aeddef811d669f56c978529"><div class="ttname"><a href="struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529">SIM_Type::UIDL</a></div><div class="ttdeci">__I uint32_t UIDL</div><div class="ttdoc">1060: Unique Identification Register Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6268</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdoc">40 Inter-Integrated Circuit </div><div class="ttdef"><b>Definition:</b> MK22D5.h:66</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a2d214e3cdbe0ac2d09bcf20ab132439e"><div class="ttname"><a href="struct_u_a_r_t___type.html#a2d214e3cdbe0ac2d09bcf20ab132439e">UART_Type::RWFIFO</a></div><div class="ttdeci">__IO uint8_t RWFIFO</div><div class="ttdoc">0015: FIFO Receive Watermark </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7352</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a58b9187d7f4a00613210eae025612065"><div class="ttname"><a href="struct_u_s_b___type.html#a58b9187d7f4a00613210eae025612065">USB_Type::TOKEN</a></div><div class="ttdeci">__IO uint8_t TOKEN</div><div class="ttdoc">00A8: Token Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7923</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga850cefb17a977292ae5eb4cafa9976c3"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga850cefb17a977292ae5eb4cafa9976c3">BusFault_Handler</a></div><div class="ttdeci">void BusFault_Handler(void)</div><div class="ttdoc">Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault. </div></div>
<div class="ttc" id="struct_a_d_c___type_html_a2487601e623b6a7c31149b068d9aefca"><div class="ttname"><a href="struct_a_d_c___type.html#a2487601e623b6a7c31149b068d9aefca">ADC_Type::MG</a></div><div class="ttdeci">__IO uint32_t MG</div><div class="ttdoc">0030: Minus-Side Gain Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:281</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_aa853ca1948ee088352d056a72939fbf0"><div class="ttname"><a href="struct_u_a_r_t1___type.html#aa853ca1948ee088352d056a72939fbf0">UART1_Type::S1</a></div><div class="ttdeci">__I uint8_t S1</div><div class="ttdoc">0004: Status Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7760</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a0a07f1a16c3d7714947e8ad3fb070592"><div class="ttname"><a href="struct_f_t_m___type.html#a0a07f1a16c3d7714947e8ad3fb070592">FTM_Type::QDCTRL</a></div><div class="ttdeci">__IO uint32_t QDCTRL</div><div class="ttdoc">0080: Quadrature Decoder Control and Status </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3036</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a263c91a6cecf1f977ae3d6c57f8cc1d8"><div class="ttname"><a href="struct_e_t_f___type.html#a263c91a6cecf1f977ae3d6c57f8cc1d8">ETF_Type::PIDR1</a></div><div class="ttdeci">__I uint32_t PIDR1</div><div class="ttdoc">0FE4: Peripheral Identification Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1796</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a64de567a251b7baf720d3a68c8f1e533"><div class="ttname"><a href="struct_e_t_m___type.html#a64de567a251b7baf720d3a68c8f1e533">ETM_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdoc">0000: Main Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2036</div></div>
<div class="ttc" id="struct_e_t_m___type_html"><div class="ttname"><a href="struct_e_t_m___type.html">ETM_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:2035</div></div>
<div class="ttc" id="struct_f_m_c___type_html_a7d5486fdbe2ae89f2bb6e71f874e4ded"><div class="ttname"><a href="struct_f_m_c___type.html#a7d5486fdbe2ae89f2bb6e71f874e4ded">FMC_Type::S1</a></div><div class="ttdeci">__IO uint32_t S1</div><div class="ttdoc">0104: Cache Tag Storage </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2552</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga6303e1f258cbdc1f970ce579cc015623"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga6303e1f258cbdc1f970ce579cc015623">PendSV_Handler</a></div><div class="ttdeci">void PendSV_Handler(void)</div><div class="ttdoc">Pendable request for system service. </div></div>
<div class="ttc" id="struct_f_t_m___type_html_ac4684173f8183e0cf75d1ae384a9de62"><div class="ttname"><a href="struct_f_t_m___type.html#ac4684173f8183e0cf75d1ae384a9de62">FTM_Type::COMBINE</a></div><div class="ttdeci">__IO uint32_t COMBINE</div><div class="ttdoc">0064: Function for Linked Channels </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3029</div></div>
<div class="ttc" id="struct_e_t_m___type_html_af50cd3b65252cc7c42bd613ccc11b986"><div class="ttname"><a href="struct_e_t_m___type.html#af50cd3b65252cc7c42bd613ccc11b986">ETM_Type::TSEVR</a></div><div class="ttdeci">__IO uint32_t TSEVR</div><div class="ttdoc">01F8: Timestamp Event Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2055</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a2029076771765e8d620f679592917e82"><div class="ttname"><a href="struct_e_t_f___type.html#a2029076771765e8d620f679592917e82">ETF_Type::DEVID</a></div><div class="ttdeci">__I uint32_t DEVID</div><div class="ttdoc">0FC8: Device ID Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1789</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a5e05137db7f1ac24218ec9f6492eedb6"><div class="ttname"><a href="struct_e_t_m___type.html#a5e05137db7f1ac24218ec9f6492eedb6">ETM_Type::CCER</a></div><div class="ttdeci">__I uint32_t CCER</div><div class="ttdoc">01E8: Configuration Code Extension Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2051</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a970303bbe82348655affe06e79e8f6e3"><div class="ttname"><a href="struct_u_a_r_t___type.html#a970303bbe82348655affe06e79e8f6e3">UART_Type::IE7816</a></div><div class="ttdeci">__IO uint8_t IE7816</div><div class="ttdoc">0019: 7816 Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7356</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga4d4f900dce6d11b99b834842979a2748"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga4d4f900dce6d11b99b834842979a2748">DMA3_IRQHandler</a></div><div class="ttdeci">void DMA3_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="struct_d_m_a___type_html_a9babcf104a9abd52166f6a40054d3b08"><div class="ttname"><a href="struct_d_m_a___type.html#a9babcf104a9abd52166f6a40054d3b08">DMA_Type::NBYTES_MLNO</a></div><div class="ttdeci">__IO uint32_t NBYTES_MLNO</div><div class="ttdoc">< 1000: (size=0004) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1127</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a5fd39916c06d54202f0dc1a50b5e1041"><div class="ttname"><a href="struct_p_o_r_t___type.html#a5fd39916c06d54202f0dc1a50b5e1041">PORT_Type::DFER</a></div><div class="ttdeci">__IO uint32_t DFER</div><div class="ttdoc">00C0: Digital Filter Enable Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5563</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_ac1b1892634811f3572bfee2f26bf3a63"><div class="ttname"><a href="struct_f_t_f_l___type.html#ac1b1892634811f3572bfee2f26bf3a63">FTFL_Type::FDPROT</a></div><div class="ttdeci">__IO uint8_t FDPROT</div><div class="ttdoc">0017: Data Flash Protection Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2896</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a6404b6e0e766bcacf99578d2336c2956"><div class="ttname"><a href="struct_d_m_a___type.html#a6404b6e0e766bcacf99578d2336c2956">DMA_Type::RESERVED2</a></div><div class="ttdeci">__I uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> MK22D5.h:1098</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_ad741eaa144ec0f3887543d1b33874a27"><div class="ttname"><a href="struct_u_a_r_t1___type.html#ad741eaa144ec0f3887543d1b33874a27">UART1_Type::C5</a></div><div class="ttdeci">__IO uint8_t C5</div><div class="ttdoc">000B: Control Register 5 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7767</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a4effda3089fc51d413e241104629aa3d"><div class="ttname"><a href="struct_e_t_m___type.html#a4effda3089fc51d413e241104629aa3d">ETM_Type::CIDR1</a></div><div class="ttdeci">__I uint32_t CIDR1</div><div class="ttdoc">0FF4: Component Identification Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2090</div></div>
<div class="ttc" id="struct_f_p_b___type_html_acc3393e4c5db6d49c70d98454d72ab15"><div class="ttname"><a href="struct_f_p_b___type.html#acc3393e4c5db6d49c70d98454d72ab15">FPB_Type::PID1</a></div><div class="ttdeci">__I uint32_t PID1</div><div class="ttdoc">0FE4: Peripheral Identification Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2735</div></div>
<div class="ttc" id="struct_i2_c___type_html"><div class="ttname"><a href="struct_i2_c___type.html">I2C_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:3921</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a19ca0a95160df83c2ce3909cf98907f7"><div class="ttname"><a href="struct_c_r_c___type.html#a19ca0a95160df83c2ce3909cf98907f7">CRC_Type::GPOLYH</a></div><div class="ttdeci">__IO uint16_t GPOLYH</div><div class="ttdoc">< 0000: (size=0002) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:801</div></div>
<div class="ttc" id="struct_i2_s___type_html"><div class="ttname"><a href="struct_i2_s___type.html">I2S_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:4128</div></div>
<div class="ttc" id="struct_n_v___type_html_afb5e12b7f518197a87e81432749ba73d"><div class="ttname"><a href="struct_n_v___type.html#afb5e12b7f518197a87e81432749ba73d">NV_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdoc">000C: Non-volatile Flash Security Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5074</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gaec6f7192459ac5fdd7bd925b1094dd93"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gaec6f7192459ac5fdd7bd925b1094dd93">I2S0_Tx_IRQHandler</a></div><div class="ttdeci">void I2S0_Tx_IRQHandler(void)</div><div class="ttdoc">Synchronous Serial Interface. </div></div>
<div class="ttc" id="struct_u_s_b___type_html_a8705f1ca0cd919f17cdd610a401de206"><div class="ttname"><a href="struct_u_s_b___type.html#a8705f1ca0cd919f17cdd610a401de206">USB_Type::ADDR</a></div><div class="ttdeci">__IO uint8_t ADDR</div><div class="ttdoc">0098: Address Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7915</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a2c3bc7398673a5943ed0b834dae36881"><div class="ttname"><a href="struct_m_c_m___type.html#a2c3bc7398673a5943ed0b834dae36881">MCM_Type::PLACR</a></div><div class="ttdeci">__IO uint32_t PLACR</div><div class="ttdoc">000C: Crossbar Switch (AXBS) Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5004</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga84469332157ccb92bb7a5ae071216b9f"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga84469332157ccb92bb7a5ae071216b9f">UART3_RX_TX_IRQHandler</a></div><div class="ttdeci">void UART3_RX_TX_IRQHandler(void)</div><div class="ttdoc">Serial Communication Interface. </div></div>
<div class="ttc" id="struct_f_t_m___type_html_adba577540e3be5b0e96ba5bc7538eac2"><div class="ttname"><a href="struct_f_t_m___type.html#adba577540e3be5b0e96ba5bc7538eac2">FTM_Type::FMS</a></div><div class="ttdeci">__IO uint32_t FMS</div><div class="ttdoc">0074: Fault Mode Status </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3033</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a0a96bc8af8fc7ec9e5ead573be30e91d"><div class="ttname"><a href="struct_e_t_m___type.html#a0a96bc8af8fc7ec9e5ead573be30e91d">ETM_Type::_ITATBCTR0</a></div><div class="ttdeci">__O uint32_t _ITATBCTR0</div><div class="ttdoc">0EF8: ETM Integration Test ATB Control 0 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2069</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a288d7a13955e4a2637a2021d9ba2e0a8"><div class="ttname"><a href="struct_u_a_r_t___type.html#a288d7a13955e4a2637a2021d9ba2e0a8">UART_Type::SFIFO</a></div><div class="ttdeci">__IO uint8_t SFIFO</div><div class="ttdoc">0012: FIFO Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7349</div></div>
<div class="ttc" id="struct_e_w_m___type_html_a9b687b81f145fcac20991b7302df9f55"><div class="ttname"><a href="struct_e_w_m___type.html#a9b687b81f145fcac20991b7302df9f55">EWM_Type::CMPL</a></div><div class="ttdeci">__IO uint8_t CMPL</div><div class="ttdoc">0002: Compare Low Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2474</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_aeb9f60e4601957211347e8ac3e933b9f"><div class="ttname"><a href="struct_u_a_r_t1___type.html#aeb9f60e4601957211347e8ac3e933b9f">UART1_Type::MODEM</a></div><div class="ttdeci">__IO uint8_t MODEM</div><div class="ttdoc">000D: Modem Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7769</div></div>
<div class="ttc" id="struct_d_m_a___type_html_abd7754aad314076952f14a01904df95a"><div class="ttname"><a href="struct_d_m_a___type.html#abd7754aad314076952f14a01904df95a">DMA_Type::DCHPRI1</a></div><div class="ttdeci">__IO uint8_t DCHPRI1</div><div class="ttdoc">0102: Channel 1 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1107</div></div>
<div class="ttc" id="struct_u_s_b___type_html_aaea8dad14f2d470b66a880384aef09d8"><div class="ttname"><a href="struct_u_s_b___type.html#aaea8dad14f2d470b66a880384aef09d8">USB_Type::ISTAT</a></div><div class="ttdeci">__IO uint8_t ISTAT</div><div class="ttdoc">0080: Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7903</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a4d90f3f1ed8961697f94b8c89c40a078"><div class="ttname"><a href="struct_e_t_m___type.html#a4d90f3f1ed8961697f94b8c89c40a078">ETM_Type::RESERVED6</a></div><div class="ttdeci">__I uint32_t RESERVED6</div><div class="ttdef"><b>Definition:</b> MK22D5.h:2056</div></div>
<div class="ttc" id="struct_p_i_t___type_html_af54765dd193a93cd7bddf1eb6b0c30fa"><div class="ttname"><a href="struct_p_i_t___type.html#af54765dd193a93cd7bddf1eb6b0c30fa">PIT_Type::TFLG</a></div><div class="ttdeci">__IO uint32_t TFLG</div><div class="ttdoc">010C: Timer Flag Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5391</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_ad21f1f265d08c252fb57e35399af5e4d"><div class="ttname"><a href="struct_w_d_o_g___type.html#ad21f1f265d08c252fb57e35399af5e4d">WDOG_Type::TOVALH</a></div><div class="ttdeci">__IO uint16_t TOVALH</div><div class="ttdoc">< 0000: (size=0004) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8492</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a2e5e3896393e567c46fbcfe1ea92bade"><div class="ttname"><a href="struct_u_s_b___type.html#a2e5e3896393e567c46fbcfe1ea92bade">USB_Type::PERID</a></div><div class="ttdeci">__I uint8_t PERID</div><div class="ttdoc">0000: Peripheral ID Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7887</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gac5bb57c8db42ed87460a179fc2908fc9"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gac5bb57c8db42ed87460a179fc2908fc9">DMA14_IRQHandler</a></div><div class="ttdeci">void DMA14_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga3b0cda0ad21adf911405ac6348f0cd86"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga3b0cda0ad21adf911405ac6348f0cd86">FTF_Command_IRQHandler</a></div><div class="ttdeci">void FTF_Command_IRQHandler(void)</div><div class="ttdoc">Flash Memory Interface. </div></div>
<div class="ttc" id="struct_e_t_m___type_html_ad77d428e2b6d0688cbef9ee15b02224a"><div class="ttname"><a href="struct_e_t_m___type.html#ad77d428e2b6d0688cbef9ee15b02224a">ETM_Type::CLAIMCLR</a></div><div class="ttdeci">__IO uint32_t CLAIMCLR</div><div class="ttdoc">0FA4: Claim Tag Clear Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2074</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a841ecc71a1fd5104c10130d903d7568b"><div class="ttname"><a href="struct_e_t_f___type.html#a841ecc71a1fd5104c10130d903d7568b">ETF_Type::ITATBCTR1</a></div><div class="ttdeci">__IO uint32_t ITATBCTR1</div><div class="ttdoc">0EF4: Integration Register, ITATBCTR1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1777</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a23270f53f190afb3fe05203af6bc0059"><div class="ttname"><a href="struct_u_a_r_t___type.html#a23270f53f190afb3fe05203af6bc0059">UART_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdoc">0006: Control Register 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7337</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a0677501e15310384c64be40a4d0333d4"><div class="ttname"><a href="struct_e_t_m___type.html#a0677501e15310384c64be40a4d0333d4">ETM_Type::_ITMISCIN</a></div><div class="ttdeci">__I uint32_t _ITMISCIN</div><div class="ttdoc">0EE0: Integration Test Miscelaneous Inputs Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2063</div></div>
<div class="ttc" id="struct_u_s_b___type_html_ae38659ba2c226f6bbe8618f9a2437ba3"><div class="ttname"><a href="struct_u_s_b___type.html#ae38659ba2c226f6bbe8618f9a2437ba3">USB_Type::BDTPAGE1</a></div><div class="ttdeci">__IO uint8_t BDTPAGE1</div><div class="ttdoc">009C: BDT Page Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7917</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gae01b365de69142666b470757d24fae84"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gae01b365de69142666b470757d24fae84">PORTA_IRQHandler</a></div><div class="ttdeci">void PORTA_IRQHandler(void)</div><div class="ttdoc">General Purpose Input/Output. </div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a7c3c6e62246f061380ad156a72e6d1f6"><div class="ttname"><a href="struct_t_p_i_u___type.html#a7c3c6e62246f061380ad156a72e6d1f6">TPIU_Type::PID0</a></div><div class="ttdeci">__I uint32_t PID0</div><div class="ttdoc">0FE0: Peripheral Identification Register 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7097</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a0c45cd85b1baf3e6a0a3a802e26cbe38"><div class="ttname"><a href="struct_m_c_g___type.html#a0c45cd85b1baf3e6a0a3a802e26cbe38">MCG_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdoc">0002: Control 3 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4803</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_ad595fa3ded12032f8e9eb4a105e2d33b"><div class="ttname"><a href="struct_u_a_r_t1___type.html#ad595fa3ded12032f8e9eb4a105e2d33b">UART1_Type::RESERVED0</a></div><div class="ttdeci">__I uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK22D5.h:7771</div></div>
<div class="ttc" id="struct_f_m_c___type_html_addc2732843e4b2b25a50de98f9db47ab"><div class="ttname"><a href="struct_f_m_c___type.html#addc2732843e4b2b25a50de98f9db47ab">FMC_Type::PFB0CR</a></div><div class="ttdeci">__IO uint32_t PFB0CR</div><div class="ttdoc">0004: Flash Bank 0 Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2547</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a2e0cf4aaae8993a69589806facbdb943"><div class="ttname"><a href="struct_l_l_w_u___type.html#a2e0cf4aaae8993a69589806facbdb943">LLWU_Type::F2</a></div><div class="ttdeci">__IO uint8_t F2</div><div class="ttdoc">0006: Flag 2 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4489</div></div>
<div class="ttc" id="struct_i2_s___type_html_a2ddc0ba302f2eeb23c02a94fabab1af1"><div class="ttname"><a href="struct_i2_s___type.html#a2ddc0ba302f2eeb23c02a94fabab1af1">I2S_Type::TMR</a></div><div class="ttdeci">__IO uint32_t TMR</div><div class="ttdoc">0060: SAI Transmit Mask Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4140</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a139bbc6054a970f8ed4bfddaf5a97dd2"><div class="ttname"><a href="struct_s_i_m___type.html#a139bbc6054a970f8ed4bfddaf5a97dd2">SIM_Type::SCGC5</a></div><div class="ttdeci">__IO uint32_t SCGC5</div><div class="ttdoc">1038: System Clock Gating Control Register 5 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6258</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a71da199104a0c6df7a9b6ef58c5e4edb"><div class="ttname"><a href="struct_s_i_m___type.html#a71da199104a0c6df7a9b6ef58c5e4edb">SIM_Type::SOPT1</a></div><div class="ttdeci">__IO uint32_t SOPT1</div><div class="ttdoc">0000: System Options Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6245</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga84e9e8552e53cb7e6ba12bc0b4926ec4"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga84e9e8552e53cb7e6ba12bc0b4926ec4">PDB0_IRQHandler</a></div><div class="ttdeci">void PDB0_IRQHandler(void)</div><div class="ttdoc">Programmable Delay Block. </div></div>
<div class="ttc" id="struct_c_m_t___type_html_a1baaa54d95afb3bf83179634f691a3f0"><div class="ttname"><a href="struct_c_m_t___type.html#a1baaa54d95afb3bf83179634f691a3f0">CMT_Type::CMD3</a></div><div class="ttdeci">__IO uint8_t CMD3</div><div class="ttdoc">0008: Modulator Data Register Space High </div><div class="ttdef"><b>Definition:</b> MK22D5.h:650</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_aab0f659ba4ee8d05730e11ffc12a9fcf"><div class="ttname"><a href="struct_f_t_f_l___type.html#aab0f659ba4ee8d05730e11ffc12a9fcf">FTFL_Type::FPROT0</a></div><div class="ttdeci">__IO uint8_t FPROT0</div><div class="ttdoc">0013: Program Flash Protection </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2893</div></div>
<div class="ttc" id="struct_p_d_b___type_html_ac0196244d0c47eaf8fb40c53a3babd8e"><div class="ttname"><a href="struct_p_d_b___type.html#ac0196244d0c47eaf8fb40c53a3babd8e">PDB_Type::CNT</a></div><div class="ttdeci">__I uint32_t CNT</div><div class="ttdoc">0008: Counter Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5232</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gae0c183b567ef830cf7a1e2a5d7c11868"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gae0c183b567ef830cf7a1e2a5d7c11868">LPTMR0_IRQHandler</a></div><div class="ttdeci">void LPTMR0_IRQHandler(void)</div><div class="ttdoc">Low Power Timer. </div></div>
<div class="ttc" id="struct_d_m_a___type_html_a664cf4b368fc388926bd0e6d6822248f"><div class="ttname"><a href="struct_d_m_a___type.html#a664cf4b368fc388926bd0e6d6822248f">DMA_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdoc">0000: Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1084</div></div>
<div class="ttc" id="struct_a_d_c___type_html_aaf8e34a694e7cefc2f3f750ec6947658"><div class="ttname"><a href="struct_a_d_c___type.html#aaf8e34a694e7cefc2f3f750ec6947658">ADC_Type::CLMS</a></div><div class="ttdeci">__IO uint32_t CLMS</div><div class="ttdoc">0058: Minus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:291</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a3e7dd04bfade7dc646336a69827f8d8f"><div class="ttname"><a href="struct_l_l_w_u___type.html#a3e7dd04bfade7dc646336a69827f8d8f">LLWU_Type::PE4</a></div><div class="ttdeci">__IO uint8_t PE4</div><div class="ttdoc">0003: Pin Enable 4 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4486</div></div>
<div class="ttc" id="struct_c_m_t___type_html_ad5c3e74ab287959da1599060c679921d"><div class="ttname"><a href="struct_c_m_t___type.html#ad5c3e74ab287959da1599060c679921d">CMT_Type::MSC</a></div><div class="ttdeci">__IO uint8_t MSC</div><div class="ttdoc">0005: Modulator Status and Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:647</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a6f8befad90dca1e9b48170861847a85d"><div class="ttname"><a href="struct_e_t_f___type.html#a6f8befad90dca1e9b48170861847a85d">ETF_Type::CIDR2</a></div><div class="ttdeci">__I uint32_t CIDR2</div><div class="ttdoc">0FF8: Component Identification Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1801</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a></div><div class="ttdoc">77 General Purpose Input/Output </div><div class="ttdef"><b>Definition:</b> MK22D5.h:101</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a5ba1232e4d84912b6f6110d2b3194cb8"><div class="ttname"><a href="struct_c_m_p___type.html#a5ba1232e4d84912b6f6110d2b3194cb8">CMP_Type::SCR</a></div><div class="ttdeci">__IO uint8_t SCR</div><div class="ttdoc">0003: CMP Status and Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:501</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a89b3402ff0fe0ffd30f53659a40ba279"><div class="ttname"><a href="struct_f_t_m1___type.html#a89b3402ff0fe0ffd30f53659a40ba279">FTM1_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdoc">0000: Status and Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3662</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gabc5de4ad49b6c8340493e94e0d1f0d69"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gabc5de4ad49b6c8340493e94e0d1f0d69">USB0_IRQHandler</a></div><div class="ttdeci">void USB0_IRQHandler(void)</div><div class="ttdoc">Universal Serial Bus. </div></div>
<div class="ttc" id="struct_i2_s___type_html_a77ddbd77c8641790f011e95f040dc221"><div class="ttname"><a href="struct_i2_s___type.html#a77ddbd77c8641790f011e95f040dc221">I2S_Type::RCR1</a></div><div class="ttdeci">__IO uint32_t RCR1</div><div class="ttdoc">0084: SAI Receive Configuration 1 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4143</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a3b8cdaa5f3bc728ac9ade1e50a536b18"><div class="ttname"><a href="struct_a_d_c___type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">ADC_Type::CLP4</a></div><div class="ttdeci">__IO uint32_t CLP4</div><div class="ttdoc">003C: Plus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:284</div></div>
<div class="ttc" id="struct_f_t_m___type_html_ae705852108790f7c8c005b3b9d944b41"><div class="ttname"><a href="struct_f_t_m___type.html#ae705852108790f7c8c005b3b9d944b41">FTM_Type::EXTTRIG</a></div><div class="ttdeci">__IO uint32_t EXTTRIG</div><div class="ttdoc">006C: FTM External Trigger </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3031</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdoc">15 System Tick Timer </div><div class="ttdef"><b>Definition:</b> MK22D5.h:41</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_ad7a5325cf15acc0b754564ee9f41cbf7"><div class="ttname"><a href="struct_f_t_m1___type.html#ad7a5325cf15acc0b754564ee9f41cbf7">FTM1_Type::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdoc">0070: Channels Polarity </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3679</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad82dcce81be3206a867229441d0cee6c"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a></div><div class="ttdoc">49 Serial Communication Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:74</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a29f6538d60be550166683242c93649a7"><div class="ttname"><a href="struct_u_s_b___type.html#a29f6538d60be550166683242c93649a7">USB_Type::ERREN</a></div><div class="ttdeci">__IO uint8_t ERREN</div><div class="ttdoc">008C: Error Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7909</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a3580edc8f45436923bf3c815fcb7d45b"><div class="ttname"><a href="struct_d_m_a___type.html#a3580edc8f45436923bf3c815fcb7d45b">DMA_Type::ATTR</a></div><div class="ttdeci">__IO uint16_t ATTR</div><div class="ttdoc">1006: Transfer Attributes </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1125</div></div>
<div class="ttc" id="struct_s_y_s_t___type_html_a1ba1330c57bd6d98b318ee7a72992f5d"><div class="ttname"><a href="struct_s_y_s_t___type.html#a1ba1330c57bd6d98b318ee7a72992f5d">SYST_Type::CALIB</a></div><div class="ttdeci">__I uint32_t CALIB</div><div class="ttdoc">000C: Calibration Value Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6992</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a4e5fd529902d6f6fc845c79cc63cfd9b"><div class="ttname"><a href="struct_d_m_a___type.html#a4e5fd529902d6f6fc845c79cc63cfd9b">DMA_Type::DCHPRI12</a></div><div class="ttdeci">__IO uint8_t DCHPRI12</div><div class="ttdoc">010F: Channel 12 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1120</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a5fc0251bba4980051f8991db62e18c2a"><div class="ttname"><a href="struct_u_a_r_t___type.html#a5fc0251bba4980051f8991db62e18c2a">UART_Type::WF7816</a></div><div class="ttdeci">__IO uint8_t WF7816</div><div class="ttdoc">001D: 7816 Wait FD Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7363</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_adb92b388adf5799a5a59817ae6cbf7d1"><div class="ttname"><a href="struct_p_o_r_t___type.html#adb92b388adf5799a5a59817ae6cbf7d1">PORT_Type::GPCHR</a></div><div class="ttdeci">__O uint32_t GPCHR</div><div class="ttdoc">0084: Global Pin Control High Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5559</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a7a06923d73cbfb32196f92cec9832679"><div class="ttname"><a href="struct_l_l_w_u___type.html#a7a06923d73cbfb32196f92cec9832679">LLWU_Type::F1</a></div><div class="ttdeci">__IO uint8_t F1</div><div class="ttdoc">0005: Flag 1 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4488</div></div>
<div class="ttc" id="struct_e_t_m___type_html_af8db3e936199bb3ff8a611c2bd9b5672"><div class="ttname"><a href="struct_e_t_m___type.html#af8db3e936199bb3ff8a611c2bd9b5672">ETM_Type::TESSEICR</a></div><div class="ttdeci">__IO uint32_t TESSEICR</div><div class="ttdoc">01F0: TraceEnable Start/Stop EmbeddedICE Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2053</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdoc">63 Real Time Clock </div><div class="ttdef"><b>Definition:</b> MK22D5.h:88</div></div>
<div class="ttc" id="struct_s_p_i___type_html"><div class="ttname"><a href="struct_s_p_i___type.html">SPI_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:6701</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a87b7c165ef9dc4d4b5db9a15ff39b3f1"><div class="ttname"><a href="struct_a_d_c___type.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">ADC_Type::CLM1</a></div><div class="ttdeci">__IO uint32_t CLM1</div><div class="ttdoc">0068: Minus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:295</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga2c1c8485ad31a96212045d72a8538b2f"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga2c1c8485ad31a96212045d72a8538b2f">DMA7_IRQHandler</a></div><div class="ttdeci">void DMA7_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="struct_s_i_m___type_html_a42567e1697afc977709f14fe6d9f96a8"><div class="ttname"><a href="struct_s_i_m___type.html#a42567e1697afc977709f14fe6d9f96a8">SIM_Type::SOPT2</a></div><div class="ttdeci">__IO uint32_t SOPT2</div><div class="ttdoc">1004: System Options Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6248</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a83e58cd38ec29c970707b3cdc0eede3d"><div class="ttname"><a href="struct_f_t_f_l___type.html#a83e58cd38ec29c970707b3cdc0eede3d">FTFL_Type::FCCOB9</a></div><div class="ttdeci">__IO uint8_t FCCOB9</div><div class="ttdoc">000E: FCCOB 9 - Usually Data Byte 5 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2888</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a238b1b4eca36a89065db2194e939b150"><div class="ttname"><a href="struct_d_m_a___type.html#a238b1b4eca36a89065db2194e939b150">DMA_Type::ERQ</a></div><div class="ttdeci">__IO uint32_t ERQ</div><div class="ttdoc">000C: Enable Request Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1087</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ac5ff2c2ef6d58e8826deb51d8604c01e"><div class="ttname"><a href="struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e">RTC_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdoc">0010: Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5980</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a792e89c944088309a0ab2ae72b840899"><div class="ttname"><a href="struct_e_t_m___type.html#a792e89c944088309a0ab2ae72b840899">ETM_Type::IDR2</a></div><div class="ttdeci">__I uint32_t IDR2</div><div class="ttdoc">0208: ETM ID Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2059</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91d077221d6b9f73176e96eeb9377f33"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a></div><div class="ttdoc">50 Serial Communication Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:75</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a7d0fdec2bab11d450d49677fc0bf729c"><div class="ttname"><a href="struct_u_s_b___type.html#a7d0fdec2bab11d450d49677fc0bf729c">USB_Type::USBCTRL</a></div><div class="ttdeci">__IO uint8_t USBCTRL</div><div class="ttdoc">0100: USB Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7935</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a6f4b9e922f08762c8913e026e3b34a03"><div class="ttname"><a href="struct_d_m_a___type.html#a6f4b9e922f08762c8913e026e3b34a03">DMA_Type::CINT</a></div><div class="ttdeci">__O uint8_t CINT</div><div class="ttdoc">001F: Clear Interrupt Request Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1097</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a7e83a4220c2fc40542aa700b6a98df41"><div class="ttname"><a href="struct_m_c_m___type.html#a7e83a4220c2fc40542aa700b6a98df41">MCM_Type::PLASC</a></div><div class="ttdeci">__I uint16_t PLASC</div><div class="ttdoc">0008: Crossbar Switch (AXBS) Slave Configuration </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5002</div></div>
<div class="ttc" id="struct_d_a_c___type_html_afb00f6857479eca5081afacc76b9b621"><div class="ttname"><a href="struct_d_a_c___type.html#afb00f6857479eca5081afacc76b9b621">DAC_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdoc">0022: Control Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:970</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga642235cec20f72da4e888bb0df7e97e9"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga642235cec20f72da4e888bb0df7e97e9">UART1_ERR_IRQHandler</a></div><div class="ttdeci">void UART1_ERR_IRQHandler(void)</div><div class="ttdoc">Serial Communication Interface. </div></div>
<div class="ttc" id="struct_d_m_a___type_html_a4abf6224f088c016546122a284327aa2"><div class="ttname"><a href="struct_d_m_a___type.html#a4abf6224f088c016546122a284327aa2">DMA_Type::DCHPRI2</a></div><div class="ttdeci">__IO uint8_t DCHPRI2</div><div class="ttdoc">0101: Channel 2 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1106</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gaabec6b614d8bcbece5209f939f228342"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gaabec6b614d8bcbece5209f939f228342">PIT2_IRQHandler</a></div><div class="ttdeci">void PIT2_IRQHandler(void)</div><div class="ttdoc">Periodic Interrupt Timer. </div></div>
<div class="ttc" id="struct_f_t_m___type_html_ac3f55a671f3ec1b0024d894ea9a86f01"><div class="ttname"><a href="struct_f_t_m___type.html#ac3f55a671f3ec1b0024d894ea9a86f01">FTM_Type::FLTCTRL</a></div><div class="ttdeci">__IO uint32_t FLTCTRL</div><div class="ttdoc">007C: Fault Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3035</div></div>
<div class="ttc" id="struct_o_s_c___type_html_afb099b77ea7a74fe342d9bf1335b86a6"><div class="ttname"><a href="struct_o_s_c___type.html#afb099b77ea7a74fe342d9bf1335b86a6">OSC_Type::CR</a></div><div class="ttdeci">__IO uint8_t CR</div><div class="ttdoc">0000: Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5162</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga2a7f89fa7db08f2a1df1f1b80111ee6a"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga2a7f89fa7db08f2a1df1f1b80111ee6a">PORTC_IRQHandler</a></div><div class="ttdeci">void PORTC_IRQHandler(void)</div><div class="ttdoc">General Purpose Input/Output. </div></div>
<div class="ttc" id="struct_n_v___type_html_aaabff2875971400e0975d365fd8bdd30"><div class="ttname"><a href="struct_n_v___type.html#aaabff2875971400e0975d365fd8bdd30">NV_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdoc">000D: Non-volatile Flash Option Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5075</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:5556</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a5023d599178ad74b4d5762f51d1cba38"><div class="ttname"><a href="struct_f_t_f_l___type.html#a5023d599178ad74b4d5762f51d1cba38">FTFL_Type::FCCOB0</a></div><div class="ttdeci">__IO uint8_t FCCOB0</div><div class="ttdoc">0007: FCCOB 0 - Usually FCMD (Flash command) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2881</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a82e8620205d0c26ee14a83935621b658"><div class="ttname"><a href="struct_f_t_m1___type.html#a82e8620205d0c26ee14a83935621b658">FTM1_Type::CnV</a></div><div class="ttdeci">__IO uint32_t CnV</div><div class="ttdoc">0010: Channel Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3667</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a660bf74d1bc09d545df004079454f8d3"><div class="ttname"><a href="struct_d_m_a___type.html#a660bf74d1bc09d545df004079454f8d3">DMA_Type::DCHPRI14</a></div><div class="ttdeci">__IO uint8_t DCHPRI14</div><div class="ttdoc">010D: Channel 14 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1118</div></div>
<div class="ttc" id="struct_i2_c___type_html_ad1329971804f2071ee4684b0513b7cfc"><div class="ttname"><a href="struct_i2_c___type.html#ad1329971804f2071ee4684b0513b7cfc">I2C_Type::FLT</a></div><div class="ttdeci">__IO uint8_t FLT</div><div class="ttdoc">0006: Programmable Input Glitch Filter register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3928</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a89fe82dc0e516c3202025fbe9af957b0"><div class="ttname"><a href="struct_e_t_m___type.html#a89fe82dc0e516c3202025fbe9af957b0">ETM_Type::RESERVED10</a></div><div class="ttdeci">__I uint32_t RESERVED10</div><div class="ttdef"><b>Definition:</b> MK22D5.h:2064</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a5567027779ec927376c0d8a60d53fb24"><div class="ttname"><a href="struct_u_s_b___type.html#a5567027779ec927376c0d8a60d53fb24">USB_Type::SOFTHLD</a></div><div class="ttdeci">__IO uint8_t SOFTHLD</div><div class="ttdoc">00AC: SOF Threshold Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7925</div></div>
<div class="ttc" id="struct_p_i_t___type_html_a6880c80d3b65e0e5831b72371f607224"><div class="ttname"><a href="struct_p_i_t___type.html#a6880c80d3b65e0e5831b72371f607224">PIT_Type::LDVAL</a></div><div class="ttdeci">__IO uint32_t LDVAL</div><div class="ttdoc">0100: Timer Load Value Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5388</div></div>
<div class="ttc" id="struct_p_d_b___type_html_a5cea78677c2f36e8ad10791dfcb9b086"><div class="ttname"><a href="struct_p_d_b___type.html#a5cea78677c2f36e8ad10791dfcb9b086">PDB_Type::POEN</a></div><div class="ttdeci">__IO uint32_t POEN</div><div class="ttdoc">0190: Pulse-Out Enable Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5246</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_ab1a322de9da79f49942eb9f2f3f7c65a"><div class="ttname"><a href="struct_t_p_i_u___type.html#ab1a322de9da79f49942eb9f2f3f7c65a">TPIU_Type::PID3</a></div><div class="ttdeci">__I uint32_t PID3</div><div class="ttdoc">0FEC: Peripheral Identification Register 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7100</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a562fe07580c6a518f75310b77a7a707a"><div class="ttname"><a href="struct_c_r_c___type.html#a562fe07580c6a518f75310b77a7a707a">CRC_Type::GPOLYLL</a></div><div class="ttdeci">__IO uint8_t GPOLYLL</div><div class="ttdoc">< 0000: (size=0002) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:796</div></div>
<div class="ttc" id="struct_i2_c___type_html_a5f4adcc09ad475b811d37f1462e82c74"><div class="ttname"><a href="struct_i2_c___type.html#a5f4adcc09ad475b811d37f1462e82c74">I2C_Type::A1</a></div><div class="ttdeci">__IO uint8_t A1</div><div class="ttdoc">0000: Address Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3922</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdoc">42 Serial Peripheral Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:68</div></div>
<div class="ttc" id="struct_v_r_e_f___type_html"><div class="ttname"><a href="struct_v_r_e_f___type.html">VREF_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:8416</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a9260e1d7ecbccf932ec71e96566084d9"><div class="ttname"><a href="struct_r_t_c___type.html#a9260e1d7ecbccf932ec71e96566084d9">RTC_Type::MER</a></div><div class="ttdeci">__IO uint32_t MER</div><div class="ttdoc">0024: Monotonic Enable Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5985</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a4c078f67ef37f93fae410c689ff732cd"><div class="ttname"><a href="struct_e_t_f___type.html#a4c078f67ef37f93fae410c689ff732cd">ETF_Type::ITATBCTR2</a></div><div class="ttdeci">__IO uint32_t ITATBCTR2</div><div class="ttdoc">0EF0: Integration Register, ITATBCTR2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1776</div></div>
<div class="ttc" id="struct_i2_c___type_html_a8dc1b42eab0063baa1ddb76888a51bd3"><div class="ttname"><a href="struct_i2_c___type.html#a8dc1b42eab0063baa1ddb76888a51bd3">I2C_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdoc">0002: Control Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3924</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a9e4e331c458808ec57a393932bf91e65"><div class="ttname"><a href="struct_r_c_m___type.html#a9e4e331c458808ec57a393932bf91e65">RCM_Type::SRS0</a></div><div class="ttdeci">__I uint8_t SRS0</div><div class="ttdoc">0000: System Reset Status Register 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5750</div></div>
<div class="ttc" id="struct_i2_s___type_html_ac0bdbdf0882c75715cd446c6d677ace2"><div class="ttname"><a href="struct_i2_s___type.html#ac0bdbdf0882c75715cd446c6d677ace2">I2S_Type::RCR2</a></div><div class="ttdeci">__IO uint32_t RCR2</div><div class="ttdoc">0088: SAI Receive Configuration 2 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4144</div></div>
<div class="ttc" id="struct_f_p_b___type_html_a78876dcd7588e59082a0610d16e2f668"><div class="ttname"><a href="struct_f_p_b___type.html#a78876dcd7588e59082a0610d16e2f668">FPB_Type::PID5</a></div><div class="ttdeci">__I uint32_t PID5</div><div class="ttdoc">0FD4: Peripheral Identification Register 5 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2731</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a29d982093a5d7cb33698f8d330a663d9"><div class="ttname"><a href="struct_f_t_m1___type.html#a29d982093a5d7cb33698f8d330a663d9">FTM1_Type::CNTIN</a></div><div class="ttdeci">__IO uint32_t CNTIN</div><div class="ttdoc">004C: Counter Initial Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3670</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a072dc6f692de3b06b803f52b2ea5ecb7"><div class="ttname"><a href="struct_e_t_m___type.html#a072dc6f692de3b06b803f52b2ea5ecb7">ETM_Type::PDSR</a></div><div class="ttdeci">__I uint32_t PDSR</div><div class="ttdoc">0314: Device Power-Down Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2061</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ae12dc1e198cb7aa7602e59e36bbf43b6"><div class="ttname"><a href="struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6">RTC_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdoc">0014: Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5981</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gabbb33970d584131fc9b3df2b6f32e8a4"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gabbb33970d584131fc9b3df2b6f32e8a4">DMA12_IRQHandler</a></div><div class="ttdeci">void DMA12_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a57a559a019c3ca8235fcd2a25da6f95a"><div class="ttname"><a href="struct_t_p_i_u___type.html#a57a559a019c3ca8235fcd2a25da6f95a">TPIU_Type::PID1</a></div><div class="ttdeci">__I uint32_t PID1</div><div class="ttdoc">0FE4: Peripheral Identification Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7098</div></div>
<div class="ttc" id="struct_s_m_c___type_html_aeb1160606f3387d12dadc263eec7b749"><div class="ttname"><a href="struct_s_m_c___type.html#aeb1160606f3387d12dadc263eec7b749">SMC_Type::PMPROT</a></div><div class="ttdeci">__IO uint8_t PMPROT</div><div class="ttdoc">0000: Power Mode Protection Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6597</div></div>
<div class="ttc" id="struct_m_c_g___type_html_abe992df85169fb4524f500d84d5c1a34"><div class="ttname"><a href="struct_m_c_g___type.html#abe992df85169fb4524f500d84d5c1a34">MCG_Type::RESERVED0</a></div><div class="ttdeci">__I uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK22D5.h:4808</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_aec9404442ba35916e2a747d2d0bf73de"><div class="ttname"><a href="struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de">GPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdoc">000C: Port Toggle Output Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3784</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ab35b8ebf2d7d05ced0f5d5cc61ac71af"><div class="ttname"><a href="struct_r_t_c___type.html#ab35b8ebf2d7d05ced0f5d5cc61ac71af">RTC_Type::RAR</a></div><div class="ttdeci">__IO uint32_t RAR</div><div class="ttdoc">0804: Read Access Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5990</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a></div><div class="ttdoc">26 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:53</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a7f67a54e4cea5d14b0fbc6e172fb9f70"><div class="ttname"><a href="struct_e_t_f___type.html#a7f67a54e4cea5d14b0fbc6e172fb9f70">ETF_Type::LSR</a></div><div class="ttdeci">__I uint32_t LSR</div><div class="ttdoc">0FB4: Lock Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1786</div></div>
<div class="ttc" id="struct_p_d_b___type_html"><div class="ttname"><a href="struct_p_d_b___type.html">PDB_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:5229</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a4c6789725037e453d892ad87989c6091"><div class="ttname"><a href="struct_f_t_f_l___type.html#a4c6789725037e453d892ad87989c6091">FTFL_Type::FPROT1</a></div><div class="ttdeci">__IO uint8_t FPROT1</div><div class="ttdoc">0012: Program Flash Protection </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2892</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a50f4f0c1434366f9378ab00ce2b4259f"><div class="ttname"><a href="struct_d_m_a___type.html#a50f4f0c1434366f9378ab00ce2b4259f">DMA_Type::DCHPRI5</a></div><div class="ttdeci">__IO uint8_t DCHPRI5</div><div class="ttdoc">0106: Channel 5 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1111</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_af5e2df4671867807c472469a394c0619"><div class="ttname"><a href="struct_u_a_r_t___type.html#af5e2df4671867807c472469a394c0619">UART_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdoc">0007: Data Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7338</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8af92e91f40f1ef9414e3eee7e2b460f"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a></div><div class="ttdoc">51 Serial Communication Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:76</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a37e2eedfdddb0094778c619167cac252"><div class="ttname"><a href="struct_u_s_b___type.html#a37e2eedfdddb0094778c619167cac252">USB_Type::BDTPAGE3</a></div><div class="ttdeci">__IO uint8_t BDTPAGE3</div><div class="ttdoc">00B4: BDT Page Register 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7929</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a3c625df20c0650dbc4819e1f26212159"><div class="ttname"><a href="struct_f_t_m1___type.html#a3c625df20c0650dbc4819e1f26212159">FTM1_Type::OUTINIT</a></div><div class="ttdeci">__IO uint32_t OUTINIT</div><div class="ttdoc">005C: Initial State for Channels Output </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3674</div></div>
<div class="ttc" id="struct_s_p_i___type_html_af7eab4d0bc295e978e3c0c28d7129481"><div class="ttname"><a href="struct_s_p_i___type.html#af7eab4d0bc295e978e3c0c28d7129481">SPI_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdoc">0008: Transfer Count Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6704</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a6d76cbcb7015ea086111be4368cb7d85"><div class="ttname"><a href="struct_e_t_m___type.html#a6d76cbcb7015ea086111be4368cb7d85">ETM_Type::TRACEIDR</a></div><div class="ttdeci">__IO uint32_t TRACEIDR</div><div class="ttdoc">0200: CoreSight Trace ID Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2057</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a13eed556a0b4ba771dbe4cf5ff71d156"><div class="ttname"><a href="struct_c_m_p___type.html#a13eed556a0b4ba771dbe4cf5ff71d156">CMP_Type::DACCR</a></div><div class="ttdeci">__IO uint8_t DACCR</div><div class="ttdoc">0004: DAC Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:502</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a7bac5a0a1385b76292e97a48d04448bb"><div class="ttname"><a href="struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">ADC_Type::CLPS</a></div><div class="ttdeci">__IO uint32_t CLPS</div><div class="ttdoc">0038: Plus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:283</div></div>
<div class="ttc" id="struct_e_w_m___type_html_a940a0c8d92c5a00f70deb5b198980e43"><div class="ttname"><a href="struct_e_w_m___type.html#a940a0c8d92c5a00f70deb5b198980e43">EWM_Type::CMPH</a></div><div class="ttdeci">__IO uint8_t CMPH</div><div class="ttdoc">0003: Compare High Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2475</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a50453164cb07ea98463dff9a9ee93a94"><div class="ttname"><a href="struct_c_r_c___type.html#a50453164cb07ea98463dff9a9ee93a94">CRC_Type::CTRLHU</a></div><div class="ttdeci">__IO uint8_t CTRLHU</div><div class="ttdoc">000B: Control register (byte access) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:813</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a64b68e0c2e2c00962c1f6ff05768a247"><div class="ttname"><a href="struct_u_a_r_t___type.html#a64b68e0c2e2c00962c1f6ff05768a247">UART_Type::BDH</a></div><div class="ttdeci">__IO uint8_t BDH</div><div class="ttdoc">0000: Baud Rate Register: High </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7331</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a4a374e850fc48c7559277888b350539c"><div class="ttname"><a href="struct_f_t_m___type.html#a4a374e850fc48c7559277888b350539c">FTM_Type::CnV</a></div><div class="ttdeci">__IO uint32_t CnV</div><div class="ttdoc">0010: Channel Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3021</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdoc">14 Pendable request for system service </div><div class="ttdef"><b>Definition:</b> MK22D5.h:40</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ac67e5fa23e338883e5efd5b036164f26"><div class="ttname"><a href="struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26">RTC_Type::TAR</a></div><div class="ttdeci">__IO uint32_t TAR</div><div class="ttdoc">0008: Time Alarm Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5978</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_aeccf8f74411e12e6f188789a39dee264"><div class="ttname"><a href="struct_w_d_o_g___type.html#aeccf8f74411e12e6f188789a39dee264">WDOG_Type::TMROUTH</a></div><div class="ttdeci">__IO uint16_t TMROUTH</div><div class="ttdoc">< 0000: (size=0004) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8508</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_ab0a7a77094365e4b8741f01799e20674"><div class="ttname"><a href="struct_f_t_m1___type.html#ab0a7a77094365e4b8741f01799e20674">FTM1_Type::OUTMASK</a></div><div class="ttdeci">__IO uint32_t OUTMASK</div><div class="ttdoc">0060: Output Mask </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3675</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_aa4d2e88b28816623c70f4b9ee5ddf2b8"><div class="ttname"><a href="struct_w_d_o_g___type.html#aa4d2e88b28816623c70f4b9ee5ddf2b8">WDOG_Type::TOVAL</a></div><div class="ttdeci">__IO uint32_t TOVAL</div><div class="ttdoc">< 0000: (size=0004) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8490</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a91da4b36713036fffcda839819b6cea6"><div class="ttname"><a href="struct_e_t_m___type.html#a91da4b36713036fffcda839819b6cea6">ETM_Type::SCR</a></div><div class="ttdeci">__I uint32_t SCR</div><div class="ttdoc">0014: System Configuration Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2041</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a53e80dc738a9dceaaa230afd667e3fd2"><div class="ttname"><a href="struct_s_i_m___type.html#a53e80dc738a9dceaaa230afd667e3fd2">SIM_Type::SCGC7</a></div><div class="ttdeci">__IO uint32_t SCGC7</div><div class="ttdoc">1040: System Clock Gating Control Register 7 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6260</div></div>
<div class="ttc" id="struct_c_r_c___type_html_ab2c447a8d062a0b25125ac7b5e5eaddf"><div class="ttname"><a href="struct_c_r_c___type.html#ab2c447a8d062a0b25125ac7b5e5eaddf">CRC_Type::CRCH</a></div><div class="ttdeci">__IO uint16_t CRCH</div><div class="ttdoc">< 0000: (size=0002) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:782</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a9d7b37aa4696adb170d1834de319ff68"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a9d7b37aa4696adb170d1834de319ff68">LPTMR_Type::CNR</a></div><div class="ttdeci">__IO uint32_t CNR</div><div class="ttdoc">000C: Counter Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4715</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a0367b8b10f38ef3c1f1a51664ec1469a"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a0367b8b10f38ef3c1f1a51664ec1469a">UART1_Type::S2</a></div><div class="ttdeci">__IO uint8_t S2</div><div class="ttdoc">0005: Status Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7761</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a80ed5731d6b625b56c6bbeedd8f9bcb8"><div class="ttname"><a href="struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">RTC_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdoc">001C: Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5983</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga9bbd8c17ce4f49adcca47d11f482aab6"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga9bbd8c17ce4f49adcca47d11f482aab6">SPI1_IRQHandler</a></div><div class="ttdeci">void SPI1_IRQHandler(void)</div><div class="ttdoc">Serial Peripheral Interface. </div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga90bd36824cf9dbff842244559e1d0493"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga90bd36824cf9dbff842244559e1d0493">USBDCD_IRQHandler</a></div><div class="ttdeci">void USBDCD_IRQHandler(void)</div><div class="ttdoc">USB Device Charger Detection. </div></div>
<div class="ttc" id="struct_d_a_c___type_html_a49f8406d0fa0efc705eb2c0c43ecf30c"><div class="ttname"><a href="struct_d_a_c___type.html#a49f8406d0fa0efc705eb2c0c43ecf30c">DAC_Type::C0</a></div><div class="ttdeci">__IO uint8_t C0</div><div class="ttdoc">0021: Control Register 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:969</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a03cd2081beed22203536248bfb252ee1"><div class="ttname"><a href="struct_d_m_a___type.html#a03cd2081beed22203536248bfb252ee1">DMA_Type::DCHPRI10</a></div><div class="ttdeci">__IO uint8_t DCHPRI10</div><div class="ttdoc">0109: Channel 10 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1114</div></div>
<div class="ttc" id="struct_u_s_b___type_html_af3e1c49392d797dfdc81155e0b37a80b"><div class="ttname"><a href="struct_u_s_b___type.html#af3e1c49392d797dfdc81155e0b37a80b">USB_Type::ERRSTAT</a></div><div class="ttdeci">__IO uint8_t ERRSTAT</div><div class="ttdoc">0088: Error Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7907</div></div>
<div class="ttc" id="struct_f_t_m___type_html_ad7f41548c14fec6c57dc5490b01c1b58"><div class="ttname"><a href="struct_f_t_m___type.html#ad7f41548c14fec6c57dc5490b01c1b58">FTM_Type::SYNC</a></div><div class="ttdeci">__IO uint32_t SYNC</div><div class="ttdoc">0058: Synchronization </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3026</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_af9d2946e7652e7f1a1bf56fa019ffaf0"><div class="ttname"><a href="struct_u_a_r_t___type.html#af9d2946e7652e7f1a1bf56fa019ffaf0">UART_Type::MODEM</a></div><div class="ttdeci">__IO uint8_t MODEM</div><div class="ttdoc">000D: Modem Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7344</div></div>
<div class="ttc" id="struct_e_t_m___type_html_aac1e85db61183a422e34817ad61dad52"><div class="ttname"><a href="struct_e_t_m___type.html#aac1e85db61183a422e34817ad61dad52">ETM_Type::CLAIMSET</a></div><div class="ttdeci">__IO uint32_t CLAIMSET</div><div class="ttdoc">0FA0: Claim Tag Set Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2073</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html"><div class="ttname"><a href="struct_t_p_i_u___type.html">TPIU_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:7068</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a95ff50f29c9dd8bb33ab20a0cbb24a67"><div class="ttname"><a href="struct_l_l_w_u___type.html#a95ff50f29c9dd8bb33ab20a0cbb24a67">LLWU_Type::PE2</a></div><div class="ttdeci">__IO uint8_t PE2</div><div class="ttdoc">0001: Pin Enable 2 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4484</div></div>
<div class="ttc" id="struct_d_m_a___type_html_aec2c9d48ffb6dc692fe585a2b85a21f1"><div class="ttname"><a href="struct_d_m_a___type.html#aec2c9d48ffb6dc692fe585a2b85a21f1">DMA_Type::RESERVED1</a></div><div class="ttdeci">__I uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK22D5.h:1088</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a865ee1de7d3f4a65d9a077c337f10768"><div class="ttname"><a href="struct_f_t_f_l___type.html#a865ee1de7d3f4a65d9a077c337f10768">FTFL_Type::FCCOB2</a></div><div class="ttdeci">__IO uint8_t FCCOB2</div><div class="ttdoc">0005: FCCOB 2 - Usually Flash address [15..8] </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2879</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html"><div class="ttname"><a href="struct_l_l_w_u___type.html">LLWU_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:4482</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a89fb5e4c0d45dd5173b543535f057070"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a89fb5e4c0d45dd5173b543535f057070">FTF_Command_IRQn</a></div><div class="ttdoc">34 Flash Memory Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:61</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a125b7b0836d09c6dc4382b1e5376fa5d"><div class="ttname"><a href="struct_t_p_i_u___type.html#a125b7b0836d09c6dc4382b1e5376fa5d">TPIU_Type::CLAIMCLR</a></div><div class="ttdeci">__IO uint32_t CLAIMCLR</div><div class="ttdoc">0FA4: Claim Tag Clear Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7089</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad1d0270f0c91c1114b84175fbffe931c"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a></div><div class="ttdoc">54 Serial Communication Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:79</div></div>
<div class="ttc" id="struct_u_s_b___type_html_ad66155614624c6dbd95f696e1a9f0f35"><div class="ttname"><a href="struct_u_s_b___type.html#ad66155614624c6dbd95f696e1a9f0f35">USB_Type::CTL</a></div><div class="ttdeci">__IO uint8_t CTL</div><div class="ttdoc">0094: Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7913</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a7c7f5b578174d176c27cf8fa9676b1b1"><div class="ttname"><a href="struct_e_t_m___type.html#a7c7f5b578174d176c27cf8fa9676b1b1">ETM_Type::RESERVED0</a></div><div class="ttdeci">__I uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK22D5.h:2039</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_aa5b60a4852b1f75b35ac4535ec8fde47"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#aa5b60a4852b1f75b35ac4535ec8fde47">LPTMR_Type::CMR</a></div><div class="ttdeci">__IO uint32_t CMR</div><div class="ttdoc">0008: Compare Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4714</div></div>
<div class="ttc" id="struct_u_s_b___type_html_ae31e5076afa4cee3a94c6b57b374426a"><div class="ttname"><a href="struct_u_s_b___type.html#ae31e5076afa4cee3a94c6b57b374426a">USB_Type::ENDPT</a></div><div class="ttdeci">__IO uint8_t ENDPT</div><div class="ttdoc">00C0: Endpoint Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7932</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a9033a3dce2ba70023b269a92bc99a7d6"><div class="ttname"><a href="struct_f_t_m1___type.html#a9033a3dce2ba70023b269a92bc99a7d6">FTM1_Type::CnSC</a></div><div class="ttdeci">__IO uint32_t CnSC</div><div class="ttdoc">000C: Channel Status and Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3666</div></div>
<div class="ttc" id="struct_f_m_c___type_html_ab9738b2970c2c6c4a0c5948b181154f8"><div class="ttname"><a href="struct_f_m_c___type.html#ab9738b2970c2c6c4a0c5948b181154f8">FMC_Type::PFAPR</a></div><div class="ttdeci">__IO uint32_t PFAPR</div><div class="ttdoc">0000: Flash Access Protection Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2546</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga888cd99bf386ddc106c0fb5d19955f0b"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga888cd99bf386ddc106c0fb5d19955f0b">FTM1_IRQHandler</a></div><div class="ttdeci">void FTM1_IRQHandler(void)</div><div class="ttdoc">FlexTimer Module. </div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html"><div class="ttname"><a href="struct_u_a_r_t1___type.html">UART1_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:7755</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a319ebc0506cb17ad483beb11c69de71f"><div class="ttname"><a href="struct_t_p_i_u___type.html#a319ebc0506cb17ad483beb11c69de71f">TPIU_Type::CSPSR</a></div><div class="ttdeci">__IO uint32_t CSPSR</div><div class="ttdoc">0004: Current Parallel Port Size Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7070</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a9b2cf050f9c5f6c4180e055f39a82e97"><div class="ttname"><a href="struct_e_t_f___type.html#a9b2cf050f9c5f6c4180e055f39a82e97">ETF_Type::PIDR4</a></div><div class="ttdeci">__I uint32_t PIDR4</div><div class="ttdoc">0FD0: Peripheral Identification Register 4 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1791</div></div>
<div class="ttc" id="struct_u_s_b___type_html_af0454bfe2e97064f2b6bd616350ec802"><div class="ttname"><a href="struct_u_s_b___type.html#af0454bfe2e97064f2b6bd616350ec802">USB_Type::FRMNUML</a></div><div class="ttdeci">__IO uint8_t FRMNUML</div><div class="ttdoc">00A0: Frame Number Register Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7919</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a05dfb209e0d839e04d1ec2d9053a4546"><div class="ttname"><a href="struct_e_t_f___type.html#a05dfb209e0d839e04d1ec2d9053a4546">ETF_Type::ITATBDATA0</a></div><div class="ttdeci">__IO uint32_t ITATBDATA0</div><div class="ttdoc">0EEC: Integration Register, ITATBDATA0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1775</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a5289f9d3c08e4bc4078e40601ce660f9"><div class="ttname"><a href="struct_e_t_m___type.html#a5289f9d3c08e4bc4078e40601ce660f9">ETM_Type::IDR</a></div><div class="ttdeci">__I uint32_t IDR</div><div class="ttdoc">01E4: ID Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2050</div></div>
<div class="ttc" id="struct_c_r_c___type_html_ae310669221588412c4b772c53b99f1c3"><div class="ttname"><a href="struct_c_r_c___type.html#ae310669221588412c4b772c53b99f1c3">CRC_Type::CRCLL</a></div><div class="ttdeci">__IO uint8_t CRCLL</div><div class="ttdoc">< 0000: (size=0002) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:777</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a></div><div class="ttdoc">79 General Purpose Input/Output </div><div class="ttdef"><b>Definition:</b> MK22D5.h:103</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a4f26917ef35ff9f358a711945f9dd0fc"><div class="ttname"><a href="struct_e_t_f___type.html#a4f26917ef35ff9f358a711945f9dd0fc">ETF_Type::CLAIMSET</a></div><div class="ttdeci">__IO uint32_t CLAIMSET</div><div class="ttdoc">0FA0: Claim Tag Set Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1782</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a96e8d9beb1b516edaf4b2ad84d2bce53"><div class="ttname"><a href="struct_d_m_a___type.html#a96e8d9beb1b516edaf4b2ad84d2bce53">DMA_Type::CITER_ELINKNO</a></div><div class="ttdeci">__IO uint16_t CITER_ELINKNO</div><div class="ttdoc">< 1000: (size=0002) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1135</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ae1275238c5c1cea15e0850d662d1f30f"><div class="ttname"><a href="struct_d_m_a___type.html#ae1275238c5c1cea15e0850d662d1f30f">DMA_Type::DCHPRI9</a></div><div class="ttdeci">__IO uint8_t DCHPRI9</div><div class="ttdoc">010A: Channel 9 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1115</div></div>
<div class="ttc" id="struct_n_v___type_html_ae2121000a273d32aeeaf2f4100ea3471"><div class="ttname"><a href="struct_n_v___type.html#ae2121000a273d32aeeaf2f4100ea3471">NV_Type::BACKKEY5</a></div><div class="ttdeci">__I uint8_t BACKKEY5</div><div class="ttdoc">0006: Backdoor Comparison Key 5 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5068</div></div>
<div class="ttc" id="struct_s_m_c___type_html_ab8623b594bbc8c61e5d223101fc90d97"><div class="ttname"><a href="struct_s_m_c___type.html#ab8623b594bbc8c61e5d223101fc90d97">SMC_Type::PMCTRL</a></div><div class="ttdeci">__IO uint8_t PMCTRL</div><div class="ttdoc">0001: Power Mode Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6598</div></div>
<div class="ttc" id="struct_f_p_b___type_html_a2faa453602a0e57b60078d452755dccc"><div class="ttname"><a href="struct_f_p_b___type.html#a2faa453602a0e57b60078d452755dccc">FPB_Type::PID6</a></div><div class="ttdeci">__I uint32_t PID6</div><div class="ttdoc">0FD8: Peripheral Identification Register 6 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2732</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a18a64620c0e39a66f3a24e776476900e"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a18a64620c0e39a66f3a24e776476900e">UART1_Type::PFIFO</a></div><div class="ttdeci">__IO uint8_t PFIFO</div><div class="ttdoc">0010: FIFO Parameters </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7772</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a2a7672cdea44c417e9eaddd438fb3609"><div class="ttname"><a href="struct_m_c_g___type.html#a2a7672cdea44c417e9eaddd438fb3609">MCG_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdoc">0001: Control 2 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4802</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga06343a98880f627a89df5df1b31c5668"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga06343a98880f627a89df5df1b31c5668">DMA4_IRQHandler</a></div><div class="ttdeci">void DMA4_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdoc">75 General Purpose Input/Output </div><div class="ttdef"><b>Definition:</b> MK22D5.h:99</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gac6747d58848bd5d7da6b36528aac2fd5"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gac6747d58848bd5d7da6b36528aac2fd5">PORTD_IRQHandler</a></div><div class="ttdeci">void PORTD_IRQHandler(void)</div><div class="ttdoc">General Purpose Input/Output. </div></div>
<div class="ttc" id="struct_e_t_f___type_html_a2d1a3f2a5f4e0cfb1d160e6cf08529a6"><div class="ttname"><a href="struct_e_t_f___type.html#a2d1a3f2a5f4e0cfb1d160e6cf08529a6">ETF_Type::PCR</a></div><div class="ttdeci">__IO uint32_t PCR</div><div class="ttdoc">0004: Priority Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1773</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga8069bd395b8fbb62765d0642cb308807"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga8069bd395b8fbb62765d0642cb308807">DMA1_IRQHandler</a></div><div class="ttdeci">void DMA1_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga3150f74512510287a942624aa9b44cc5"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga3150f74512510287a942624aa9b44cc5">MemManage_Handler</a></div><div class="ttdeci">void MemManage_Handler(void)</div><div class="ttdoc">Memory Management, MPU mismatch, including Access Violation and No Match. </div></div>
<div class="ttc" id="struct_f_p_b___type_html_a7cbfc65e88cb031cc84ea3761c8298a1"><div class="ttname"><a href="struct_f_p_b___type.html#a7cbfc65e88cb031cc84ea3761c8298a1">FPB_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdoc">0000: FlashPatch Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2726</div></div>
<div class="ttc" id="struct_d_m_a___type_html_afad526bde6762b30554725cead19dec2"><div class="ttname"><a href="struct_d_m_a___type.html#afad526bde6762b30554725cead19dec2">DMA_Type::INT</a></div><div class="ttdeci">__IO uint32_t INT</div><div class="ttdoc">0024: Interrupt Request Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1099</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a39dd97ae35427057bd3c8d8493f5a5f3"><div class="ttname"><a href="struct_e_t_m___type.html#a39dd97ae35427057bd3c8d8493f5a5f3">ETM_Type::PIDR0</a></div><div class="ttdeci">__I uint32_t PIDR0</div><div class="ttdoc">0FE0: Peripheral Identification Register 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2085</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga4da4fb52ec579671d337938e78f9a207"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga4da4fb52ec579671d337938e78f9a207">RTC_Alarm_IRQHandler</a></div><div class="ttdeci">void RTC_Alarm_IRQHandler(void)</div><div class="ttdoc">Real Time Clock. </div></div>
<div class="ttc" id="struct_f_t_m___type_html_aefdaf80da88ac945ee6e55088e7e3587"><div class="ttname"><a href="struct_f_t_m___type.html#aefdaf80da88ac945ee6e55088e7e3587">FTM_Type::CONF</a></div><div class="ttdeci">__IO uint32_t CONF</div><div class="ttdoc">0084: Configuration </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3037</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a06fe9caa7ea14837a0d20dae3c988c5a"><div class="ttname"><a href="struct_e_t_m___type.html#a06fe9caa7ea14837a0d20dae3c988c5a">ETM_Type::SYNCFR</a></div><div class="ttdeci">__I uint32_t SYNCFR</div><div class="ttdoc">01E0: Synchronization Frequency Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2049</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5e59f8cf4e4dda4524d19e2b68cd507d"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a></div><div class="ttdoc">47 Serial Communication Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:72</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a3e12afecdc9263fb3eef61e0dd53c431"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a3e12afecdc9263fb3eef61e0dd53c431">UART1_Type::RCFIFO</a></div><div class="ttdeci">__I uint8_t RCFIFO</div><div class="ttdoc">0016: FIFO Receive Count </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7778</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a></div><div class="ttdoc">21 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:48</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a4050bfe335adcde0e5b87823ea26bc28"><div class="ttname"><a href="struct_u_a_r_t___type.html#a4050bfe335adcde0e5b87823ea26bc28">UART_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdoc">0003: Control Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7334</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gae01b5e6cd6255ca229fb6647ee40cfbc"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gae01b5e6cd6255ca229fb6647ee40cfbc">DMA9_IRQHandler</a></div><div class="ttdeci">void DMA9_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a42c604a129920d567f55ca72ea546624"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a></div><div class="ttdoc">59 FlexTimer Module </div><div class="ttdef"><b>Definition:</b> MK22D5.h:84</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a9c64d6c24126910ec03c3646c8dd074d"><div class="ttname"><a href="struct_t_p_i_u___type.html#a9c64d6c24126910ec03c3646c8dd074d">TPIU_Type::CID3</a></div><div class="ttdeci">__I uint32_t CID3</div><div class="ttdoc">0FFC: Component Identification Register 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7104</div></div>
<div class="ttc" id="struct_i2_s___type_html_a402dc49c093c976d36ae655ab62d0df5"><div class="ttname"><a href="struct_i2_s___type.html#a402dc49c093c976d36ae655ab62d0df5">I2S_Type::TCR1</a></div><div class="ttdeci">__IO uint32_t TCR1</div><div class="ttdoc">0004: SAI Transmit Configuration 1 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4130</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a1625db48274abc3bf18616664866b81c"><div class="ttname"><a href="struct_u_a_r_t___type.html#a1625db48274abc3bf18616664866b81c">UART_Type::WP7816T1</a></div><div class="ttdeci">__IO uint8_t WP7816T1</div><div class="ttdoc">001B: 7816 Wait Parameter Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7360</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_aeddfa2accc809795c43c986c5b46e15e"><div class="ttname"><a href="struct_t_p_i_u___type.html#aeddfa2accc809795c43c986c5b46e15e">TPIU_Type::SSPSR</a></div><div class="ttdeci">__I uint32_t SSPSR</div><div class="ttdoc">0000: Supported Parallel Port Size Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7069</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a9b7531a61f2523da000ffb17dd9c2739"><div class="ttname"><a href="struct_d_m_a___type.html#a9b7531a61f2523da000ffb17dd9c2739">DMA_Type::SSRT</a></div><div class="ttdeci">__O uint8_t SSRT</div><div class="ttdoc">001D: Set START Bit Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1095</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a></div><div class="ttdoc">30 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:57</div></div>
<div class="ttc" id="struct_m_c_g___type_html_ae8c2ac6766d7888e745befae1e0b39db"><div class="ttname"><a href="struct_m_c_g___type.html#ae8c2ac6766d7888e745befae1e0b39db">MCG_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdoc">0003: Control 4 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4804</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a66813716e63ebf054f73013d5e8e4365"><div class="ttname"><a href="struct_d_m_a___type.html#a66813716e63ebf054f73013d5e8e4365">DMA_Type::DCHPRI8</a></div><div class="ttdeci">__IO uint8_t DCHPRI8</div><div class="ttdoc">010B: Channel 8 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1116</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a49210e69398ed2a390b69170cb1016d4"><div class="ttname"><a href="struct_e_t_f___type.html#a49210e69398ed2a390b69170cb1016d4">ETF_Type::PIDR5</a></div><div class="ttdeci">__I uint32_t PIDR5</div><div class="ttdoc">0FD4: Peripheral Identification Register 5 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1792</div></div>
<div class="ttc" id="struct_i2_s___type_html_a3e9f96292f8fdc9b1b74b67e4f9f2b96"><div class="ttname"><a href="struct_i2_s___type.html#a3e9f96292f8fdc9b1b74b67e4f9f2b96">I2S_Type::RCSR</a></div><div class="ttdeci">__IO uint32_t RCSR</div><div class="ttdoc">0080: SAI Receive Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4142</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a429aba6c7571f26fdc0c6315c0f920a7"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a429aba6c7571f26fdc0c6315c0f920a7">LPTMR_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdoc">0000: Control Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4712</div></div>
<div class="ttc" id="struct_d_m_a___type_html_abaffcb82be7f60e866d66565340dc515"><div class="ttname"><a href="struct_d_m_a___type.html#abaffcb82be7f60e866d66565340dc515">DMA_Type::ES</a></div><div class="ttdeci">__I uint32_t ES</div><div class="ttdoc">0004: Error Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1085</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a75f1375a0e0141dcc48ddfe065e846d7"><div class="ttname"><a href="struct_e_t_m___type.html#a75f1375a0e0141dcc48ddfe065e846d7">ETM_Type::PIDR1</a></div><div class="ttdeci">__I uint32_t PIDR1</div><div class="ttdoc">0FE4: Peripheral Identification Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2086</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga0f92873e5d7054dd3499c3a8811a65e5"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga0f92873e5d7054dd3499c3a8811a65e5">CMP0_IRQHandler</a></div><div class="ttdeci">void CMP0_IRQHandler(void)</div><div class="ttdoc">High-Speed Comparator. </div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga34f93cedc7186cc0f72abd12dfa697a0"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga34f93cedc7186cc0f72abd12dfa697a0">WDOG_IRQHandler</a></div><div class="ttdeci">void WDOG_IRQHandler(void)</div><div class="ttdoc">External Watchdog Monitor. </div></div>
<div class="ttc" id="struct_f_t_m___type_html_a18f2ef364d8c9e9217b35054fc5726be"><div class="ttname"><a href="struct_f_t_m___type.html#a18f2ef364d8c9e9217b35054fc5726be">FTM_Type::MODE</a></div><div class="ttdeci">__IO uint32_t MODE</div><div class="ttdoc">0054: Features Mode Selection </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3025</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a57aa0df779b5b476d8b4cd498e11a07d"><div class="ttname"><a href="struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">ADC_Type::CLP2</a></div><div class="ttdeci">__IO uint32_t CLP2</div><div class="ttdoc">0044: Plus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:286</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a8bccb4688a5f93e0bc28fb2104286f0f"><div class="ttname"><a href="struct_a_d_c___type.html#a8bccb4688a5f93e0bc28fb2104286f0f">ADC_Type::RESERVED0</a></div><div class="ttdeci">__I uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK22D5.h:289</div></div>
<div class="ttc" id="struct_n_v___type_html_ab01f94708b68f34fd5b40a18b21c6d76"><div class="ttname"><a href="struct_n_v___type.html#ab01f94708b68f34fd5b40a18b21c6d76">NV_Type::BACKKEY2</a></div><div class="ttdeci">__I uint8_t BACKKEY2</div><div class="ttdoc">0001: Backdoor Comparison Key 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5063</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a1789480a2f51e46911338c5837a6fc68"><div class="ttname"><a href="struct_u_a_r_t___type.html#a1789480a2f51e46911338c5837a6fc68">UART_Type::CFIFO</a></div><div class="ttdeci">__IO uint8_t CFIFO</div><div class="ttdoc">0011: FIFO Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7348</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a72de946c106d741e2e5f21c35988a7a1"><div class="ttname"><a href="struct_m_c_g___type.html#a72de946c106d741e2e5f21c35988a7a1">MCG_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdoc">0000: Control 1 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4801</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_ac943f684085800f000c144c963af9fdf"><div class="ttname"><a href="struct_t_p_i_u___type.html#ac943f684085800f000c144c963af9fdf">TPIU_Type::CID0</a></div><div class="ttdeci">__I uint32_t CID0</div><div class="ttdoc">0FF0: Component Identification Register 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7101</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a92f4fd98cef92514a5b3349a87e251dc"><div class="ttname"><a href="struct_f_t_f_l___type.html#a92f4fd98cef92514a5b3349a87e251dc">FTFL_Type::FCCOBA</a></div><div class="ttdeci">__IO uint8_t FCCOBA</div><div class="ttdoc">000D: FCCOB A - Usually Data Byte 6 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2887</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga5dfd4bc4a7e7b9e424b84ee0f5a3cd8a"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga5dfd4bc4a7e7b9e424b84ee0f5a3cd8a">PIT0_IRQHandler</a></div><div class="ttdeci">void PIT0_IRQHandler(void)</div><div class="ttdoc">Periodic Interrupt Timer. </div></div>
<div class="ttc" id="struct_f_m_c___type_html_afa824c39043a1b8cc1c25fe55f72a389"><div class="ttname"><a href="struct_f_m_c___type.html#afa824c39043a1b8cc1c25fe55f72a389">FMC_Type::PFB1CR</a></div><div class="ttdeci">__IO uint32_t PFB1CR</div><div class="ttdoc">0008: Flash Bank 1 Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2548</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a79cea71cc185d214cf54fd6b1fec1797"><div class="ttname"><a href="struct_e_t_m___type.html#a79cea71cc185d214cf54fd6b1fec1797">ETM_Type::TECR1</a></div><div class="ttdeci">__IO uint32_t TECR1</div><div class="ttdoc">0024: Trace Enable Control 1 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2044</div></div>
<div class="ttc" id="struct_s_i_m___type_html_ad08521bc1b834684ec167d3df1ca795d"><div class="ttname"><a href="struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d">SIM_Type::FCFG1</a></div><div class="ttdeci">__IO uint32_t FCFG1</div><div class="ttdoc">104C: Flash Configuration Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6263</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a></div><div class="ttdoc">1 Reset Vector, invoked on Power up and warm reset </div><div class="ttdef"><b>Definition:</b> MK22D5.h:32</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a6aa09d24a95848d451a7a8415bbede9e"><div class="ttname"><a href="struct_d_m_a___type.html#a6aa09d24a95848d451a7a8415bbede9e">DMA_Type::DCHPRI7</a></div><div class="ttdeci">__IO uint8_t DCHPRI7</div><div class="ttdoc">0104: Channel 7 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1109</div></div>
<div class="ttc" id="struct_e_t_f___type_html_ae67737772f9b4aa4517b1203b5a629b7"><div class="ttname"><a href="struct_e_t_f___type.html#ae67737772f9b4aa4517b1203b5a629b7">ETF_Type::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdoc">0000: Funnel Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1772</div></div>
<div class="ttc" id="struct_u_s_b___type_html_aa8cbc53b1ddc255d7be917ba3fc6b1f1"><div class="ttname"><a href="struct_u_s_b___type.html#aa8cbc53b1ddc255d7be917ba3fc6b1f1">USB_Type::OBSERVE</a></div><div class="ttdeci">__I uint8_t OBSERVE</div><div class="ttdoc">0104: USB OTG Observe Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7937</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a23f22494c7d36c64fa2cfaf9507945c7"><div class="ttname"><a href="struct_r_t_c___type.html#a23f22494c7d36c64fa2cfaf9507945c7">RTC_Type::MCLR</a></div><div class="ttdeci">__IO uint32_t MCLR</div><div class="ttdoc">0028: Monotonic Counter Low Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5986</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a1a1989ba477755de85476e2c012fd918"><div class="ttname"><a href="struct_f_t_m___type.html#a1a1989ba477755de85476e2c012fd918">FTM_Type::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdoc">0070: Channels Polarity </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3032</div></div>
<div class="ttc" id="struct_i2_c___type_html_a1cc523ad84714ff9fe3f28a9b2edccf7"><div class="ttname"><a href="struct_i2_c___type.html#a1cc523ad84714ff9fe3f28a9b2edccf7">I2C_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdoc">0005: Control Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3927</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a539e171615dd7eccfd0c9c4f78c895ab"><div class="ttname"><a href="struct_f_t_m___type.html#a539e171615dd7eccfd0c9c4f78c895ab">FTM_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdoc">0000: Status and Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3016</div></div>
<div class="ttc" id="struct_v_r_e_f___type_html_a374f2e0a8c240329890c6847d8560737"><div class="ttname"><a href="struct_v_r_e_f___type.html#a374f2e0a8c240329890c6847d8560737">VREF_Type::TRM</a></div><div class="ttdeci">__IO uint8_t TRM</div><div class="ttdoc">0000: Trim Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8417</div></div>
<div class="ttc" id="struct_n_v___type_html_a681eb6e0560291b4c2e83e4e85923347"><div class="ttname"><a href="struct_n_v___type.html#a681eb6e0560291b4c2e83e4e85923347">NV_Type::FPROT3</a></div><div class="ttdeci">__I uint8_t FPROT3</div><div class="ttdoc">0008: Non-volatile P-Flash Protection Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5070</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a92a4fa8925ba3e31f873313f577f18a7"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a></div><div class="ttdoc">70 USB Device Charger Detection </div><div class="ttdef"><b>Definition:</b> MK22D5.h:95</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdoc">17 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:44</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_aabfd93cb05f22214c98d4e624bd56528"><div class="ttname"><a href="struct_f_t_m1___type.html#aabfd93cb05f22214c98d4e624bd56528">FTM1_Type::SWOCTRL</a></div><div class="ttdeci">__IO uint32_t SWOCTRL</div><div class="ttdoc">0094: FTM Software Output Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3688</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ac63d4cefc0d8fbf64086796fd817ff55"><div class="ttname"><a href="struct_d_m_a___type.html#ac63d4cefc0d8fbf64086796fd817ff55">DMA_Type::DCHPRI13</a></div><div class="ttdeci">__IO uint8_t DCHPRI13</div><div class="ttdoc">010E: Channel 13 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1119</div></div>
<div class="ttc" id="struct_c_m_t___type_html_aa231bd31f31832203a910c65148d6939"><div class="ttname"><a href="struct_c_m_t___type.html#aa231bd31f31832203a910c65148d6939">CMT_Type::CGH2</a></div><div class="ttdeci">__IO uint8_t CGH2</div><div class="ttdoc">0002: Carrier Generator High Data Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:644</div></div>
<div class="ttc" id="struct_c_m_t___type_html_ad524e322f0e41a4ffa7c5fb78f097599"><div class="ttname"><a href="struct_c_m_t___type.html#ad524e322f0e41a4ffa7c5fb78f097599">CMT_Type::CGH1</a></div><div class="ttdeci">__IO uint8_t CGH1</div><div class="ttdoc">0000: Carrier Generator High Data Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:642</div></div>
<div class="ttc" id="struct_r_c_m___type_html_ae3e38ca9aead75a07666ed68433d0811"><div class="ttname"><a href="struct_r_c_m___type.html#ae3e38ca9aead75a07666ed68433d0811">RCM_Type::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK22D5.h:5752</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a6534ec4f7c5d05186012225613079389"><div class="ttname"><a href="struct_f_t_m1___type.html#a6534ec4f7c5d05186012225613079389">FTM1_Type::PWMLOAD</a></div><div class="ttdeci">__IO uint32_t PWMLOAD</div><div class="ttdoc">0098: FTM PWM Load </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3689</div></div>
<div class="ttc" id="struct_s_y_s_t___type_html"><div class="ttname"><a href="struct_s_y_s_t___type.html">SYST_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:6988</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga00a01f0e15146b63a8705fc972fd5a47"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga00a01f0e15146b63a8705fc972fd5a47">MCG_IRQHandler</a></div><div class="ttdeci">void MCG_IRQHandler(void)</div><div class="ttdoc">Multipurpose Clock Generator. </div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga6719fe903cc8daaf4364237a80d9ef67"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga6719fe903cc8daaf4364237a80d9ef67">PORTE_IRQHandler</a></div><div class="ttdeci">void PORTE_IRQHandler(void)</div><div class="ttdoc">General Purpose Input/Output. </div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdoc">41 Inter-Integrated Circuit </div><div class="ttdef"><b>Definition:</b> MK22D5.h:67</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a576676dbe6140e6ac08dfbf9a54aea17"><div class="ttname"><a href="struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17">RTC_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdoc">000C: Time Compensation Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5979</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a9c52ce5adbbcb2e317117934ac40f48b"><div class="ttname"><a href="struct_f_t_m1___type.html#a9c52ce5adbbcb2e317117934ac40f48b">FTM1_Type::SYNCONF</a></div><div class="ttdeci">__IO uint32_t SYNCONF</div><div class="ttdoc">008C: Synchronization Configuration </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3686</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a74c3b1724bbc3b00eb6f7f0eedb90a9e"><div class="ttname"><a href="struct_f_t_f_l___type.html#a74c3b1724bbc3b00eb6f7f0eedb90a9e">FTFL_Type::FCCOB6</a></div><div class="ttdeci">__IO uint8_t FCCOB6</div><div class="ttdoc">0009: FCCOB 6 - Usually Data Byte 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2883</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html"><div class="ttname"><a href="struct_u_a_r_t___type.html">UART_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:7330</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga1931820047be5ff16999a3adf57ec6c5"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga1931820047be5ff16999a3adf57ec6c5">PIT1_IRQHandler</a></div><div class="ttdeci">void PIT1_IRQHandler(void)</div><div class="ttdoc">Periodic Interrupt Timer. </div></div>
<div class="ttc" id="struct_i2_c___type_html_a4296f35ffa40f96e2695a8ab22177be6"><div class="ttname"><a href="struct_i2_c___type.html#a4296f35ffa40f96e2695a8ab22177be6">I2C_Type::SLTH</a></div><div class="ttdeci">__IO uint8_t SLTH</div><div class="ttdoc">000A: SCL Low Timeout Register High </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3932</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdoc">2 Non maskable Interrupt, cannot be stopped or preempted </div><div class="ttdef"><b>Definition:</b> MK22D5.h:33</div></div>
<div class="ttc" id="struct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:5975</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a8c1d865925f38226c6c93f502abfc32d"><div class="ttname"><a href="struct_a_d_c___type.html#a8c1d865925f38226c6c93f502abfc32d">ADC_Type::CLM3</a></div><div class="ttdeci">__IO uint32_t CLM3</div><div class="ttdoc">0060: Minus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:293</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8aebde56c1a0c87a74c43fc8b35309d429"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a></div><div class="ttdoc">65 Periodic Interrupt Timer </div><div class="ttdef"><b>Definition:</b> MK22D5.h:90</div></div>
<div class="ttc" id="struct_n_v___type_html_a0bc51ff64f2fe752028b0cf769f95f66"><div class="ttname"><a href="struct_n_v___type.html#a0bc51ff64f2fe752028b0cf769f95f66">NV_Type::BACKKEY4</a></div><div class="ttdeci">__I uint8_t BACKKEY4</div><div class="ttdoc">0007: Backdoor Comparison Key 4 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5069</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga0e490272eb01494029a0b9c581e59521"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga0e490272eb01494029a0b9c581e59521">SWI_IRQHandler</a></div><div class="ttdeci">void SWI_IRQHandler(void)</div><div class="ttdoc">Software interrupt. </div></div>
<div class="ttc" id="struct_n_v___type_html_ad90570e3331407893b892cd722c8566c"><div class="ttname"><a href="struct_n_v___type.html#ad90570e3331407893b892cd722c8566c">NV_Type::BACKKEY1</a></div><div class="ttdeci">__I uint8_t BACKKEY1</div><div class="ttdoc">0002: Backdoor Comparison Key 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5064</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html_a6e328c4cd993e55a0d0f2ed2c0405c72"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html#a6e328c4cd993e55a0d0f2ed2c0405c72">USBDCD_Type::TIMER0</a></div><div class="ttdeci">__IO uint32_t TIMER0</div><div class="ttdoc">0010: TIMER0 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8309</div></div>
<div class="ttc" id="struct_c_r_c___type_html_ae74aeba94a23ca958cb17eadf485849a"><div class="ttname"><a href="struct_c_r_c___type.html#ae74aeba94a23ca958cb17eadf485849a">CRC_Type::CRC</a></div><div class="ttdeci">__IO uint32_t CRC</div><div class="ttdoc">< 0000: (size=0004) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:772</div></div>
<div class="ttc" id="struct_f_m_c___type_html_af4ae008985fd5b800950e6bcb3a49ffb"><div class="ttname"><a href="struct_f_m_c___type.html#af4ae008985fd5b800950e6bcb3a49ffb">FMC_Type::S1U</a></div><div class="ttdeci">__IO uint32_t S1U</div><div class="ttdoc">0208: Cache Data Storage (upper word) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2558</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gab5e09814056d617c521549e542639b7e"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gab5e09814056d617c521549e542639b7e">SysTick_Handler</a></div><div class="ttdeci">void SysTick_Handler(void)</div><div class="ttdoc">System Tick Timer. </div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a90d84b2d35ad1badbf17fbcb333583ad"><div class="ttname"><a href="struct_w_d_o_g___type.html#a90d84b2d35ad1badbf17fbcb333583ad">WDOG_Type::WINL</a></div><div class="ttdeci">__IO uint16_t WINL</div><div class="ttdoc">000A: Window Register Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8500</div></div>
<div class="ttc" id="struct_p_m_c___type_html"><div class="ttname"><a href="struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:5466</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_ab19fad8b28f4efc81afe1ae592e20d24"><div class="ttname"><a href="struct_f_t_m1___type.html#ab19fad8b28f4efc81afe1ae592e20d24">FTM1_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdoc">0008: Modulo </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3664</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a></div><div class="ttdoc">31 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:58</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a></div><div class="ttdoc">68 Programmable Delay Block </div><div class="ttdef"><b>Definition:</b> MK22D5.h:93</div></div>
<div class="ttc" id="struct_f_t_m___type_html_aeed5243aad98ae4a5f0f4eb769ee5da9"><div class="ttname"><a href="struct_f_t_m___type.html#aeed5243aad98ae4a5f0f4eb769ee5da9">FTM_Type::OUTINIT</a></div><div class="ttdeci">__IO uint32_t OUTINIT</div><div class="ttdoc">005C: Initial State for Channels Output </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3027</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a9b0b4b55ae79453d7f3a475a38c6b459"><div class="ttname"><a href="struct_d_m_a___type.html#a9b0b4b55ae79453d7f3a475a38c6b459">DMA_Type::RESERVED3</a></div><div class="ttdeci">__I uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> MK22D5.h:1100</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a87174f8edacf979bdbca7da365f4c41a"><div class="ttname"><a href="struct_e_t_f___type.html#a87174f8edacf979bdbca7da365f4c41a">ETF_Type::ITATBCTR0</a></div><div class="ttdeci">__IO uint32_t ITATBCTR0</div><div class="ttdoc">0EF8: Integration Register, ITATBCTR0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1778</div></div>
<div class="ttc" id="struct_n_v___type_html_a3d5374b1acb568cfe13bd843cf5272d8"><div class="ttname"><a href="struct_n_v___type.html#a3d5374b1acb568cfe13bd843cf5272d8">NV_Type::FDPROT</a></div><div class="ttdeci">__I uint8_t FDPROT</div><div class="ttdoc">000F: Non-volatile D-Flash Protection Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5077</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a361aec1ddf4e89774ea1d4a0fddd6ef4"><div class="ttname"><a href="struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">GPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdoc">0000: Port Data Output Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3781</div></div>
<div class="ttc" id="struct_u_s_b___type_html_ac63531ec3a52f634997a5f27a938232e"><div class="ttname"><a href="struct_u_s_b___type.html#ac63531ec3a52f634997a5f27a938232e">USB_Type::OTGICR</a></div><div class="ttdeci">__IO uint8_t OTGICR</div><div class="ttdoc">0014: OTG Interrupt Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7897</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a88ed11e77924f84239c270b2d456ff62"><div class="ttname"><a href="struct_s_i_m___type.html#a88ed11e77924f84239c270b2d456ff62">SIM_Type::RESERVED2</a></div><div class="ttdeci">__I uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> MK22D5.h:6252</div></div>
<div class="ttc" id="struct_f_p_b___type_html_a1ae6d941059f28f20cd19703eb0008a3"><div class="ttname"><a href="struct_f_p_b___type.html#a1ae6d941059f28f20cd19703eb0008a3">FPB_Type::PID0</a></div><div class="ttdeci">__I uint32_t PID0</div><div class="ttdoc">0FE0: Peripheral Identification Register 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2734</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a81d97b2e0ea84c6aeb3fa79f38917077"><div class="ttname"><a href="struct_f_t_m1___type.html#a81d97b2e0ea84c6aeb3fa79f38917077">FTM1_Type::EXTTRIG</a></div><div class="ttdeci">__IO uint32_t EXTTRIG</div><div class="ttdoc">006C: FTM External Trigger </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3678</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a3a4e489d108c859aaec96af80714654e"><div class="ttname"><a href="struct_d_m_a___type.html#a3a4e489d108c859aaec96af80714654e">DMA_Type::SOFF</a></div><div class="ttdeci">__IO uint16_t SOFF</div><div class="ttdoc">1004: Signed Source Address Offset </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1124</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a9f7c4f0ecaa73fc82c5a246fc51ed050"><div class="ttname"><a href="struct_l_l_w_u___type.html#a9f7c4f0ecaa73fc82c5a246fc51ed050">LLWU_Type::F3</a></div><div class="ttdeci">__IO uint8_t F3</div><div class="ttdoc">< 0000: (size=0001) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4491</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdoc">55 Analogue to Digital Converter </div><div class="ttdef"><b>Definition:</b> MK22D5.h:80</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gaa7da56b6dd5e3750bfdd10c687d5bb39"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gaa7da56b6dd5e3750bfdd10c687d5bb39">PORTB_IRQHandler</a></div><div class="ttdeci">void PORTB_IRQHandler(void)</div><div class="ttdoc">General Purpose Input/Output. </div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ad9178df20b457eace88576a7cb26d75d"><div class="ttname"><a href="struct_u_a_r_t___type.html#ad9178df20b457eace88576a7cb26d75d">UART_Type::S2</a></div><div class="ttdeci">__IO uint8_t S2</div><div class="ttdoc">0005: Status Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7336</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdoc">18 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:45</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html_a47a8d16e5cafbe66cf4fc40e26f286f1"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html#a47a8d16e5cafbe66cf4fc40e26f286f1">USBDCD_Type::STATUS</a></div><div class="ttdeci">__I uint32_t STATUS</div><div class="ttdoc">0008: Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8307</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a139d9c28436cda5bf548be330d4bf6b5"><div class="ttname"><a href="struct_r_c_m___type.html#a139d9c28436cda5bf548be330d4bf6b5">RCM_Type::RESERVED1</a></div><div class="ttdeci">__I uint8_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK22D5.h:5755</div></div>
<div class="ttc" id="struct_i2_s___type_html_affd777b7e9dafd3fd7185f034aab4b50"><div class="ttname"><a href="struct_i2_s___type.html#affd777b7e9dafd3fd7185f034aab4b50">I2S_Type::RCR5</a></div><div class="ttdeci">__IO uint32_t RCR5</div><div class="ttdoc">0094: SAI Receive Configuration 5 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4147</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a32e51e60eb32b6754162c3e4a9a054e1"><div class="ttname"><a href="struct_u_s_b___type.html#a32e51e60eb32b6754162c3e4a9a054e1">USB_Type::USBFRMADJUST</a></div><div class="ttdeci">__IO uint8_t USBFRMADJUST</div><div class="ttdoc">0114: Frame Adjust Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7943</div></div>
<div class="ttc" id="struct_n_v___type_html_aa28a9317d3ffe8a1501ad7c0b5a938bd"><div class="ttname"><a href="struct_n_v___type.html#aa28a9317d3ffe8a1501ad7c0b5a938bd">NV_Type::FEPROT</a></div><div class="ttdeci">__I uint8_t FEPROT</div><div class="ttdoc">000E: Non-volatile EEPROM Protection Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5076</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga2bffc10d5bd4106753b7c30e86903bea"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga2bffc10d5bd4106753b7c30e86903bea">HardFault_Handler</a></div><div class="ttdeci">void HardFault_Handler(void)</div><div class="ttdoc">Hard Fault, all classes of Fault. </div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a7d309f97efdb8fe69f5bcba901199113"><div class="ttname"><a href="struct_u_a_r_t___type.html#a7d309f97efdb8fe69f5bcba901199113">UART_Type::RESERVED0</a></div><div class="ttdeci">__I uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK22D5.h:7346</div></div>
<div class="ttc" id="struct_i2_s___type_html_a4d721096f492566c33c2354f7630624f"><div class="ttname"><a href="struct_i2_s___type.html#a4d721096f492566c33c2354f7630624f">I2S_Type::RCR3</a></div><div class="ttdeci">__IO uint32_t RCR3</div><div class="ttdoc">008C: SAI Receive Configuration 3 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4145</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a21b4db9fd3a7335e135c8bf0be800b92"><div class="ttname"><a href="struct_m_c_m___type.html#a21b4db9fd3a7335e135c8bf0be800b92">MCM_Type::PLAMC</a></div><div class="ttdeci">__I uint16_t PLAMC</div><div class="ttdoc">000A: Crossbar Switch (AXBS) Master Configuration </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5003</div></div>
<div class="ttc" id="struct_u_s_b___type_html_afbe12dd614f13edb2741464672b0d411"><div class="ttname"><a href="struct_u_s_b___type.html#afbe12dd614f13edb2741464672b0d411">USB_Type::INTEN</a></div><div class="ttdeci">__IO uint8_t INTEN</div><div class="ttdoc">0084: Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7905</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a5dcd927f581c0770092bd59289fe7145"><div class="ttname"><a href="struct_s_i_m___type.html#a5dcd927f581c0770092bd59289fe7145">SIM_Type::SOPT1CFG</a></div><div class="ttdeci">__IO uint32_t SOPT1CFG</div><div class="ttdoc">0004: SOPT1 Configuration Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6246</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_af58c3f35d9f1036282d4e4edabfb77c2"><div class="ttname"><a href="struct_p_o_r_t___type.html#af58c3f35d9f1036282d4e4edabfb77c2">PORT_Type::DFWR</a></div><div class="ttdeci">__IO uint32_t DFWR</div><div class="ttdoc">00C8: Digital Filter Width Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5565</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a1f30106e7fbc8f5a00b586ddfcfe113a"><div class="ttname"><a href="struct_f_t_m___type.html#a1f30106e7fbc8f5a00b586ddfcfe113a">FTM_Type::CnSC</a></div><div class="ttdeci">__IO uint32_t CnSC</div><div class="ttdoc">000C: Channel Status and Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3020</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a5d7825cc57a84230359220fa95b990d0"><div class="ttname"><a href="struct_f_t_m___type.html#a5d7825cc57a84230359220fa95b990d0">FTM_Type::INVCTRL</a></div><div class="ttdeci">__IO uint32_t INVCTRL</div><div class="ttdoc">0090: FTM Inverting Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3040</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ab7b2be4f889b706c67eec2aa19d296d0"><div class="ttname"><a href="struct_d_m_a___type.html#ab7b2be4f889b706c67eec2aa19d296d0">DMA_Type::CEEI</a></div><div class="ttdeci">__O uint8_t CEEI</div><div class="ttdoc">0018: Clear Enable Error Interrupt Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1090</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a5ce23516ce1015c933e19b8ee647c115"><div class="ttname"><a href="struct_e_t_m___type.html#a5ce23516ce1015c933e19b8ee647c115">ETM_Type::PIDR4</a></div><div class="ttdeci">__I uint32_t PIDR4</div><div class="ttdoc">0FD0: Peripheral Identification Register 4 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2081</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a93aca6523df283ed297c2bf8396b6161"><div class="ttname"><a href="struct_f_t_m1___type.html#a93aca6523df283ed297c2bf8396b6161">FTM1_Type::FLTCTRL</a></div><div class="ttdeci">__IO uint32_t FLTCTRL</div><div class="ttdoc">007C: Fault Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3682</div></div>
<div class="ttc" id="struct_e_w_m___type_html"><div class="ttname"><a href="struct_e_w_m___type.html">EWM_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:2471</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a845f63d5c3bdf59235b7d629dc60207a"><div class="ttname"><a href="struct_f_t_m___type.html#a845f63d5c3bdf59235b7d629dc60207a">FTM_Type::SYNCONF</a></div><div class="ttdeci">__IO uint32_t SYNCONF</div><div class="ttdoc">008C: Synchronization Configuration </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3039</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae55deccaad496c16381a65a79c27a0c1"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae55deccaad496c16381a65a79c27a0c1">FTF_ReadCollision_IRQn</a></div><div class="ttdoc">35 Flash Memory Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:62</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a3058b19c540c537a5f8c45bc5da6a5de"><div class="ttname"><a href="struct_d_m_a___type.html#a3058b19c540c537a5f8c45bc5da6a5de">DMA_Type::CERR</a></div><div class="ttdeci">__O uint8_t CERR</div><div class="ttdoc">001E: Clear Error Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1096</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdoc">56 High-Speed Comparator </div><div class="ttdef"><b>Definition:</b> MK22D5.h:81</div></div>
<div class="ttc" id="struct_p_d_b___type_html_ae769221841ab03c4c16643108c5f5a0c"><div class="ttname"><a href="struct_p_d_b___type.html#ae769221841ab03c4c16643108c5f5a0c">PDB_Type::INT</a></div><div class="ttdeci">__IO uint32_t INT</div><div class="ttdoc">0154: DAC Interval n Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5243</div></div>
<div class="ttc" id="struct_i2_c___type_html_a148222c48ca2815cfe85c68a6cff61a7"><div class="ttname"><a href="struct_i2_c___type.html#a148222c48ca2815cfe85c68a6cff61a7">I2C_Type::SMB</a></div><div class="ttdeci">__IO uint8_t SMB</div><div class="ttdoc">0008: SMBus Control and Status register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3930</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a147efe24d7fb3a460223461ecfedc883"><div class="ttname"><a href="struct_c_r_c___type.html#a147efe24d7fb3a460223461ecfedc883">CRC_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdoc">< 0000: (size=0004) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:810</div></div>
<div class="ttc" id="struct_f_m_c___type_html"><div class="ttname"><a href="struct_f_m_c___type.html">FMC_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:2545</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a4d46f571d82c5c84402ed9df3ebf0f2d"><div class="ttname"><a href="struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">ADC_Type::CLP1</a></div><div class="ttdeci">__IO uint32_t CLP1</div><div class="ttdoc">0048: Plus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:287</div></div>
<div class="ttc" id="struct_d_a_c___type_html"><div class="ttname"><a href="struct_d_a_c___type.html">DAC_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:960</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a59f16626de92a6a854215116e38154c8"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a59f16626de92a6a854215116e38154c8">UART1_Type::MA1</a></div><div class="ttdeci">__IO uint8_t MA1</div><div class="ttdoc">0008: Match Address Registers 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7764</div></div>
<div class="ttc" id="struct_e_t_m___type_html_afe78c431916db4ade163e7e556c586c3"><div class="ttname"><a href="struct_e_t_m___type.html#afe78c431916db4ade163e7e556c586c3">ETM_Type::CIDR3</a></div><div class="ttdeci">__I uint32_t CIDR3</div><div class="ttdoc">0FFC: Component Identification Register 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2092</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_ac89857a2cb18752c0ea2b7eeefb64c0c"><div class="ttname"><a href="struct_w_d_o_g___type.html#ac89857a2cb18752c0ea2b7eeefb64c0c">WDOG_Type::PRESC</a></div><div class="ttdeci">__IO uint16_t PRESC</div><div class="ttdoc">0016: Prescaler Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8513</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a3c2b3bd7317c8347410247700bff991f"><div class="ttname"><a href="struct_a_d_c___type.html#a3c2b3bd7317c8347410247700bff991f">ADC_Type::PG</a></div><div class="ttdeci">__IO uint32_t PG</div><div class="ttdoc">002C: Plus-Side Gain Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:280</div></div>
<div class="ttc" id="struct_e_t_f___type_html_ae30a592a74285e08f268633095b87d74"><div class="ttname"><a href="struct_e_t_f___type.html#ae30a592a74285e08f268633095b87d74">ETF_Type::DEVTYPE</a></div><div class="ttdeci">__I uint32_t DEVTYPE</div><div class="ttdoc">0FCC: Device Type Identifier Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1790</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gac45e5675f6f4e6e1dee2273baf245219"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gac45e5675f6f4e6e1dee2273baf245219">I2C1_IRQHandler</a></div><div class="ttdeci">void I2C1_IRQHandler(void)</div><div class="ttdoc">Inter-Integrated Circuit. </div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a3646c45993838988256a45f33ef0e1c8"><div class="ttname"><a href="struct_t_p_i_u___type.html#a3646c45993838988256a45f33ef0e1c8">TPIU_Type::ITATBCTR0</a></div><div class="ttdeci">__I uint32_t ITATBCTR0</div><div class="ttdoc">0EF8: Integration Test ATB Control 0 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7084</div></div>
<div class="ttc" id="struct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:497</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a15a781ea3e00391d0723b3bf3d13444f"><div class="ttname"><a href="struct_f_t_m___type.html#a15a781ea3e00391d0723b3bf3d13444f">FTM_Type::FILTER</a></div><div class="ttdeci">__IO uint32_t FILTER</div><div class="ttdoc">0078: Input Capture Filter Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3034</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a5c8182569d4fb9aa8403e3f5933058a6"><div class="ttname"><a href="struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6">RTC_Type::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdoc">0000: Time Seconds Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5976</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a464e53c6509e80088037269a63565219"><div class="ttname"><a href="struct_d_m_a___type.html#a464e53c6509e80088037269a63565219">DMA_Type::BITER_ELINKYES</a></div><div class="ttdeci">__IO uint16_t BITER_ELINKYES</div><div class="ttdoc">101E: Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1142</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a64e838064f127564420c037cb1facf05"><div class="ttname"><a href="struct_f_t_f_l___type.html#a64e838064f127564420c037cb1facf05">FTFL_Type::FCCOB3</a></div><div class="ttdeci">__IO uint8_t FCCOB3</div><div class="ttdoc">0004: FCCOB 3 - Usually Flash address [7..0] </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2878</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_aa94a3a9f881724ef6ed7658e387aa159"><div class="ttname"><a href="struct_l_l_w_u___type.html#aa94a3a9f881724ef6ed7658e387aa159">LLWU_Type::FILT1</a></div><div class="ttdeci">__IO uint8_t FILT1</div><div class="ttdoc">0008: Pin Filter 1 register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4494</div></div>
<div class="ttc" id="struct_m_c_g___type_html_ade4cb987285cb3307821b43d904adcb6"><div class="ttname"><a href="struct_m_c_g___type.html#ade4cb987285cb3307821b43d904adcb6">MCG_Type::C8</a></div><div class="ttdeci">__IO uint8_t C8</div><div class="ttdoc">000D: Control 8 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4814</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gad9b385a421a5dbd0327ea1e3767b6833"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gad9b385a421a5dbd0327ea1e3767b6833">DMA11_IRQHandler</a></div><div class="ttdeci">void DMA11_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="struct_d_m_a___type_html_ae58a58530d1661b300d5f238ca0a108c"><div class="ttname"><a href="struct_d_m_a___type.html#ae58a58530d1661b300d5f238ca0a108c">DMA_Type::DCHPRI3</a></div><div class="ttdeci">__IO uint8_t DCHPRI3</div><div class="ttdoc">0100: Channel 3 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1105</div></div>
<div class="ttc" id="struct_e_t_f___type_html_ad2116c903a452a6f1cc4b3a02c59768e"><div class="ttname"><a href="struct_e_t_f___type.html#ad2116c903a452a6f1cc4b3a02c59768e">ETF_Type::CLAIMCLR</a></div><div class="ttdeci">__IO uint32_t CLAIMCLR</div><div class="ttdoc">0FA4: Claim Tag Clear Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1783</div></div>
<div class="ttc" id="struct_m_c_m___type_html"><div class="ttname"><a href="struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:5000</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a></div><div class="ttdoc">25 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:52</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a72ef1fa4c505165b8d84f4124153aacd"><div class="ttname"><a href="struct_e_t_m___type.html#a72ef1fa4c505165b8d84f4124153aacd">ETM_Type::LSR</a></div><div class="ttdeci">__I uint32_t LSR</div><div class="ttdoc">0FB4: Lock Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2077</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a7397e1ccace879809b64c8b689a13418"><div class="ttname"><a href="struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">ADC_Type::SC2</a></div><div class="ttdeci">__IO uint32_t SC2</div><div class="ttdoc">0020: Status and Control Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:277</div></div>
<div class="ttc" id="struct_f_t_m___type_html_aafebc28d2a0aa309a2e6eb71cc646c1b"><div class="ttname"><a href="struct_f_t_m___type.html#aafebc28d2a0aa309a2e6eb71cc646c1b">FTM_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdoc">0004: Counter </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3017</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a8d4e0a725169fa8fe22fe55a3d3311a0"><div class="ttname"><a href="struct_p_o_r_t___type.html#a8d4e0a725169fa8fe22fe55a3d3311a0">PORT_Type::DFCR</a></div><div class="ttdeci">__IO uint32_t DFCR</div><div class="ttdoc">00C4: Digital Filter Clock Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5564</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_ac9e28cd551640600df7f64b7a35180d6"><div class="ttname"><a href="struct_f_t_f_l___type.html#ac9e28cd551640600df7f64b7a35180d6">FTFL_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdoc">0002: Flash Security Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2876</div></div>
<div class="ttc" id="struct_i2_s___type_html_a4134a86cc4b66d8d7e59fed43bf833ca"><div class="ttname"><a href="struct_i2_s___type.html#a4134a86cc4b66d8d7e59fed43bf833ca">I2S_Type::TCR2</a></div><div class="ttdeci">__IO uint32_t TCR2</div><div class="ttdoc">0008: SAI Transmit Configuration 2 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4131</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a></div><div class="ttdoc">33 Miscellaneous Control Module </div><div class="ttdef"><b>Definition:</b> MK22D5.h:60</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga8e817e99d2a59e5f48e4ff0c79e7eef5"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga8e817e99d2a59e5f48e4ff0c79e7eef5">I2C0_IRQHandler</a></div><div class="ttdeci">void I2C0_IRQHandler(void)</div><div class="ttdoc">Inter-Integrated Circuit. </div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a0a04b83f4422db29fc3138770a6fa4a5"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a0a04b83f4422db29fc3138770a6fa4a5">UART1_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdoc">0003: Control Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7759</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a28478e01da54c088007371f44451b2d7"><div class="ttname"><a href="struct_f_t_m___type.html#a28478e01da54c088007371f44451b2d7">FTM_Type::PWMLOAD</a></div><div class="ttdeci">__IO uint32_t PWMLOAD</div><div class="ttdoc">0098: FTM PWM Load </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3042</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_ad4ea1558e87a62850b6e2e830a00ca99"><div class="ttname"><a href="struct_f_t_f_l___type.html#ad4ea1558e87a62850b6e2e830a00ca99">FTFL_Type::FCCOBB</a></div><div class="ttdeci">__IO uint8_t FCCOBB</div><div class="ttdoc">000C: FCCOB B - Usually Data Byte 7 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2886</div></div>
<div class="ttc" id="struct_f_p_b___type_html_ab77b4864da3901a8851ebe0b4984664d"><div class="ttname"><a href="struct_f_p_b___type.html#ab77b4864da3901a8851ebe0b4984664d">FPB_Type::REMAP</a></div><div class="ttdeci">__IO uint32_t REMAP</div><div class="ttdoc">0004: FlashPatch Remap Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2727</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a93f2183d7dd58677141d9d93cd7d09c3"><div class="ttname"><a href="struct_w_d_o_g___type.html#a93f2183d7dd58677141d9d93cd7d09c3">WDOG_Type::RSTCNT</a></div><div class="ttdeci">__IO uint16_t RSTCNT</div><div class="ttdoc">0014: Reset Count Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8512</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a355a3f3817c37672f8002af34e56cc19"><div class="ttname"><a href="struct_f_t_m1___type.html#a355a3f3817c37672f8002af34e56cc19">FTM1_Type::FILTER</a></div><div class="ttdeci">__IO uint32_t FILTER</div><div class="ttdoc">0078: Input Capture Filter Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3681</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_ad4b6f00886369dc22df256e6702eda21"><div class="ttname"><a href="struct_f_t_m1___type.html#ad4b6f00886369dc22df256e6702eda21">FTM1_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdoc">0004: Counter </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3663</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6850b1b7108ace2b7369a0f07a31db57"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a></div><div class="ttdoc">61 Carrier Modulator Transmitter </div><div class="ttdef"><b>Definition:</b> MK22D5.h:86</div></div>
<div class="ttc" id="struct_e_t_f___type_html_ae4b7bca6a55d5035355ac30fd4da2e5f"><div class="ttname"><a href="struct_e_t_f___type.html#ae4b7bca6a55d5035355ac30fd4da2e5f">ETF_Type::PIDR6</a></div><div class="ttdeci">__I uint32_t PIDR6</div><div class="ttdoc">0FD8: Peripheral Identification Register 6 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1793</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a75585e058ea7e2429ac11b11f8ba6b02"><div class="ttname"><a href="struct_t_p_i_u___type.html#a75585e058ea7e2429ac11b11f8ba6b02">TPIU_Type::CID1</a></div><div class="ttdeci">__I uint32_t CID1</div><div class="ttdoc">0FF4: Component Identification Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7102</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6195cc174d28b297fe7652bf1663311"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a></div><div class="ttdoc">67 Periodic Interrupt Timer </div><div class="ttdef"><b>Definition:</b> MK22D5.h:92</div></div>
<div class="ttc" id="struct_i2_c___type_html_a25bd966a745df11edd849836e17a2457"><div class="ttname"><a href="struct_i2_c___type.html#a25bd966a745df11edd849836e17a2457">I2C_Type::A2</a></div><div class="ttdeci">__IO uint8_t A2</div><div class="ttdoc">0009: Address Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3931</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a2a04fc38ab8e81ca525370cd50d16ab9"><div class="ttname"><a href="struct_t_p_i_u___type.html#a2a04fc38ab8e81ca525370cd50d16ab9">TPIU_Type::RESERVED7</a></div><div class="ttdeci">__I uint32_t RESERVED7</div><div class="ttdef"><b>Definition:</b> MK22D5.h:7092</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga3c28275a520e6079bddf9a53b1cd4a5b"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga3c28275a520e6079bddf9a53b1cd4a5b">DMA5_IRQHandler</a></div><div class="ttdeci">void DMA5_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a225a9dc38ad9ee0963481c50d004e745"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a225a9dc38ad9ee0963481c50d004e745">UART1_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdoc">0002: Control Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7758</div></div>
<div class="ttc" id="struct_d_a_c___type_html_ad8322a8c7a81901521c43219cb6fbca6"><div class="ttname"><a href="struct_d_a_c___type.html#ad8322a8c7a81901521c43219cb6fbca6">DAC_Type::DATH</a></div><div class="ttdeci">__IO uint8_t DATH</div><div class="ttdoc">0001: Data High Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:964</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a089c1cc67b67d8cc7ac213a28d317bf8"><div class="ttname"><a href="struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">ADC_Type::CFG2</a></div><div class="ttdeci">__IO uint32_t CFG2</div><div class="ttdoc">000C: Configuration Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:273</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gad3a352fcb073b37fdb01dbdb529de71a"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gad3a352fcb073b37fdb01dbdb529de71a">DMA0_IRQHandler</a></div><div class="ttdeci">void DMA0_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdoc">62 Real Time Clock </div><div class="ttdef"><b>Definition:</b> MK22D5.h:87</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gaa5e6fd030a47521334eece5a0d04a234"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gaa5e6fd030a47521334eece5a0d04a234">FTM2_IRQHandler</a></div><div class="ttdeci">void FTM2_IRQHandler(void)</div><div class="ttdoc">FlexTimer Module. </div></div>
<div class="ttc" id="struct_w_d_o_g___type_html"><div class="ttname"><a href="struct_w_d_o_g___type.html">WDOG_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:8486</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a47763017202bec732ed0b9fe089f0820"><div class="ttname"><a href="struct_c_m_p___type.html#a47763017202bec732ed0b9fe089f0820">CMP_Type::CR1</a></div><div class="ttdeci">__IO uint8_t CR1</div><div class="ttdoc">0001: CMP Control Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:499</div></div>
<div class="ttc" id="system_8h_html"><div class="ttname"><a href="system_8h.html">system.h</a></div><div class="ttdoc">System initialisation routines. </div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gac8ba3c29e77d54b76ad0cbd5184c10a2"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gac8ba3c29e77d54b76ad0cbd5184c10a2">UART0_ERR_IRQHandler</a></div><div class="ttdeci">void UART0_ERR_IRQHandler(void)</div><div class="ttdoc">Serial Communication Interface. </div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ad807dc965307ce5a463d79158802b3a3"><div class="ttname"><a href="struct_u_a_r_t___type.html#ad807dc965307ce5a463d79158802b3a3">UART_Type::C5</a></div><div class="ttdeci">__IO uint8_t C5</div><div class="ttdoc">000B: Control Register 5 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7342</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a75f73e40c190608f2e535fee8562cae0"><div class="ttname"><a href="struct_e_t_f___type.html#a75f73e40c190608f2e535fee8562cae0">ETF_Type::LAR</a></div><div class="ttdeci">__O uint32_t LAR</div><div class="ttdoc">0FB0: Lock Access Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1785</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_acd53b65af524f9b87c0dc07ccfb922cc"><div class="ttname"><a href="struct_u_a_r_t___type.html#acd53b65af524f9b87c0dc07ccfb922cc">UART_Type::PFIFO</a></div><div class="ttdeci">__IO uint8_t PFIFO</div><div class="ttdoc">0010: FIFO Parameters </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7347</div></div>
<div class="ttc" id="struct_r_c_m___type_html_ad0261f1d5010d46de000a3a9714b4c6d"><div class="ttname"><a href="struct_r_c_m___type.html#ad0261f1d5010d46de000a3a9714b4c6d">RCM_Type::RPFC</a></div><div class="ttdeci">__IO uint8_t RPFC</div><div class="ttdoc">0004: Reset Pin Filter Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5753</div></div>
<div class="ttc" id="struct_o_s_c___type_html"><div class="ttname"><a href="struct_o_s_c___type.html">OSC_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:5161</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a5349f4d9e597785accb2d8b88f8fb025"><div class="ttname"><a href="struct_e_t_m___type.html#a5349f4d9e597785accb2d8b88f8fb025">ETM_Type::PIDR3</a></div><div class="ttdeci">__I uint32_t PIDR3</div><div class="ttdoc">0FEC: Peripheral Identification Register 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2088</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_aa03eba1524fbb63a8756918660b9a40c"><div class="ttname"><a href="struct_f_t_f_l___type.html#aa03eba1524fbb63a8756918660b9a40c">FTFL_Type::FCCOB7</a></div><div class="ttdeci">__IO uint8_t FCCOB7</div><div class="ttdoc">0008: FCCOB 7 - Usually Data Byte 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2882</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a269fc0ec9450f3e86b2acddef2db7999"><div class="ttname"><a href="struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999">GPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdoc">0010: Port Data Input Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3785</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8b7bac6898a42e6dadf89d7c8b07baaa"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a></div><div class="ttdoc">37 Low Leakage Wakeup </div><div class="ttdef"><b>Definition:</b> MK22D5.h:64</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a5ca000d35b1703c42a6e4891486fb93b"><div class="ttname"><a href="struct_e_t_m___type.html#a5ca000d35b1703c42a6e4891486fb93b">ETM_Type::CIDR2</a></div><div class="ttdeci">__I uint32_t CIDR2</div><div class="ttdoc">0FF8: Component Identification Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2091</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdoc">3 Hard Fault, all classes of Fault </div><div class="ttdef"><b>Definition:</b> MK22D5.h:34</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a3dc100726a9a88d688a9e959ba58fecb"><div class="ttname"><a href="struct_e_t_f___type.html#a3dc100726a9a88d688a9e959ba58fecb">ETF_Type::PIDR0</a></div><div class="ttdeci">__I uint32_t PIDR0</div><div class="ttdoc">0FE0: Peripheral Identification Register 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1795</div></div>
<div class="ttc" id="struct_i2_c___type_html_a545035e76e1c914229d2a60cce227fa0"><div class="ttname"><a href="struct_i2_c___type.html#a545035e76e1c914229d2a60cce227fa0">I2C_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdoc">0004: Data I/O register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3926</div></div>
<div class="ttc" id="struct_s_m_c___type_html_aae7ce3860f0e8c664e2e345e8936dbdc"><div class="ttname"><a href="struct_s_m_c___type.html#aae7ce3860f0e8c664e2e345e8936dbdc">SMC_Type::STOPCTRL</a></div><div class="ttdeci">__IO uint8_t STOPCTRL</div><div class="ttdoc">< 0000: (size=0001) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6600</div></div>
<div class="ttc" id="struct_n_v___type_html"><div class="ttname"><a href="struct_n_v___type.html">NV_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:5061</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_adabb3da86203da482a4f2e0b4e96588c"><div class="ttname"><a href="struct_t_p_i_u___type.html#adabb3da86203da482a4f2e0b4e96588c">TPIU_Type::TRIGGER</a></div><div class="ttdeci">__I uint32_t TRIGGER</div><div class="ttdoc">0EE8: Trigger Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7080</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a7354e8844f8eabbe072fd015e5f321a6"><div class="ttname"><a href="struct_a_d_c___type.html#a7354e8844f8eabbe072fd015e5f321a6">ADC_Type::CLMD</a></div><div class="ttdeci">__IO uint32_t CLMD</div><div class="ttdoc">0054: Minus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:290</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a52920de03a5d8c8e4085ebf9f10aa5fd"><div class="ttname"><a href="struct_m_c_g___type.html#a52920de03a5d8c8e4085ebf9f10aa5fd">MCG_Type::C7</a></div><div class="ttdeci">__IO uint8_t C7</div><div class="ttdoc">000C: Control 7 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4813</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a093d9b4052a399ff21b6694034333f08"><div class="ttname"><a href="struct_u_s_b___type.html#a093d9b4052a399ff21b6694034333f08">USB_Type::CONTROL</a></div><div class="ttdeci">__IO uint8_t CONTROL</div><div class="ttdoc">0108: USB OTG Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7939</div></div>
<div class="ttc" id="struct_n_v___type_html_a84e62b140feac9fcae8b251607c814e7"><div class="ttname"><a href="struct_n_v___type.html#a84e62b140feac9fcae8b251607c814e7">NV_Type::BACKKEY0</a></div><div class="ttdeci">__I uint8_t BACKKEY0</div><div class="ttdoc">0003: Backdoor Comparison Key 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5065</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a546abcdcfe7309b51a89ae73612a02a0"><div class="ttname"><a href="struct_r_c_m___type.html#a546abcdcfe7309b51a89ae73612a02a0">RCM_Type::MR</a></div><div class="ttdeci">__I uint8_t MR</div><div class="ttdoc">0007: Mode Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5756</div></div>
<div class="ttc" id="struct_s_p_i___type_html_a651ac70598a7c82ab57fc9eb672f3d70"><div class="ttname"><a href="struct_s_p_i___type.html#a651ac70598a7c82ab57fc9eb672f3d70">SPI_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdoc">0000: Module Configuration Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6702</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a13450abe2f8043f2aecce60a002afa2b"><div class="ttname"><a href="struct_f_t_f_l___type.html#a13450abe2f8043f2aecce60a002afa2b">FTFL_Type::FCCOB5</a></div><div class="ttdeci">__IO uint8_t FCCOB5</div><div class="ttdoc">000A: FCCOB 5 - Usually Data Byte 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2884</div></div>
<div class="ttc" id="struct_c_m_t___type_html_ad5ddf20a0c59f22da1def98165827ae6"><div class="ttname"><a href="struct_c_m_t___type.html#ad5ddf20a0c59f22da1def98165827ae6">CMT_Type::CGL2</a></div><div class="ttdeci">__IO uint8_t CGL2</div><div class="ttdoc">0003: Carrier Generator Low Data Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:645</div></div>
<div class="ttc" id="struct_u_s_b___type_html_adb73c0ed8ec05b05499d164fee6a6d9c"><div class="ttname"><a href="struct_u_s_b___type.html#adb73c0ed8ec05b05499d164fee6a6d9c">USB_Type::OTGSTAT</a></div><div class="ttdeci">__IO uint8_t OTGSTAT</div><div class="ttdoc">0018: OTG Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7899</div></div>
<div class="ttc" id="struct_i2_c___type_html_a162318256d0b1b10410f02ffee1faeb3"><div class="ttname"><a href="struct_i2_c___type.html#a162318256d0b1b10410f02ffee1faeb3">I2C_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdoc">0003: Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3925</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a33ddb4989093727ebbeaabdcbb30a9be"><div class="ttname"><a href="struct_u_s_b___type.html#a33ddb4989093727ebbeaabdcbb30a9be">USB_Type::OTGISTAT</a></div><div class="ttdeci">__IO uint8_t OTGISTAT</div><div class="ttdoc">0010: OTG Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7895</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_a028141d09201ce9b9f118f0c5b0b6356"><div class="ttname"><a href="struct_u_a_r_t1___type.html#a028141d09201ce9b9f118f0c5b0b6356">UART1_Type::RWFIFO</a></div><div class="ttdeci">__IO uint8_t RWFIFO</div><div class="ttdoc">0015: FIFO Receive Watermark </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7777</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a669ea2d1371abbcd552de208ea9230bc"><div class="ttname"><a href="struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc">GPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdoc">0004: Port Set Output Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3782</div></div>
<div class="ttc" id="struct_d_m_a___type_html_aab9ede03d6ba0d3a9b7f6af5f87b8ee0"><div class="ttname"><a href="struct_d_m_a___type.html#aab9ede03d6ba0d3a9b7f6af5f87b8ee0">DMA_Type::RESERVED0</a></div><div class="ttdeci">__I uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK22D5.h:1086</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga3e5ddb3df0d62f2dc357e64a3f04a6ce"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga3e5ddb3df0d62f2dc357e64a3f04a6ce">SVC_Handler</a></div><div class="ttdeci">void SVC_Handler(void)</div><div class="ttdoc">System Service Call via SVC instruction. </div></div>
<div class="ttc" id="struct_e_t_m___type_html_a94e4abf9aea63e05dc7d921ec3a23384"><div class="ttname"><a href="struct_e_t_m___type.html#a94e4abf9aea63e05dc7d921ec3a23384">ETM_Type::DEVTYPE</a></div><div class="ttdeci">__I uint32_t DEVTYPE</div><div class="ttdoc">0FCC: CoreSight Device Type Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2080</div></div>
<div class="ttc" id="struct_u_s_b___type_html_af2c91cae21a7dc71675b828c242ff14a"><div class="ttname"><a href="struct_u_s_b___type.html#af2c91cae21a7dc71675b828c242ff14a">USB_Type::BDTPAGE2</a></div><div class="ttdeci">__IO uint8_t BDTPAGE2</div><div class="ttdoc">00B0: BDT Page Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7927</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a11f8029e735f8e5a5747eae9c4ab666c"><div class="ttname"><a href="struct_w_d_o_g___type.html#a11f8029e735f8e5a5747eae9c4ab666c">WDOG_Type::STCTRLH</a></div><div class="ttdeci">__IO uint16_t STCTRLH</div><div class="ttdoc">0000: Status and Control Register High </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8487</div></div>
<div class="ttc" id="struct_u_s_b___type_html"><div class="ttname"><a href="struct_u_s_b___type.html">USB_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:7886</div></div>
<div class="ttc" id="struct_c_m_t___type_html_a691ca71ac3ecfde5c5f2c9ed46f96338"><div class="ttname"><a href="struct_c_m_t___type.html#a691ca71ac3ecfde5c5f2c9ed46f96338">CMT_Type::DMA</a></div><div class="ttdeci">__IO uint8_t DMA</div><div class="ttdoc">000B: Direct Memory Access </div><div class="ttdef"><b>Definition:</b> MK22D5.h:653</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdoc">12 Debug Monitor </div><div class="ttdef"><b>Definition:</b> MK22D5.h:39</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a14c6a2f459fc20c01ce6d9064c4aa107"><div class="ttname"><a href="struct_t_p_i_u___type.html#a14c6a2f459fc20c01ce6d9064c4aa107">TPIU_Type::PID2</a></div><div class="ttdeci">__I uint32_t PID2</div><div class="ttdoc">0FE8: Peripheral Identification Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7099</div></div>
<div class="ttc" id="struct_e_t_f___type_html_aa980b6f8f4b56ecaed4383d5d382cefc"><div class="ttname"><a href="struct_e_t_f___type.html#aa980b6f8f4b56ecaed4383d5d382cefc">ETF_Type::CIDR3</a></div><div class="ttdeci">__I uint32_t CIDR3</div><div class="ttdoc">0FFC: Component Identification Register 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1802</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a60b7ef52775eb2e3a56852fdeacc0975"><div class="ttname"><a href="struct_d_m_a___type.html#a60b7ef52775eb2e3a56852fdeacc0975">DMA_Type::CSR</a></div><div class="ttdeci">__IO uint16_t CSR</div><div class="ttdoc">101C: Control and Status </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1139</div></div>
<div class="ttc" id="struct_e_t_f___type_html"><div class="ttname"><a href="struct_e_t_f___type.html">ETF_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:1771</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga3812b0e37a90b9ae6fe99f8461292588"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga3812b0e37a90b9ae6fe99f8461292588">CMP1_IRQHandler</a></div><div class="ttdeci">void CMP1_IRQHandler(void)</div><div class="ttdoc">High-Speed Comparator. </div></div>
<div class="ttc" id="struct_e_t_f___type_html_a7564be809cdd38cdbe7c29b96449bae6"><div class="ttname"><a href="struct_e_t_f___type.html#a7564be809cdd38cdbe7c29b96449bae6">ETF_Type::RESERVED1</a></div><div class="ttdeci">__I uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK22D5.h:1779</div></div>
<div class="ttc" id="struct_f_p_b___type_html_a62d67a0c35d0a80491245a97c30d2be3"><div class="ttname"><a href="struct_f_p_b___type.html#a62d67a0c35d0a80491245a97c30d2be3">FPB_Type::PID2</a></div><div class="ttdeci">__I uint32_t PID2</div><div class="ttdoc">0FE8: Peripheral Identification Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2736</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a4f166fa14fced292d6915d18163db07d"><div class="ttname"><a href="struct_e_t_f___type.html#a4f166fa14fced292d6915d18163db07d">ETF_Type::PIDR2</a></div><div class="ttdeci">__I uint32_t PIDR2</div><div class="ttdoc">0FE8: Peripheral Identification Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1797</div></div>
<div class="ttc" id="struct_s_p_i___type_html_a05364b40687e08bc41dac6e8c36c902e"><div class="ttname"><a href="struct_s_p_i___type.html#a05364b40687e08bc41dac6e8c36c902e">SPI_Type::POPR</a></div><div class="ttdeci">__I uint32_t POPR</div><div class="ttdoc">0038: POP RX FIFO Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6716</div></div>
<div class="ttc" id="struct_f_m_c___type_html_a82892416486ec3c1b898f3c17542fe72"><div class="ttname"><a href="struct_f_m_c___type.html#a82892416486ec3c1b898f3c17542fe72">FMC_Type::S0</a></div><div class="ttdeci">__IO uint32_t S0</div><div class="ttdoc">0100: Cache Tag Storage </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2551</div></div>
<div class="ttc" id="struct_f_p_b___type_html_a3657c1d3ec328fa170c1384d36bbccfc"><div class="ttname"><a href="struct_f_p_b___type.html#a3657c1d3ec328fa170c1384d36bbccfc">FPB_Type::CID1</a></div><div class="ttdeci">__I uint32_t CID1</div><div class="ttdoc">0FF4: Component Identification Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2739</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_aaefdf66d5b1fa972353e74c01dbbfa95"><div class="ttname"><a href="struct_u_a_r_t___type.html#aaefdf66d5b1fa972353e74c01dbbfa95">UART_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdoc">000A: Control Register 4 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7341</div></div>
<div class="ttc" id="struct_n_v___type_html_a99c28a1d24b507ca392b62abd7326c22"><div class="ttname"><a href="struct_n_v___type.html#a99c28a1d24b507ca392b62abd7326c22">NV_Type::BACKKEY3</a></div><div class="ttdeci">__I uint8_t BACKKEY3</div><div class="ttdoc">0000: Backdoor Comparison Key 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5062</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a489387ac9d4be5362f1eff250b49c880"><div class="ttname"><a href="struct_f_t_m1___type.html#a489387ac9d4be5362f1eff250b49c880">FTM1_Type::INVCTRL</a></div><div class="ttdeci">__IO uint32_t INVCTRL</div><div class="ttdoc">0090: FTM Inverting Control </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3687</div></div>
<div class="ttc" id="struct_p_d_b___type_html_a27b752c3fb14fa47cda9b911dda18eb5"><div class="ttname"><a href="struct_p_d_b___type.html#a27b752c3fb14fa47cda9b911dda18eb5">PDB_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdoc">0000: Status and Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5230</div></div>
<div class="ttc" id="struct_p_i_t___type_html"><div class="ttname"><a href="struct_p_i_t___type.html">PIT_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:5384</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a7271c06f949d448fa10196e2bb10bd93"><div class="ttname"><a href="struct_u_s_b___type.html#a7271c06f949d448fa10196e2bb10bd93">USB_Type::ADDINFO</a></div><div class="ttdeci">__I uint8_t ADDINFO</div><div class="ttdoc">000C: Peripheral Additional Info Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7893</div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:1715</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a8fe6753c8c1b8b375382f8cf62a91b3b"><div class="ttname"><a href="struct_f_t_m1___type.html#a8fe6753c8c1b8b375382f8cf62a91b3b">FTM1_Type::FLTPOL</a></div><div class="ttdeci">__IO uint32_t FLTPOL</div><div class="ttdoc">0088: FTM Fault Input Polarity </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3685</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a6a16a2d49b11f46bd5874de212f1899e"><div class="ttname"><a href="struct_s_i_m___type.html#a6a16a2d49b11f46bd5874de212f1899e">SIM_Type::FCFG2</a></div><div class="ttdeci">__I uint32_t FCFG2</div><div class="ttdoc">1050: Flash Configuration Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6264</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_ac2888973d6a493c466a71a84dd2bc7f4"><div class="ttname"><a href="struct_t_p_i_u___type.html#ac2888973d6a493c466a71a84dd2bc7f4">TPIU_Type::FIFODATA1</a></div><div class="ttdeci">__I uint32_t FIFODATA1</div><div class="ttdoc">0EFC: FIFODATA1 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7085</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ab718ffaf4897a4eec35a15790bae8806"><div class="ttname"><a href="struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806">RTC_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdoc">0004: Time Prescaler Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5977</div></div>
<div class="ttc" id="struct_c_r_c___type_html_aae78053e4972b46bf73418b5ddf528c6"><div class="ttname"><a href="struct_c_r_c___type.html#aae78053e4972b46bf73418b5ddf528c6">CRC_Type::GPOLYL</a></div><div class="ttdeci">__IO uint16_t GPOLYL</div><div class="ttdoc">< 0000: (size=0002) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:794</div></div>
<div class="ttc" id="struct_a_d_c___type_html_aca49bcd5d7bc64184e106decf4e7f750"><div class="ttname"><a href="struct_a_d_c___type.html#aca49bcd5d7bc64184e106decf4e7f750">ADC_Type::CV2</a></div><div class="ttdeci">__IO uint32_t CV2</div><div class="ttdoc">001C: Compare Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:276</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a></div><div class="ttdoc">80 Software interrupt </div><div class="ttdef"><b>Definition:</b> MK22D5.h:104</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a05dbe5a58fdd0aed9449eb30811dc1a7"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a05dbe5a58fdd0aed9449eb30811dc1a7">WDOG_IRQn</a></div><div class="ttdoc">38 External Watchdog Monitor </div><div class="ttdef"><b>Definition:</b> MK22D5.h:65</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a68de61da3c04bd88a968d748710a6594"><div class="ttname"><a href="struct_t_p_i_u___type.html#a68de61da3c04bd88a968d748710a6594">TPIU_Type::DEVID</a></div><div class="ttdeci">__I uint32_t DEVID</div><div class="ttdoc">0FC8: TPIU_DEVID Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7091</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a41c2f97f119eb1dd547798cc9feae387"><div class="ttname"><a href="struct_t_p_i_u___type.html#a41c2f97f119eb1dd547798cc9feae387">TPIU_Type::ACPR</a></div><div class="ttdeci">__IO uint32_t ACPR</div><div class="ttdoc">0010: Asynchronous Clock Prescaler Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7072</div></div>
<div class="ttc" id="struct_e_t_m___type_html_aa81484a692fb99d7b2d08e012e121759"><div class="ttname"><a href="struct_e_t_m___type.html#aa81484a692fb99d7b2d08e012e121759">ETM_Type::PIDR5</a></div><div class="ttdeci">__I uint32_t PIDR5</div><div class="ttdoc">0FD4: Peripheral Identification Register 5 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2082</div></div>
<div class="ttc" id="struct_p_m_c___type_html_abc2abe9e83245fcd84da5a78bbea23ea"><div class="ttname"><a href="struct_p_m_c___type.html#abc2abe9e83245fcd84da5a78bbea23ea">PMC_Type::LVDSC2</a></div><div class="ttdeci">__IO uint8_t LVDSC2</div><div class="ttdoc">0001: Low Voltage Status and Control 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5468</div></div>
<div class="ttc" id="struct_v_r_e_f___type_html_a93380066788c4a4c715990e2d34ec5b1"><div class="ttname"><a href="struct_v_r_e_f___type.html#a93380066788c4a4c715990e2d34ec5b1">VREF_Type::SC</a></div><div class="ttdeci">__IO uint8_t SC</div><div class="ttdoc">0001: Status and Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8418</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga8ee1adda3a06d3f5b2a5294f10d41417"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga8ee1adda3a06d3f5b2a5294f10d41417">UART3_ERR_IRQHandler</a></div><div class="ttdeci">void UART3_ERR_IRQHandler(void)</div><div class="ttdoc">Serial Communication Interface. </div></div>
<div class="ttc" id="struct_a_d_c___type_html_a8700ba0357efc8ee2066ff4906a196b2"><div class="ttname"><a href="struct_a_d_c___type.html#a8700ba0357efc8ee2066ff4906a196b2">ADC_Type::CLM0</a></div><div class="ttdeci">__IO uint32_t CLM0</div><div class="ttdoc">006C: Minus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:296</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a762750e61f8a71eae4ee81d9cc02fc51"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a762750e61f8a71eae4ee81d9cc02fc51">LPTMR_Type::PSR</a></div><div class="ttdeci">__IO uint32_t PSR</div><div class="ttdoc">0004: Prescale Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4713</div></div>
<div class="ttc" id="struct_f_t_m___type_html"><div class="ttname"><a href="struct_f_t_m___type.html">FTM_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:3015</div></div>
<div class="ttc" id="struct_s_p_i___type_html_a6c80b733dbeb338bd00a076a787d1586"><div class="ttname"><a href="struct_s_p_i___type.html#a6c80b733dbeb338bd00a076a787d1586">SPI_Type::PUSHR</a></div><div class="ttdeci">__IO uint32_t PUSHR</div><div class="ttdoc">< 0000: (size=0004) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6713</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a3427fbd07b693e2c8d95a79d481b694d"><div class="ttname"><a href="struct_s_i_m___type.html#a3427fbd07b693e2c8d95a79d481b694d">SIM_Type::CLKDIV1</a></div><div class="ttdeci">__IO uint32_t CLKDIV1</div><div class="ttdoc">1044: System Clock Divider Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6261</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ac468a90e025787b52d04e6bcd4bb3b27"><div class="ttname"><a href="struct_d_m_a___type.html#ac468a90e025787b52d04e6bcd4bb3b27">DMA_Type::DOFF</a></div><div class="ttdeci">__IO uint16_t DOFF</div><div class="ttdoc">1014: Signed Destination Address Offset </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1133</div></div>
<div class="ttc" id="struct_p_i_t___type_html_ac2befe5f01ae11bccda33a84cff453b0"><div class="ttname"><a href="struct_p_i_t___type.html#ac2befe5f01ae11bccda33a84cff453b0">PIT_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdoc">0000: Module Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5385</div></div>
<div class="ttc" id="struct_m_c_g___type_html_ae7fd66f5044019cbefcbad17507eaaef"><div class="ttname"><a href="struct_m_c_g___type.html#ae7fd66f5044019cbefcbad17507eaaef">MCG_Type::RESERVED1</a></div><div class="ttdeci">__I uint8_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK22D5.h:4810</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a6104d5cb2cfdbb50d0dd70b870b1a993"><div class="ttname"><a href="struct_t_p_i_u___type.html#a6104d5cb2cfdbb50d0dd70b870b1a993">TPIU_Type::PID6</a></div><div class="ttdeci">__I uint32_t PID6</div><div class="ttdoc">0FD8: Peripheral Identification Register 6 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7095</div></div>
<div class="ttc" id="struct_s_i_m___type_html_ab35fe0b2593c29a2fd320cf4a667094c"><div class="ttname"><a href="struct_s_i_m___type.html#ab35fe0b2593c29a2fd320cf4a667094c">SIM_Type::SCGC4</a></div><div class="ttdeci">__IO uint32_t SCGC4</div><div class="ttdoc">1034: System Clock Gating Control Register 4 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6257</div></div>
<div class="ttc" id="struct_s_p_i___type_html_ad088a564a1fe1bdbf211c57a2a782139"><div class="ttname"><a href="struct_s_p_i___type.html#ad088a564a1fe1bdbf211c57a2a782139">SPI_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdoc">002C: Status register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6710</div></div>
<div class="ttc" id="struct_i2_s___type_html_aec34525af6f820dc003963ede5542ef1"><div class="ttname"><a href="struct_i2_s___type.html#aec34525af6f820dc003963ede5542ef1">I2S_Type::MDR</a></div><div class="ttdeci">__IO uint32_t MDR</div><div class="ttdoc">0104: SAI MCLK Divide Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4156</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a48ca452619d8ae3d25e6f3207c39e84a"><div class="ttname"><a href="struct_e_t_m___type.html#a48ca452619d8ae3d25e6f3207c39e84a">ETM_Type::PIDR6</a></div><div class="ttdeci">__I uint32_t PIDR6</div><div class="ttdoc">0FD8: Peripheral Identification Register 6 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2083</div></div>
<div class="ttc" id="struct_f_t_m___type_html_aeb4a6a58257ebece333d61778bde756c"><div class="ttname"><a href="struct_f_t_m___type.html#aeb4a6a58257ebece333d61778bde756c">FTM_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdoc">0008: Modulo </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3018</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a449e78f6ff13d0f186b722a140027d6b"><div class="ttname"><a href="struct_r_c_m___type.html#a449e78f6ff13d0f186b722a140027d6b">RCM_Type::RPFW</a></div><div class="ttdeci">__IO uint8_t RPFW</div><div class="ttdoc">0005: Reset Pin Filter Width Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5754</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a></div><div class="ttdoc">23 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:50</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ac13e6db552f61befb71ea95d93af7dee"><div class="ttname"><a href="struct_u_a_r_t___type.html#ac13e6db552f61befb71ea95d93af7dee">UART_Type::TL7816</a></div><div class="ttdeci">__IO uint8_t TL7816</div><div class="ttdoc">001F: 7816 Transmit Length Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7365</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a2faa1a941df29a62e9288aceefa22c4a"><div class="ttname"><a href="struct_t_p_i_u___type.html#a2faa1a941df29a62e9288aceefa22c4a">TPIU_Type::FFCR</a></div><div class="ttdeci">__IO uint32_t FFCR</div><div class="ttdoc">0304: Formatter and Flush Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7077</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_aeec890d71762ab0740e26d25011e2046"><div class="ttname"><a href="struct_f_t_f_l___type.html#aeec890d71762ab0740e26d25011e2046">FTFL_Type::FCCOB4</a></div><div class="ttdeci">__IO uint8_t FCCOB4</div><div class="ttdoc">000B: FCCOB 4 - Usually Data Byte 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2885</div></div>
<div class="ttc" id="struct_r_f_v_b_a_t___type_html"><div class="ttname"><a href="struct_r_f_v_b_a_t___type.html">RFVBAT_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:5916</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a3673a8cdd4cf80d15491e56214ee3124"><div class="ttname"><a href="struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124">SIM_Type::UIDMH</a></div><div class="ttdeci">__I uint32_t UIDMH</div><div class="ttdoc">1058: Unique Identification Register Mid-High </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6266</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:4711</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html_a3a2cb0f60abc115c51cf3124ef86e5a0"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html#a3a2cb0f60abc115c51cf3124ef86e5a0">USBDCD_Type::CONTROL</a></div><div class="ttdeci">__IO uint32_t CONTROL</div><div class="ttdoc">0000: Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8305</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga485e133ae28dd0bbe3b19126fe4976b7"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga485e133ae28dd0bbe3b19126fe4976b7">DMA6_IRQHandler</a></div><div class="ttdeci">void DMA6_IRQHandler(void)</div><div class="ttdoc">Direct memory access controller. </div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a82d811085ff9f014e2412f0306ca99cc"><div class="ttname"><a href="struct_u_a_r_t___type.html#a82d811085ff9f014e2412f0306ca99cc">UART_Type::BDL</a></div><div class="ttdeci">__IO uint8_t BDL</div><div class="ttdoc">0001: Baud Rate Register: Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7332</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a47d6d877c8d3ddc7febc7314cf1a0376"><div class="ttname"><a href="struct_c_m_p___type.html#a47d6d877c8d3ddc7febc7314cf1a0376">CMP_Type::FPR</a></div><div class="ttdeci">__IO uint8_t FPR</div><div class="ttdoc">0002: CMP Filter Period Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:500</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_ae7ae37964c8f1211da8b171f7136bbf8"><div class="ttname"><a href="struct_u_a_r_t1___type.html#ae7ae37964c8f1211da8b171f7136bbf8">UART1_Type::ED</a></div><div class="ttdeci">__I uint8_t ED</div><div class="ttdoc">000C: Extended Data Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7768</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga61703b70458b98d8da7499a66ecb5caf"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga61703b70458b98d8da7499a66ecb5caf">DMA_Error_IRQHandler</a></div><div class="ttdeci">void DMA_Error_IRQHandler(void)</div><div class="ttdoc">DMA error interrupt all channels. </div></div>
<div class="ttc" id="struct_s_m_c___type_html"><div class="ttname"><a href="struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:6596</div></div>
<div class="ttc" id="struct_d_a_c___type_html_acee3e246d2964c0a7165755319ad8d72"><div class="ttname"><a href="struct_d_a_c___type.html#acee3e246d2964c0a7165755319ad8d72">DAC_Type::SR</a></div><div class="ttdeci">__IO uint8_t SR</div><div class="ttdoc">0020: Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:968</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a1995ae7c6cbcede0825d67e2fc3505ca"><div class="ttname"><a href="struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca">SIM_Type::UIDML</a></div><div class="ttdeci">__I uint32_t UIDML</div><div class="ttdoc">105C: Unique Identification Register Mid Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6267</div></div>
<div class="ttc" id="struct_f_t_m___type_html_aa89cff385d101610ed0d60e0a0b50c6c"><div class="ttname"><a href="struct_f_t_m___type.html#aa89cff385d101610ed0d60e0a0b50c6c">FTM_Type::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdoc">0050: Capture and Compare Status </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3024</div></div>
<div class="ttc" id="struct_m_c_g___type_html_ab94b0f073b5f69bc2cdfa61f7fd0a992"><div class="ttname"><a href="struct_m_c_g___type.html#ab94b0f073b5f69bc2cdfa61f7fd0a992">MCG_Type::C5</a></div><div class="ttdeci">__IO uint8_t C5</div><div class="ttdoc">0004: Control 5 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4805</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga7b41e7f9ad73d79da169067adba82e09"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga7b41e7f9ad73d79da169067adba82e09">I2S0_Rx_IRQHandler</a></div><div class="ttdeci">void I2S0_Rx_IRQHandler(void)</div><div class="ttdoc">Synchronous Serial Interface. </div></div>
<div class="ttc" id="struct_s_y_s_t___type_html_ab90f92714dfad219dcd06f09a4026ae7"><div class="ttname"><a href="struct_s_y_s_t___type.html#ab90f92714dfad219dcd06f09a4026ae7">SYST_Type::CVR</a></div><div class="ttdeci">__IO uint32_t CVR</div><div class="ttdoc">0008: Current Value Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6991</div></div>
<div class="ttc" id="struct_d_m_a___type_html_aa748a20e0211655999242fa0697fcfd0"><div class="ttname"><a href="struct_d_m_a___type.html#aa748a20e0211655999242fa0697fcfd0">DMA_Type::SERQ</a></div><div class="ttdeci">__O uint8_t SERQ</div><div class="ttdoc">001B: Set Enable Request Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1093</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a41bbed6bd0ab1bf8f00509380f2c5fe4"><div class="ttname"><a href="struct_d_m_a___type.html#a41bbed6bd0ab1bf8f00509380f2c5fe4">DMA_Type::SLAST</a></div><div class="ttdeci">__IO uint32_t SLAST</div><div class="ttdoc">100C: Last Source Address Adjustment </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1131</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a289733e31a513073ee9a94532afc2b72"><div class="ttname"><a href="struct_u_a_r_t___type.html#a289733e31a513073ee9a94532afc2b72">UART_Type::C7816</a></div><div class="ttdeci">__IO uint8_t C7816</div><div class="ttdoc">0018: 7816 Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7355</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a5736205996ff7fc8e4eba49f8f0e44ea"><div class="ttname"><a href="struct_l_l_w_u___type.html#a5736205996ff7fc8e4eba49f8f0e44ea">LLWU_Type::FILT2</a></div><div class="ttdeci">__IO uint8_t FILT2</div><div class="ttdoc">0009: Pin Filter 2 register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4495</div></div>
<div class="ttc" id="struct_n_v___type_html_a0a1513e86bf3647e0179fc0f547a9b1e"><div class="ttname"><a href="struct_n_v___type.html#a0a1513e86bf3647e0179fc0f547a9b1e">NV_Type::FPROT0</a></div><div class="ttdeci">__I uint8_t FPROT0</div><div class="ttdoc">000B: Non-volatile P-Flash Protection Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5073</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_ae560f5ec32f84dd3c604289c71728b1d"><div class="ttname"><a href="struct_u_a_r_t1___type.html#ae560f5ec32f84dd3c604289c71728b1d">UART1_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdoc">0006: Control Register 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7762</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a18689175e64a715367784c7c84c0200d"><div class="ttname"><a href="struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">ADC_Type::CLP0</a></div><div class="ttdeci">__IO uint32_t CLP0</div><div class="ttdoc">004C: Plus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:288</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a01cdb05364485d788cf1f322023413aa"><div class="ttname"><a href="struct_e_t_f___type.html#a01cdb05364485d788cf1f322023413aa">ETF_Type::CIDR0</a></div><div class="ttdeci">__I uint32_t CIDR0</div><div class="ttdoc">0FF0: Component Identification Register 0 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1799</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a96b2cab7238911194871a50890b46262"><div class="ttname"><a href="struct_d_m_a___type.html#a96b2cab7238911194871a50890b46262">DMA_Type::CDNE</a></div><div class="ttdeci">__O uint8_t CDNE</div><div class="ttdoc">001C: Clear DONE Status Bit Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1094</div></div>
<div class="ttc" id="struct_n_v___type_html_a4e85ed3eff018d579013a9e26e987f35"><div class="ttname"><a href="struct_n_v___type.html#a4e85ed3eff018d579013a9e26e987f35">NV_Type::FPROT1</a></div><div class="ttdeci">__I uint8_t FPROT1</div><div class="ttdoc">000A: Non-volatile P-Flash Protection Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5072</div></div>
<div class="ttc" id="struct_f_p_b___type_html_aa71311e6b1a9e9a2c32a154a46273627"><div class="ttname"><a href="struct_f_p_b___type.html#aa71311e6b1a9e9a2c32a154a46273627">FPB_Type::CID2</a></div><div class="ttdeci">__I uint32_t CID2</div><div class="ttdoc">0FF8: Component Identification Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2740</div></div>
<div class="ttc" id="struct_p_m_c___type_html_a2aa5e7cebe52d9d7fbe071a4751b2a6c"><div class="ttname"><a href="struct_p_m_c___type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c">PMC_Type::LVDSC1</a></div><div class="ttdeci">__IO uint8_t LVDSC1</div><div class="ttdoc">0000: Low Voltage Status and Control 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5467</div></div>
<div class="ttc" id="struct_e_t_m___type_html_adf89e940fb666c1c75f34d2856d7e662"><div class="ttname"><a href="struct_e_t_m___type.html#adf89e940fb666c1c75f34d2856d7e662">ETM_Type::RESERVED4</a></div><div class="ttdeci">__I uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> MK22D5.h:2052</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a></div><div class="ttdoc">27 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> MK22D5.h:54</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_a8928df0740235e76a4d6f2c687ed73cf"><div class="ttname"><a href="struct_t_p_i_u___type.html#a8928df0740235e76a4d6f2c687ed73cf">TPIU_Type::PID7</a></div><div class="ttdeci">__I uint32_t PID7</div><div class="ttdoc">0FDC: Peripheral Identification Register 7 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7096</div></div>
<div class="ttc" id="struct_d_m_a___type_html_abbc2da10712e9c4ca6a00d8faa6ff6fa"><div class="ttname"><a href="struct_d_m_a___type.html#abbc2da10712e9c4ca6a00d8faa6ff6fa">DMA_Type::DCHPRI6</a></div><div class="ttdeci">__IO uint8_t DCHPRI6</div><div class="ttdoc">0105: Channel 6 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1110</div></div>
<div class="ttc" id="struct_s_i_m___type_html_acf5d10bb5b9bcea4c60a1b30b7499f2e"><div class="ttname"><a href="struct_s_i_m___type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e">SIM_Type::SOPT7</a></div><div class="ttdeci">__IO uint32_t SOPT7</div><div class="ttdoc">1018: System Options Register 7 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6253</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a49744680a0ed6f22223ee4004bc6144c"><div class="ttname"><a href="struct_f_t_f_l___type.html#a49744680a0ed6f22223ee4004bc6144c">FTFL_Type::FPROT3</a></div><div class="ttdeci">__IO uint8_t FPROT3</div><div class="ttdoc">0010: Program Flash Protection </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2890</div></div>
<div class="ttc" id="struct_c_m_t___type_html_aba5e9b2b5339e8d9a41aaedd54fbd21b"><div class="ttname"><a href="struct_c_m_t___type.html#aba5e9b2b5339e8d9a41aaedd54fbd21b">CMT_Type::CMD1</a></div><div class="ttdeci">__IO uint8_t CMD1</div><div class="ttdoc">0006: Modulator Data Register Mark High </div><div class="ttdef"><b>Definition:</b> MK22D5.h:648</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ae5a5b0377261f6593f1ad3f51a4681ad"><div class="ttname"><a href="struct_a_d_c___type.html#ae5a5b0377261f6593f1ad3f51a4681ad">ADC_Type::CLM4</a></div><div class="ttdeci">__IO uint32_t CLM4</div><div class="ttdoc">005C: Minus-Side General Calibration Value </div><div class="ttdef"><b>Definition:</b> MK22D5.h:292</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_ad2297941f143a2e12377e57a3281e0f8"><div class="ttname"><a href="struct_w_d_o_g___type.html#ad2297941f143a2e12377e57a3281e0f8">WDOG_Type::TMROUTL</a></div><div class="ttdeci">__IO uint16_t TMROUTL</div><div class="ttdoc">0012: Timer Output Register Low </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8509</div></div>
<div class="ttc" id="struct_c_r_c___type_html_ab020842ee7d3106b47d3d9ca434ea824"><div class="ttname"><a href="struct_c_r_c___type.html#ab020842ee7d3106b47d3d9ca434ea824">CRC_Type::GPOLY</a></div><div class="ttdeci">__IO uint32_t GPOLY</div><div class="ttdoc">< 0000: (size=0004) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:791</div></div>
<div class="ttc" id="struct_t_p_i_u___type_html_ab52b4c51c30f025b643d1ae4dce82f7f"><div class="ttname"><a href="struct_t_p_i_u___type.html#ab52b4c51c30f025b643d1ae4dce82f7f">TPIU_Type::FSCR</a></div><div class="ttdeci">__IO uint32_t FSCR</div><div class="ttdoc">0308: Formatter Synchronization Counter Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7078</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ac7b1977fa2a5f4867ba8d2868ad70348"><div class="ttname"><a href="struct_r_t_c___type.html#ac7b1977fa2a5f4867ba8d2868ad70348">RTC_Type::MCHR</a></div><div class="ttdeci">__IO uint32_t MCHR</div><div class="ttdoc">002C: Monotonic Counter High Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5987</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_a434bb8ac25430b5e56804b81ad2f7431"><div class="ttname"><a href="struct_f_t_m1___type.html#a434bb8ac25430b5e56804b81ad2f7431">FTM1_Type::MODE</a></div><div class="ttdeci">__IO uint32_t MODE</div><div class="ttdoc">0054: Features Mode Selection </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3672</div></div>
<div class="ttc" id="struct_f_t_m1___type_html_ad1d2c9207f5842eaa570743813533eb2"><div class="ttname"><a href="struct_f_t_m1___type.html#ad1d2c9207f5842eaa570743813533eb2">FTM1_Type::FMS</a></div><div class="ttdeci">__IO uint32_t FMS</div><div class="ttdoc">0074: Fault Mode Status </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3680</div></div>
<div class="ttc" id="struct_s_i_m___type_html_ae14fa2f76246338c738acd9a19e5e2f0"><div class="ttname"><a href="struct_s_i_m___type.html#ae14fa2f76246338c738acd9a19e5e2f0">SIM_Type::SCGC6</a></div><div class="ttdeci">__IO uint32_t SCGC6</div><div class="ttdoc">103C: System Clock Gating Control Register 6 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6259</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:8304</div></div>
<div class="ttc" id="struct_d_a_c___type_html_a4128157a759ed11a7ac5b3daf56cd7d2"><div class="ttname"><a href="struct_d_a_c___type.html#a4128157a759ed11a7ac5b3daf56cd7d2">DAC_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdoc">0023: Control Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:971</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdoc">6 Usage Fault, i.e. </div><div class="ttdef"><b>Definition:</b> MK22D5.h:37</div></div>
<div class="ttc" id="struct_a_d_c___type_html_af69704301d23c620abacbbdfa7caa05e"><div class="ttname"><a href="struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">ADC_Type::SC3</a></div><div class="ttdeci">__IO uint32_t SC3</div><div class="ttdoc">0024: Status and Control Register 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:278</div></div>
<div class="ttc" id="struct_m_c_g___type_html_aa181a88ea541ca57f4c8402862d0860c"><div class="ttname"><a href="struct_m_c_g___type.html#aa181a88ea541ca57f4c8402862d0860c">MCG_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdoc">0006: Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4807</div></div>
<div class="ttc" id="struct_e_t_m___type_html_acda2eae42283b93b730c0f57f214e2d2"><div class="ttname"><a href="struct_e_t_m___type.html#acda2eae42283b93b730c0f57f214e2d2">ETM_Type::PIDR7</a></div><div class="ttdeci">__I uint32_t PIDR7</div><div class="ttdoc">0FDC: Peripheral Identification Register 7 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2084</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:3780</div></div>
<div class="ttc" id="struct_n_v___type_html_a4d8b08ba5cfdb89cf82724db412bc041"><div class="ttname"><a href="struct_n_v___type.html#a4d8b08ba5cfdb89cf82724db412bc041">NV_Type::FPROT2</a></div><div class="ttdeci">__I uint8_t FPROT2</div><div class="ttdoc">0009: Non-volatile P-Flash Protection Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:5071</div></div>
<div class="ttc" id="struct_d_m_a___type_html_aaa87671f75510a3ccf7987c5ef683d40"><div class="ttname"><a href="struct_d_m_a___type.html#aaa87671f75510a3ccf7987c5ef683d40">DMA_Type::CERQ</a></div><div class="ttdeci">__O uint8_t CERQ</div><div class="ttdoc">001A: Clear Enable Request Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1092</div></div>
<div class="ttc" id="struct_f_p_b___type_html_a095cd55347164827d0fcf24209236aca"><div class="ttname"><a href="struct_f_p_b___type.html#a095cd55347164827d0fcf24209236aca">FPB_Type::PID3</a></div><div class="ttdeci">__I uint32_t PID3</div><div class="ttdoc">0FEC: Peripheral Identification Register 3 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2737</div></div>
<div class="ttc" id="struct_c_m_t___type_html_a1be46f15eb27794c060113a409fce3ac"><div class="ttname"><a href="struct_c_m_t___type.html#a1be46f15eb27794c060113a409fce3ac">CMT_Type::PPS</a></div><div class="ttdeci">__IO uint8_t PPS</div><div class="ttdoc">000A: Primary Prescaler Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:652</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_ae31be84845d4a4ca1095afd14d649452"><div class="ttname"><a href="struct_l_l_w_u___type.html#ae31be84845d4a4ca1095afd14d649452">LLWU_Type::MF0</a></div><div class="ttdeci">__I uint8_t MF0</div><div class="ttdoc">0007: Module Flag 0 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4492</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a279a8046f2080b0e52742997f48d6dc9"><div class="ttname"><a href="struct_f_t_f_l___type.html#a279a8046f2080b0e52742997f48d6dc9">FTFL_Type::FPROT2</a></div><div class="ttdeci">__IO uint8_t FPROT2</div><div class="ttdoc">0011: Program Flash Protection </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2891</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdoc">43 Serial Peripheral Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:69</div></div>
<div class="ttc" id="struct_r_c_m___type_html"><div class="ttname"><a href="struct_r_c_m___type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:5749</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a0d820ab31c6df85119c6391dc9f1f051"><div class="ttname"><a href="struct_f_t_f_l___type.html#a0d820ab31c6df85119c6391dc9f1f051">FTFL_Type::FSTAT</a></div><div class="ttdeci">__IO uint8_t FSTAT</div><div class="ttdoc">0000: Flash Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2874</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab63f5f7123d93a354da1eb7c796aa864"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a></div><div class="ttdoc">53 Serial Communication Interface </div><div class="ttdef"><b>Definition:</b> MK22D5.h:78</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a44b7f87f2a822cb3f8f1275f478e485d"><div class="ttname"><a href="struct_s_i_m___type.html#a44b7f87f2a822cb3f8f1275f478e485d">SIM_Type::SOPT4</a></div><div class="ttdeci">__IO uint32_t SOPT4</div><div class="ttdoc">100C: System Options Register 4 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6250</div></div>
<div class="ttc" id="struct_d_m_a___type_html_aa1626bb4b8a54b48a89d0a1b8c022c05"><div class="ttname"><a href="struct_d_m_a___type.html#aa1626bb4b8a54b48a89d0a1b8c022c05">DMA_Type::SADDR</a></div><div class="ttdeci">__IO uint32_t SADDR</div><div class="ttdoc">1000: Source Address </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1123</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga1d98923de2ed6b7309b66f9ba2971647"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga1d98923de2ed6b7309b66f9ba2971647">UsageFault_Handler</a></div><div class="ttdeci">void UsageFault_Handler(void)</div><div class="ttdoc">Usage Fault, i.e. </div></div>
<div class="ttc" id="struct_d_m_a___type_html_a851878c52a9039091ea516b47e2fe0f4"><div class="ttname"><a href="struct_d_m_a___type.html#a851878c52a9039091ea516b47e2fe0f4">DMA_Type::DCHPRI0</a></div><div class="ttdeci">__IO uint8_t DCHPRI0</div><div class="ttdoc">0103: Channel 0 Priority Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1108</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ac028c928dc9241242a6d7779cdca9c54"><div class="ttname"><a href="struct_u_a_r_t___type.html#ac028c928dc9241242a6d7779cdca9c54">UART_Type::WP7816T0</a></div><div class="ttdeci">__IO uint8_t WP7816T0</div><div class="ttdoc">< 0000: (size=0001) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7359</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a9cff0ad39f0d1bdbee5b668dd1fe7325"><div class="ttname"><a href="struct_e_t_m___type.html#a9cff0ad39f0d1bdbee5b668dd1fe7325">ETM_Type::RESERVED13</a></div><div class="ttdeci">__I uint32_t RESERVED13</div><div class="ttdef"><b>Definition:</b> MK22D5.h:2070</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_gaab4a82c353781aced5e4a6dd7c67bc85"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#gaab4a82c353781aced5e4a6dd7c67bc85">UART2_RX_TX_IRQHandler</a></div><div class="ttdeci">void UART2_RX_TX_IRQHandler(void)</div><div class="ttdoc">Serial Communication Interface. </div></div>
<div class="ttc" id="struct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> MK22D5.h:6244</div></div>
<div class="ttc" id="struct_u_s_b___type_html_a5d81326ef75b015cfa68f73b9c8434bf"><div class="ttname"><a href="struct_u_s_b___type.html#a5d81326ef75b015cfa68f73b9c8434bf">USB_Type::FRMNUMH</a></div><div class="ttdeci">__IO uint8_t FRMNUMH</div><div class="ttdoc">00A4: Frame Number Register High </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7921</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a73acabe00975b26ce347736f07c80925"><div class="ttname"><a href="struct_u_a_r_t___type.html#a73acabe00975b26ce347736f07c80925">UART_Type::MA1</a></div><div class="ttdeci">__IO uint8_t MA1</div><div class="ttdoc">0008: Match Address Registers 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7339</div></div>
<div class="ttc" id="struct_e_t_f___type_html_a2dc291d11a411ff044c29e6025e3ee82"><div class="ttname"><a href="struct_e_t_f___type.html#a2dc291d11a411ff044c29e6025e3ee82">ETF_Type::CIDR1</a></div><div class="ttdeci">__I uint32_t CIDR1</div><div class="ttdoc">0FF4: Component Identification Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1800</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a66b9fc24d16b6b398b195f0bf0d9e072"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a></div><div class="ttdoc">60 FlexTimer Module </div><div class="ttdef"><b>Definition:</b> MK22D5.h:85</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a3c5baa7756fc680009fd014c7ffb6a0f"><div class="ttname"><a href="struct_u_a_r_t___type.html#a3c5baa7756fc680009fd014c7ffb6a0f">UART_Type::WN7816</a></div><div class="ttdeci">__IO uint8_t WN7816</div><div class="ttdoc">001C: 7816 Wait N Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7362</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_ad60b846b94f56646e717e37e91bf93f9"><div class="ttname"><a href="struct_u_a_r_t1___type.html#ad60b846b94f56646e717e37e91bf93f9">UART1_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdoc">0007: Data Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7763</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a5e0642c17b40d3ff9a5be9d5ba36ed22"><div class="ttname"><a href="struct_d_m_a___type.html#a5e0642c17b40d3ff9a5be9d5ba36ed22">DMA_Type::NBYTES_MLOFFYES</a></div><div class="ttdeci">__IO uint32_t NBYTES_MLOFFYES</div><div class="ttdoc">1008: Signed Minor Loop Offset (Minor Loop and Offset Enabled) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1129</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a45c27e8ed0373953904b073c03bd1de5"><div class="ttname"><a href="struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5">GPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdoc">0014: Port Data Direction Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:3786</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga28152888205e94cb859cdd5914762dfc"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga28152888205e94cb859cdd5914762dfc">DAC0_IRQHandler</a></div><div class="ttdeci">void DAC0_IRQHandler(void)</div><div class="ttdoc">Digital to Analogue Converter. </div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a1d9c68055a6eaf1a173760fcc97baffc"><div class="ttname"><a href="struct_w_d_o_g___type.html#a1d9c68055a6eaf1a173760fcc97baffc">WDOG_Type::TMROUT</a></div><div class="ttdeci">__IO uint32_t TMROUT</div><div class="ttdoc">< 0000: (size=0004) </div><div class="ttdef"><b>Definition:</b> MK22D5.h:8506</div></div>
<div class="ttc" id="struct_i2_s___type_html_a1120f8317764b1cd8d7b624175c13a15"><div class="ttname"><a href="struct_i2_s___type.html#a1120f8317764b1cd8d7b624175c13a15">I2S_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdoc">0100: SAI MCLK Control Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4155</div></div>
<div class="ttc" id="struct_e_t_m___type_html_a0f706964d47d5bf68a54625cb924a5a6"><div class="ttname"><a href="struct_e_t_m___type.html#a0f706964d47d5bf68a54625cb924a5a6">ETM_Type::RESERVED11</a></div><div class="ttdeci">__I uint32_t RESERVED11</div><div class="ttdef"><b>Definition:</b> MK22D5.h:2066</div></div>
<div class="ttc" id="struct_s_i_m___type_html_acb256e25d3f9b2bf456031820febb4ad"><div class="ttname"><a href="struct_s_i_m___type.html#acb256e25d3f9b2bf456031820febb4ad">SIM_Type::CLKDIV2</a></div><div class="ttdeci">__IO uint32_t CLKDIV2</div><div class="ttdoc">1048: System Clock Divider Register 2 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6262</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6029e7bffa10f584e060a5448a456927"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a></div><div class="ttdoc">72 Digital to Analogue Converter </div><div class="ttdef"><b>Definition:</b> MK22D5.h:96</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_ac56a9dbfe3a97f625a4cb0a787303c2d"><div class="ttname"><a href="struct_u_a_r_t___type.html#ac56a9dbfe3a97f625a4cb0a787303c2d">UART_Type::RCFIFO</a></div><div class="ttdeci">__I uint8_t RCFIFO</div><div class="ttdoc">0016: FIFO Receive Count </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7353</div></div>
<div class="ttc" id="struct_s_p_i___type_html_a107d9410bde132e409d2238beea64d07"><div class="ttname"><a href="struct_s_p_i___type.html#a107d9410bde132e409d2238beea64d07">SPI_Type::RSER</a></div><div class="ttdeci">__IO uint32_t RSER</div><div class="ttdoc">0030: DMA/Interrupt Request Select and Enable Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:6711</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a440cce9a58e10f21220241a51442b71c"><div class="ttname"><a href="struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">ADC_Type::CFG1</a></div><div class="ttdeci">__IO uint32_t CFG1</div><div class="ttdoc">0008: Configuration Register 1 </div><div class="ttdef"><b>Definition:</b> MK22D5.h:272</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdoc">4 Memory Management, MPU mismatch, including Access Violation and No Match </div><div class="ttdef"><b>Definition:</b> MK22D5.h:35</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html_a7ab7656c715ebc0ab2632f35903f2a42"><div class="ttname"><a href="struct_u_a_r_t___type.html#a7ab7656c715ebc0ab2632f35903f2a42">UART_Type::TWFIFO</a></div><div class="ttdeci">__IO uint8_t TWFIFO</div><div class="ttdoc">0013: FIFO Transmit Watermark </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7350</div></div>
<div class="ttc" id="struct_i2_s___type_html_ab2b55d0a250082bacc98cb3845769560"><div class="ttname"><a href="struct_i2_s___type.html#ab2b55d0a250082bacc98cb3845769560">I2S_Type::RMR</a></div><div class="ttdeci">__IO uint32_t RMR</div><div class="ttdoc">00E0: SAI Receive Mask Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4153</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a597d98ef47d0b50b604f6afccc3c28dd"><div class="ttname"><a href="struct_d_m_a___type.html#a597d98ef47d0b50b604f6afccc3c28dd">DMA_Type::HRS</a></div><div class="ttdeci">__I uint32_t HRS</div><div class="ttdoc">0034: Hardware Request Status Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:1103</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a2c14abc7353d4b460ceb3fcd1267feef"><div class="ttname"><a href="struct_f_t_f_l___type.html#a2c14abc7353d4b460ceb3fcd1267feef">FTFL_Type::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK22D5.h:2894</div></div>
<div class="ttc" id="struct_u_a_r_t1___type_html_ad84dbfb6f09e68c96e1c08b1a339bc3c"><div class="ttname"><a href="struct_u_a_r_t1___type.html#ad84dbfb6f09e68c96e1c08b1a339bc3c">UART1_Type::TWFIFO</a></div><div class="ttdeci">__IO uint8_t TWFIFO</div><div class="ttdoc">0013: FIFO Transmit Watermark </div><div class="ttdef"><b>Definition:</b> MK22D5.h:7775</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga151c1c26b7205e791b5fd338f86b77f3"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga151c1c26b7205e791b5fd338f86b77f3">UART0_RX_TX_IRQHandler</a></div><div class="ttdeci">void UART0_RX_TX_IRQHandler(void)</div><div class="ttdoc">Serial Communication Interface. </div></div>
<div class="ttc" id="struct_e_t_m___type_html_ab105386777a0cc6cd2fc4039ef6b921c"><div class="ttname"><a href="struct_e_t_m___type.html#ab105386777a0cc6cd2fc4039ef6b921c">ETM_Type::RESERVED5</a></div><div class="ttdeci">__I uint32_t RESERVED5</div><div class="ttdef"><b>Definition:</b> MK22D5.h:2054</div></div>
<div class="ttc" id="group___interrupt__handler__prototypes___g_r_o_u_p_html_ga64f708e881a8afcfdf871aa33b1f0af5"><div class="ttname"><a href="group___interrupt__handler__prototypes___g_r_o_u_p.html#ga64f708e881a8afcfdf871aa33b1f0af5">LLWU_IRQHandler</a></div><div class="ttdeci">void LLWU_IRQHandler(void)</div><div class="ttdoc">Low Leakage Wakeup. </div></div>
<div class="ttc" id="struct_s_p_i___type_html_ade663fbaf5718226d6058c4d3cb31484"><div class="ttname"><a href="struct_s_p_i___type.html#ade663fbaf5718226d6058c4d3cb31484">SPI_Type::RESERVED0</a></div><div class="ttdeci">__I uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK22D5.h:6703</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_aea83255d229cf9f16973c2e2c289d084"><div class="ttname"><a href="struct_l_l_w_u___type.html#aea83255d229cf9f16973c2e2c289d084">LLWU_Type::PE3</a></div><div class="ttdeci">__IO uint8_t PE3</div><div class="ttdoc">0002: Pin Enable 3 Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:4485</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html_a4206d682df29b11dbf23f4b3940f4dff"><div class="ttname"><a href="struct_f_t_f_l___type.html#a4206d682df29b11dbf23f4b3940f4dff">FTFL_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdoc">0003: Flash Option Register </div><div class="ttdef"><b>Definition:</b> MK22D5.h:2877</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html_a0cbec4d8a237de780d51a24d74cf509f"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html#a0cbec4d8a237de780d51a24d74cf509f">USBDCD_Type::RESERVED0</a></div><div class="ttdeci">__I uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK22D5.h:8308</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35b2bb0456da6899b329243c75a0792d.html">Project_Headers</a></li><li class="navelem"><a class="el" href="_m_k22_d5_8h.html">MK22D5.h</a></li>
    <li class="footer">Generated on Tue Sep 27 2016 09:56:26 for SMT_Oven by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
