
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Sat Nov  9 19:19:04 2024
Host:		lnissrv4 (x86_64 w/Linux 4.18.0-372.13.1.el8_6.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz 22528KB)
OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)

License:
		[19:19:05.041418] Configured Lic search path (21.01-s002): /uusoc/facility/cad_tools/Cadence/common_license:/uusoc/facility/cad_tools/Mentor/common_license

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1029 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_design_uniquify 1
<CMD> set init_lef_file { /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef }
<CMD> set init_mmmc_file { CONF/picosoc.view }
<CMD> set init_verilog { HDL/GATE/soc_top_m.v }
<CMD> set init_io_file { SCRIPTS/place_io_pad.io }
<CMD> set init_pwr_net { VDD }
<CMD> set init_gnd_net { VSS }
<CMD> init_design
#% Begin Load MMMC data ... (date=11/09 21:12:11, mem=955.1M)
#% End Load MMMC data ... (date=11/09 21:12:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=955.6M, current mem=955.6M)
wc bc

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
Set DBUPerIGU to M2 pitch 1120.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef ...
**WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'ANTENNA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'BUFX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFQQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFQSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'MUX2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statement in LEF files with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef at line 135.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 12.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 2241.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef at line 141.
**WARN: (IMPLF-61):	29 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[16]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[17]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[18]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[19]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[20]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[21]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[22]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[23]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[24]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[25]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[26]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[27]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from CONF/picosoc.view
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_fast@0C_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib' ...
**WARN: (TECHLIB-459):	Appending library 'USERLIB' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib)
Read 1 cells in library 'USERLIB' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ff' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ff' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=28.9M, fe_cpu=11.45min, fe_real=113.13min, fe_mem=1081.7M) ***
#% Begin Load netlist data ... (date=11/09 21:12:12, mem=970.4M)
*** Begin netlist parsing (mem=1081.7M) ***
Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF2SH' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF2SH' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 29 new cells from 5 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'HDL/GATE/soc_top_m.v'

*** Memory Usage v#1 (Current mem = 1084.695M, initial mem = 483.887M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1084.7M) ***
#% End Load netlist data ... (date=11/09 21:12:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=980.3M, current mem=980.3M)
Top level cell is soc_top.
Hooked 56 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell soc_top ...
*** Netlist is unique.
** info: there are 73 modules.
** info: there are 15206 stdCell insts.
** info: there are 22 Pad insts.
** info: there are 4 macros.

*** Memory Usage v#1 (Current mem = 1139.609M, initial mem = 483.887M) ***
Reading IO assignment file "SCRIPTS/place_io_pad.io" ...
**WARN: (IMPFP-53):	Failed to find instance 'flash_io0_pad'.
**WARN: (IMPFP-53):	Failed to find instance 'flash_io1_pad'.
**WARN: (IMPFP-53):	Failed to find instance 'flash_io2_pad'.
**WARN: (IMPFP-53):	Failed to find instance 'flash_io3_pad'.
Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: bc
    RC-Corner Name        : bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'SDC/soc_top_m.sdc' ...
Current (total cpu=0:11:28, real=1:53:09, peak res=1284.5M, current mem=1284.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/soc_top_m.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/soc_top_m.sdc, Line 10).

soc_top
INFO (CTE): Reading of timing constraints file SDC/soc_top_m.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1286.3M, current mem=1286.3M)
Current (total cpu=0:11:28, real=1:53:09, peak res=1286.3M, current mem=1286.3M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 17
Total number of sequential cells: 4
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX1
Total number of usable buffers: 1
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58            29  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           69  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-53             4  Failed to find instance '%s'.            
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPSYC-2             1  Timing information is not defined for ce...
WARNING   IMPVL-159            4  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
*** Message Summary: 129 warning(s), 0 error(s)

<CMD> saveDesign DBS/soc_top-import.enc
#% Begin save design ... (date=11/09 21:12:14, mem=1319.8M)
% Begin Save ccopt configuration ... (date=11/09 21:12:14, mem=1319.8M)
% End Save ccopt configuration ... (date=11/09 21:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1321.5M, current mem=1321.5M)
% Begin Save netlist data ... (date=11/09 21:12:14, mem=1321.6M)
Writing Binary DB to DBS/soc_top-import.enc.dat/soc_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/09 21:12:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1324.1M, current mem=1322.6M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-import.enc.dat/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:12:14, mem=1323.4M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 21:12:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=1323.4M, current mem=1323.4M)
Saving preference file DBS/soc_top-import.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:12:15, mem=1327.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:12:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1329.8M, current mem=1329.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:12:15, mem=1329.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:12:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1330.5M, current mem=1330.5M)
% Begin Save routing data ... (date=11/09 21:12:15, mem=1330.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1453.5M) ***
% End Save routing data ... (date=11/09 21:12:16, total cpu=0:00:00.1, real=0:00:01.0, peak res=1330.8M, current mem=1330.8M)
Saving property file DBS/soc_top-import.enc.dat/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1456.5M) ***
% Begin Save power constraints data ... (date=11/09 21:12:16, mem=1332.2M)
% End Save power constraints data ... (date=11/09 21:12:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1332.6M, current mem=1332.6M)
wc bc
Generated self-contained design soc_top-import.enc.dat
#% End save design ... (date=11/09 21:12:17, total cpu=0:00:00.7, real=0:00:03.0, peak res=1358.6M, current mem=1335.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> fit
<CMD> floorPlan -site core7T -s 1070 910 80 80 80 80
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setDrawView fplan
<CMD> fit
<CMD> placeInstance soc/soc_memory_sram_2 318 315 R180
<CMD> addHaloToBlock 8 8 8 8 -fromInstBox -snapToSite soc/soc_memory_sram_2
<CMD> placeInstance soc/soc_memory_sram_1 318 1057 R0
<CMD> addHaloToBlock 8 8 8 8 -fromInstBox -snapToSite soc/soc_memory_sram_1
<CMD> placeInstance soc/soc_cpu_cpuregs_reg_1 315 575 R0
<CMD> addHaloToBlock 2 2 2 2 -fromInstBox -snapToSite soc/soc_cpu_cpuregs_reg_1
<CMD> placeInstance soc/soc_cpu_cpuregs_reg_2 315 805 R0
<CMD> addHaloToBlock 2 2 2 2 -fromInstBox -snapToSite soc/soc_cpu_cpuregs_reg_2
<CMD> saveDesign DBS/soc_top-fplan.enc
#% Begin save design ... (date=11/09 21:13:42, mem=1513.8M)
% Begin Save ccopt configuration ... (date=11/09 21:13:42, mem=1513.8M)
% End Save ccopt configuration ... (date=11/09 21:13:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1513.8M, current mem=1513.8M)
% Begin Save netlist data ... (date=11/09 21:13:42, mem=1513.8M)
Writing Binary DB to DBS/soc_top-fplan.enc.dat/soc_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/09 21:13:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1513.8M, current mem=1513.8M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-fplan.enc.dat/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:13:43, mem=1513.8M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 21:13:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1513.8M, current mem=1513.8M)
Saving preference file DBS/soc_top-fplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:13:43, mem=1514.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:13:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1514.0M, current mem=1514.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:13:43, mem=1514.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:13:43, total cpu=0:00:00.0, real=0:00:01.0, peak res=1514.0M, current mem=1514.0M)
% Begin Save routing data ... (date=11/09 21:13:44, mem=1514.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1661.4M) ***
% End Save routing data ... (date=11/09 21:13:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1514.1M, current mem=1514.1M)
Saving property file DBS/soc_top-fplan.enc.dat/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1664.4M) ***
% Begin Save power constraints data ... (date=11/09 21:13:44, mem=1514.1M)
% End Save power constraints data ... (date=11/09 21:13:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1514.1M, current mem=1514.1M)
wc bc
Generated self-contained design soc_top-fplan.enc.dat
#% End save design ... (date=11/09 21:13:45, total cpu=0:00:00.7, real=0:00:03.0, peak res=1544.8M, current mem=1513.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
15232 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
15232 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type tiehi
<CMD> globalNetConnect VSS -type tielo
<CMD> deleteIoFiller
No cell name specified, will delete physical io cells with CLASS PAD SPACER only.
Total 0 cells are deleted.
<CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
Added 24 of filler cell 'pad_fill_32' on top side.
<CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
Added 0 of filler cell 'pad_fill_16' on top side.
<CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
Added 0 of filler cell 'pad_fill_8' on top side.
<CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
Added 0 of filler cell 'pad_fill_4' on top side.
<CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
Added 6 of filler cell 'pad_fill_2' on top side.
<CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
Added 0 of filler cell 'pad_fill_1' on top side.
<CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
Added 0 of filler cell 'pad_fill_01' on top side.
<CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
Added 64 of filler cell 'pad_fill_005' on top side.
<CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
Added 24 of filler cell 'pad_fill_32' on bottom side.
<CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_16' on bottom side.
<CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_8' on bottom side.
<CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_4' on bottom side.
<CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
Added 6 of filler cell 'pad_fill_2' on bottom side.
<CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_1' on bottom side.
<CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_01' on bottom side.
<CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
Added 64 of filler cell 'pad_fill_005' on bottom side.
<CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
Added 20 of filler cell 'pad_fill_32' on right side.
<CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
Added 0 of filler cell 'pad_fill_16' on right side.
<CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
Added 5 of filler cell 'pad_fill_8' on right side.
<CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
Added 5 of filler cell 'pad_fill_4' on right side.
<CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
Added 5 of filler cell 'pad_fill_2' on right side.
<CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
Added 0 of filler cell 'pad_fill_1' on right side.
<CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
Added 0 of filler cell 'pad_fill_01' on right side.
<CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
Added 32 of filler cell 'pad_fill_005' on right side.
<CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
Added 20 of filler cell 'pad_fill_32' on left side.
<CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
Added 0 of filler cell 'pad_fill_16' on left side.
<CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
Added 5 of filler cell 'pad_fill_8' on left side.
<CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
Added 5 of filler cell 'pad_fill_4' on left side.
<CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
Added 5 of filler cell 'pad_fill_2' on left side.
<CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
Added 0 of filler cell 'pad_fill_1' on left side.
<CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
Added 0 of filler cell 'pad_fill_01' on left side.
<CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
Added 32 of filler cell 'pad_fill_005' on left side.
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isSelectable 1
<CMD> addRing -type core_rings -follow core -nets {VDD VDD VSS VSS} -center 1 -width {top 10 bottom 10 left 10 right 10} -spacing {top 4 bottom 4 left 4 right 4} -center 1 -layer {top METAL5 bottom METAL5 left METAL6 right METAL6} -use_wire_group 1 -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0


viaInitial starts at Sat Nov  9 21:15:42 2024
viaInitial ends at Sat Nov  9 21:15:42 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
Ring generation is complete.
vias are now being generated.
addRing created 16 wires.
ViaGen created 32 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL5 |        8       |       NA       |
|  VIA56 |       32       |        0       |
| METAL6 |        8       |       NA       |
+--------+----------------+----------------+
<CMD> addStripe -nets {VDD VSS} -layer METAL6 -direction vertical -width 5 -spacing 5 -number_of_sets 10 -start_from left -start_offset 25 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Initialize fgc environment(mem: 1680.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (785.74, 315.00) (785.98, 317.00).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (785.74, 1220.23) (785.98, 1222.23).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (349.94, 317.60) (350.18, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (463.94, 317.60) (464.18, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (463.94, 1217.64) (464.18, 1219.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (570.63, 317.60) (570.82, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (574.26, 1217.64) (574.50, 1219.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (682.78, 317.60) (683.02, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (686.46, 1217.64) (686.66, 1219.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (796.78, 317.60) (797.02, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (796.78, 1217.64) (797.02, 1219.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (906.00, 317.60) (906.24, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer METAL4 at (1020.00, 317.60) (1020.03, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer METAL4 at (1020.00, 1217.64) (1020.03, 1219.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1126.69, 317.60) (1126.88, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1130.32, 1217.64) (1130.56, 1219.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1238.84, 317.60) (1239.08, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1352.84, 317.60) (1353.08, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1352.84, 1217.64) (1353.08, 1219.64).
addStripe created 20 wires.
ViaGen created 290 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA34 |       70       |        0       |
|  VIA45 |       70       |        0       |
|  VIA56 |       150      |        0       |
| METAL6 |       20       |       NA       |
+--------+----------------+----------------+
<CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 5 -spacing 5 -number_of_sets 9 -start_from left -start_offset 30 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Initialize fgc environment(mem: 1680.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 18 wires.
ViaGen created 286 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA23 |        6       |        0       |
|  VIA34 |        6       |        0       |
|  VIA45 |       22       |        0       |
| METAL5 |       18       |       NA       |
|  VIA56 |       252      |        0       |
+--------+----------------+----------------+
<CMD> saveDesign DBS/soc_top-power.enc
#% Begin save design ... (date=11/09 21:15:42, mem=1522.6M)
% Begin Save ccopt configuration ... (date=11/09 21:15:42, mem=1522.6M)
% End Save ccopt configuration ... (date=11/09 21:15:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1522.7M, current mem=1522.7M)
% Begin Save netlist data ... (date=11/09 21:15:42, mem=1522.7M)
Writing Binary DB to DBS/soc_top-power.enc.dat/soc_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/09 21:15:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1522.7M, current mem=1522.7M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-power.enc.dat/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:15:42, mem=1522.7M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 21:15:42, total cpu=0:00:00.0, real=0:00:01.0, peak res=1522.7M, current mem=1522.7M)
Saving preference file DBS/soc_top-power.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:15:43, mem=1523.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:15:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1523.2M, current mem=1523.2M)
Saving PG file DBS/soc_top-power.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:15:43 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1678.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:15:43, mem=1523.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:15:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1523.7M, current mem=1523.7M)
% Begin Save routing data ... (date=11/09 21:15:44, mem=1523.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1678.2M) ***
% End Save routing data ... (date=11/09 21:15:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1523.9M, current mem=1523.9M)
Saving property file DBS/soc_top-power.enc.dat/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1681.2M) ***
% Begin Save power constraints data ... (date=11/09 21:15:44, mem=1523.9M)
% End Save power constraints data ... (date=11/09 21:15:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1523.9M, current mem=1523.9M)
wc bc
Generated self-contained design soc_top-power.enc.dat
#% End save design ... (date=11/09 21:15:45, total cpu=0:00:00.7, real=0:00:03.0, peak res=1553.8M, current mem=1522.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> sroute -connect { blockPin corePin padPin floatingStripe} -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPintarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowJogging 1 -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6)}
*** Begin SPECIAL ROUTE on Sat Nov  9 21:15:56 2024 ***
SPECIAL ROUTE ran on directory: /home/u1500738/ECE_5710_6710_F24/innovus
SPECIAL ROUTE ran on machine: lnissrv4 (Linux 4.18.0-372.13.1.el8_6.x86_64 Xeon 3.70Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3204.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 40 macros, 27 used
Read in 362 components
  14 core components: 14 unplaced, 0 placed, 0 fixed
  340 pad components: 0 unplaced, 332 placed, 8 fixed
  4 block/ring components: 0 unplaced, 0 placed, 4 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 4 blockages
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 724 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1005.03, 776.06) (1010.03, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (893.91, 776.06) (898.91, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (782.78, 776.06) (787.78, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (671.66, 776.06) (676.66, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (560.53, 776.06) (565.53, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (449.40, 776.06) (454.40, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (338.28, 776.06) (343.28, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1338.41, 776.06) (1343.41, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1227.28, 776.06) (1232.28, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1116.16, 776.06) (1121.16, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1005.03, 665.50) (1010.03, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (893.91, 665.50) (898.91, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (782.78, 665.50) (787.78, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (671.66, 665.50) (676.66, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (560.53, 665.50) (565.53, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1338.41, 665.50) (1343.41, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1227.28, 665.50) (1232.28, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1116.16, 665.50) (1121.16, 666.12).
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1411.48, 665.50) (1421.48, 666.12).
  Number of IO ports routed: 2
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 286
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 143
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3249.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 8 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Nov  9 21:15:57 2024
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Nov  9 21:15:57 2024
sroute created 451 wires.
ViaGen created 8082 vias, deleted 14 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       445      |       NA       |
|  VIA12 |      1691      |        0       |
| METAL2 |        1       |       NA       |
|  VIA23 |      1617      |        0       |
| METAL3 |        3       |       NA       |
|  VIA34 |      1620      |        0       |
| METAL4 |        1       |       NA       |
|  VIA45 |      1621      |        0       |
| METAL5 |        1       |       NA       |
|  VIA56 |      1533      |       14       |
+--------+----------------+----------------+
<CMD> fit
<CMD> saveDesign DBS/soc_top-power-routed.enc
#% Begin save design ... (date=11/09 21:15:57, mem=1535.1M)
% Begin Save ccopt configuration ... (date=11/09 21:15:57, mem=1535.1M)
% End Save ccopt configuration ... (date=11/09 21:15:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1535.2M, current mem=1535.2M)
% Begin Save netlist data ... (date=11/09 21:15:57, mem=1535.2M)
Writing Binary DB to DBS/soc_top-power-routed.enc.dat/soc_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/09 21:15:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1535.2M, current mem=1532.9M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-power-routed.enc.dat/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:15:57, mem=1533.0M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 21:15:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1533.0M, current mem=1533.0M)
Saving preference file DBS/soc_top-power-routed.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:15:58, mem=1533.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:15:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1533.2M, current mem=1533.2M)
Saving PG file DBS/soc_top-power-routed.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:15:58 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1692.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:15:58, mem=1533.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:15:59, total cpu=0:00:00.0, real=0:00:01.0, peak res=1533.7M, current mem=1533.7M)
% Begin Save routing data ... (date=11/09 21:15:59, mem=1533.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1692.4M) ***
% End Save routing data ... (date=11/09 21:15:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=1533.8M, current mem=1533.8M)
Saving property file DBS/soc_top-power-routed.enc.dat/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1695.4M) ***
% Begin Save power constraints data ... (date=11/09 21:15:59, mem=1533.8M)
% End Save power constraints data ... (date=11/09 21:15:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1533.8M, current mem=1533.8M)
wc bc
Generated self-contained design soc_top-power-routed.enc.dat
#% End save design ... (date=11/09 21:16:00, total cpu=0:00:00.7, real=0:00:03.0, peak res=1535.2M, current mem=1532.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox 212.72750 272.23650 1576.85050 1493.41800
<CMD> zoomBox 522.56250 622.93000 1360.30500 1372.88850
<CMD> zoomBox 758.26400 889.71450 1195.57150 1281.19800
<CMD> zoomBox 956.04950 1113.58200 1057.33800 1204.25700
<CMD> zoomBox 984.54750 1145.83850 1037.42050 1193.17100
<CMD> zoomBox 1010.46050 1175.16900 1019.30950 1183.09050
<CMD> zoomBox 1014.46150 1179.69800 1016.51200 1181.53350
<CMD> zoomBox 1015.03800 1180.35000 1016.10900 1181.30900
<CMD> zoomBox 1015.46550 1180.83400 1015.80950 1181.14200
<CMD> zoomBox 1015.63350 1181.02400 1015.69150 1181.07600
<CMD> zoomBox 1015.66350 1181.06000 1015.66750 1181.06350
<CMD> zoomBox 918.96700 1071.61250 1083.24450 1218.67600
<CMD> zoomBox -625293.94850 366022.99600 438744.13400 -828919.44500
<CMD> zoomBox 1015.48350 1180.86350 1015.77500 1181.12450
<CMD> zoomBox 1015.32300 1180.73550 1015.88150 1181.23550
<CMD> zoomBox 1015.19400 1180.63200 1015.96750 1181.32450
<CMD> zoomBox 1015.01600 1180.48900 1016.08650 1181.44750
<CMD> zoomBox 1014.61250 1180.16600 1016.35600 1181.72700
<CMD> zoomBox 1013.65600 1179.40000 1016.99650 1182.39050
<CMD> zoomBox 1011.82350 1177.93150 1018.22350 1183.66100
<CMD> zoomBox 1008.31250 1175.11800 1020.57400 1186.09450
<CMD> zoomBox 1001.58700 1169.72800 1025.07700 1190.75650
<CMD> zoomBox 983.94700 1155.59250 1036.88800 1202.98600
<CMD> zoomBox 954.91000 1132.32500 1056.32950 1223.11700
<CMD> zoomBox 931.57800 1113.62900 1071.95100 1239.29300
<CMD> zoomBox 854.58800 1051.93750 1123.49950 1292.67050
<CMD> zoomBox 707.09850 933.75500 1222.24950 1394.92500
<CMD> zoomBox 424.55600 707.35500 1411.42450 1590.81300
<CMD> zoomBox 53.14800 409.74750 1660.09900 1848.31150
<CMD> zoomBox 385.24900 534.88650 1372.11800 1418.34500
<CMD> zoomBox 637.88850 630.08400 1153.04100 1091.25550
<CMD> zoomBox 769.76750 679.77750 1038.68100 920.51250
<CMD> zoomBox 838.61000 705.71800 978.98450 831.38300
<CMD> zoomBox 867.62000 716.64850 953.82800 793.82300
<CMD> zoomBox 901.20950 729.30450 924.70100 750.33450
<CMD> zoomBox 902.88200 730.27550 922.85000 748.15100
<CMD> zoomBox 906.33350 732.58900 918.59650 743.56700
<CMD> zoomBox 908.27950 734.19850 915.81100 740.94100
<CMD> zoomBox 843.41950 680.55550 1008.61000 828.43650
<CMD> zoomBox 831.42650 670.63700 1025.76900 844.61500
<CMD> zoomBox -439250.95800 -363296.86900 630703.38700 594540.65600
<CMD> zoomBox -194390.99250 -160786.89750 280353.43550 264210.70150
<CMD> zoomBox 968.38100 739.06150 978.80800 748.39600
<CMD> zoomBox 969.12350 739.59950 977.98650 747.53400
<CMD> zoomBox 965.31100 736.77450 982.29150 751.97550
<CMD> zoomBox 955.31300 729.36500 993.58400 763.62550
<CMD> zoomBox 938.85650 717.16950 1012.17150 782.80200
<CMD> zoomBox 907.33000 693.80650 1047.77950 819.53900
<CMD> zoomBox 798.40650 613.08950 1170.80500 946.46550
<CMD> zoomBox 638.27250 494.42300 1351.67150 1133.06750
<CMD> zoomBox 331.50700 267.09550 1698.15600 1490.53800
<CMD> zoomBox -256.16000 -168.39350 2361.91100 2175.33900
<CMD> zoomBox -274.09100 -275.97750 2805.99300 2481.35500
<CMD> zoomBox 487.75150 407.35850 2713.11250 2399.53150
<CMD> zoomBox -274.09150 -275.97850 2805.99350 2481.35500
<CMD> zoomBox -1999.10500 -1823.23300 3016.30000 2666.62500
<CMD> zoomBox -1187.08700 -1104.84000 2436.54400 2139.08300
<CMD> zoomBox -864.33550 -798.96500 2215.75100 1958.37000
<CMD> zoomBox -1197.63500 -852.40550 2425.99650 2391.51800
<CMD> zoomBox -891.75950 -596.45500 2188.32750 2160.88050
<CMD> zoomBox -631.76550 -378.89650 1986.30900 1964.83900
<CMD> zoomBox -891.76050 -596.45500 2188.32750 2160.88100
<CMD> zoomBox -631.76600 -378.89700 1986.30900 1964.83900
<CMD> zoomBox -410.77050 -193.97200 1814.59300 1798.20350
<CMD> zoomBox -222.92500 -36.78600 1668.63450 1656.56350
<CMD> zoomBox -63.25650 96.82200 1544.56950 1536.16950
<CMD> zoomBox -222.92550 -36.78650 1668.63450 1656.56350
<CMD> zoomBox -33.76950 -36.78650 1857.79050 1656.56350
<CMD> zoomBox 127.00100 94.98650 1734.82700 1534.33400
<CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setDesignMode -topRoutingLayer 4
<CMD> setPlaceMode -timingDriven true -congEffort high -placeIOPins 1 -place_global_max_density 0.45
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:11:59.8/1:58:16.4 (0.1), mem = 1699.6M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Multithreaded Timing Analysis is initialized with 2 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 250 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.4732 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1820.4 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: soc_top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1822.41)
Total number of fetched objects 15128
End delay calculation. (MEM=2047.25 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2047.25 CPU=0:00:01.4 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=2021.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=2037.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=2037.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 10864 (71.8%) nets
3		: 1974 (13.1%) nets
4     -	14	: 2081 (13.8%) nets
15    -	39	: 161 (1.1%) nets
40    -	79	: 43 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 1 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
Scan chains were not defined.
#std cell=14970 (0 fixed + 14970 movable) #buf cell=0 #inv cell=1005 #block=4 (0 floating + 4 preplaced)
#ioInst=344 #net=15124 #term=46353 #term/net=3.06, #fixedIo=344, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 14970 single + 0 double + 0 multi
Total standard cell length = 62.2854 (mm), area = 0.2442 (mm^2)
Estimated cell power/ground rail width = 0.551 um
Average module density = 0.458.
Density for the design = 0.458.
       = stdcell_area 111224 sites (244159 um^2) / alloc_area 242606 sites (532569 um^2).
Pin Density = 0.1046.
            = total # of pins 46353 / total area 443352.
Enabling multi-CPU acceleration with 2 CPU(s) for placement
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.987e+05 (2.08e+05 9.07e+04)
              Est.  stn bbox = 3.244e+05 (2.24e+05 1.00e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2111.5M
Iteration  2: Total net bbox = 2.987e+05 (2.08e+05 9.07e+04)
              Est.  stn bbox = 3.244e+05 (2.24e+05 1.00e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2111.5M
Iteration  3: Total net bbox = 3.225e+05 (2.25e+05 9.80e+04)
              Est.  stn bbox = 3.718e+05 (2.60e+05 1.12e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 2172.9M
Active setup views:
    wc
Iteration  4: Total net bbox = 6.185e+05 (2.98e+05 3.20e+05)
              Est.  stn bbox = 7.297e+05 (3.53e+05 3.77e+05)
              cpu = 0:00:03.2 real = 0:00:02.0 mem = 2172.9M
Iteration  5: Total net bbox = 6.580e+05 (3.49e+05 3.09e+05)
              Est.  stn bbox = 7.962e+05 (4.20e+05 3.76e+05)
              cpu = 0:00:03.7 real = 0:00:02.0 mem = 2172.9M
Iteration  6: Total net bbox = 6.420e+05 (3.44e+05 2.98e+05)
              Est.  stn bbox = 7.850e+05 (4.20e+05 3.65e+05)
              cpu = 0:00:04.4 real = 0:00:02.0 mem = 2205.8M
Iteration  7: Total net bbox = 6.507e+05 (3.53e+05 2.98e+05)
              Est.  stn bbox = 7.936e+05 (4.29e+05 3.65e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2152.8M
Iteration  8: Total net bbox = 6.507e+05 (3.53e+05 2.98e+05)
              Est.  stn bbox = 7.936e+05 (4.29e+05 3.65e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 2120.8M
Iteration  9: Total net bbox = 6.227e+05 (3.44e+05 2.78e+05)
              Est.  stn bbox = 7.631e+05 (4.20e+05 3.43e+05)
              cpu = 0:00:04.8 real = 0:00:02.0 mem = 2169.1M
Iteration 10: Total net bbox = 6.227e+05 (3.44e+05 2.78e+05)
              Est.  stn bbox = 7.631e+05 (4.20e+05 3.43e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 2137.1M
Iteration 11: Total net bbox = 6.008e+05 (3.40e+05 2.61e+05)
              Est.  stn bbox = 7.371e+05 (4.14e+05 3.23e+05)
              cpu = 0:00:04.7 real = 0:00:02.0 mem = 2169.1M
Iteration 12: Total net bbox = 6.008e+05 (3.40e+05 2.61e+05)
              Est.  stn bbox = 7.371e+05 (4.14e+05 3.23e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 2137.1M
Iteration 13: Total net bbox = 5.976e+05 (3.41e+05 2.56e+05)
              Est.  stn bbox = 7.321e+05 (4.15e+05 3.17e+05)
              cpu = 0:00:10.6 real = 0:00:06.0 mem = 2186.6M
Iteration 14: Total net bbox = 5.976e+05 (3.41e+05 2.56e+05)
              Est.  stn bbox = 7.321e+05 (4.15e+05 3.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2186.6M
Iteration 15: Total net bbox = 5.936e+05 (3.30e+05 2.63e+05)
              Est.  stn bbox = 7.210e+05 (3.99e+05 3.22e+05)
              cpu = 0:00:08.7 real = 0:00:04.0 mem = 2188.6M
Iteration 16: Total net bbox = 5.936e+05 (3.30e+05 2.63e+05)
              Est.  stn bbox = 7.210e+05 (3.99e+05 3.22e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2188.6M
*** cost = 5.936e+05 (3.30e+05 2.63e+05) (cpu for global=0:00:51.6) real=0:00:31.0***
Placement multithread real runtime: 0:00:31.0 with 2 threads.
Info: 2 clock gating cells identified, 0 (on average) moved 0/10
Solver runtime cpu: 0:00:38.0 real: 0:00:19.7
Core Placement runtime cpu: 0:00:40.6 real: 0:00:22.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:12:57 mem=2188.6M) ***
Total net bbox length = 5.936e+05 (3.304e+05 2.631e+05) (ext = 1.271e+04)
Move report: Detail placement moves 14970 insts, mean move: 0.87 um, max move: 37.84 um 
	Max move on inst (soc/g72386): (436.22, 775.86) --> (406.24, 768.00)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2188.6MB
Summary Report:
Instances move: 14970 (out of 14970 movable)
Instances flipped: 0
Mean displacement: 0.87 um
Max displacement: 37.84 um (Instance: soc/g72386) (436.219, 775.863) -> (406.24, 768)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
Total net bbox length = 5.741e+05 (3.101e+05 2.639e+05) (ext = 1.272e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2188.6MB
*** Finished refinePlace (0:12:59 mem=2188.6M) ***
*** End of Placement (cpu=0:00:54.9, real=0:00:35.0, mem=2164.6M) ***
default core: bins with density > 0.750 = 36.76 % ( 247 / 672 )
Density distribution unevenness ratio = 17.384%
*** Free Virtual Timing Model ...(mem=2164.6M)
Starting IO pin assignment...
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.4732 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: soc_top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=2153.09)
Total number of fetched objects 15128
End delay calculation. (MEM=2208.91 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2208.91 CPU=0:00:01.4 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 10047 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 10047
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15124 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15108
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15108 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.20% H + 0.00% V. EstWL: 6.415041e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)       172( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]  METAL3 ( 3)       162( 0.20%)        10( 0.01%)         2( 0.00%)   ( 0.22%) 
[NR-eGR]  METAL4 ( 4)        28( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       362( 0.18%)        10( 0.00%)         2( 0.00%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.22% H + 0.00% V
Early Global Route congestion estimation runtime: 0.31 seconds, mem = 2215.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.79, normalized total congestion hotspot area = 1.05 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   45989 
[NR-eGR]  METAL2  (2V)        148207   60100 
[NR-eGR]  METAL3  (3H)        351474    9741 
[NR-eGR]  METAL4  (4V)        168211       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       667892  115830 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 574420um
[NR-eGR] Total length: 667892um, number of vias: 115830
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 15160um, number of vias: 4202
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.17 seconds, mem = 2163.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1: 2, real = 0: 0:40, mem = 2149.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:01:01.9/0:00:40.0 (1.5), totSession cpu/real = 0:13:01.7/1:58:56.4 (0.1), mem = 2149.4M
<CMD> setDrawView place
<CMD> checkPlace ./RPT/place.rpt
** NOTE: Created directory path './RPT' for file './RPT/place.rpt'.
Begin checking placement ... (start mem=2149.4M, init mem=2149.4M)
*info: Placed = 14974          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:45.85%(244159/532569)
Placement Density (including fixed std cells):45.85%(244159/532569)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2149.4M)
<CMD> saveDesign DBS/soc_top-placed.enc
#% Begin save design ... (date=11/09 21:18:04, mem=1771.2M)
% Begin Save ccopt configuration ... (date=11/09 21:18:04, mem=1771.2M)
% End Save ccopt configuration ... (date=11/09 21:18:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1771.4M, current mem=1771.4M)
% Begin Save netlist data ... (date=11/09 21:18:04, mem=1771.4M)
Writing Binary DB to DBS/soc_top-placed.enc.dat/vbin/soc_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/09 21:18:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1771.4M, current mem=1771.4M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-placed.enc.dat/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:18:05, mem=1771.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 21:18:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1771.6M, current mem=1771.6M)
Saving preference file DBS/soc_top-placed.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:18:06, mem=1772.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:18:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1772.0M, current mem=1772.0M)
Saving PG file DBS/soc_top-placed.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:18:06 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2150.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:18:06, mem=1771.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:18:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1771.4M, current mem=1771.4M)
% Begin Save routing data ... (date=11/09 21:18:06, mem=1771.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2150.9M) ***
% End Save routing data ... (date=11/09 21:18:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=1771.4M, current mem=1771.4M)
Saving property file DBS/soc_top-placed.enc.dat/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2153.9M) ***
% Begin Save power constraints data ... (date=11/09 21:18:07, mem=1771.4M)
% End Save power constraints data ... (date=11/09 21:18:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1771.4M, current mem=1771.4M)
wc bc
Generated self-contained design soc_top-placed.enc.dat
#% End save design ... (date=11/09 21:18:07, total cpu=0:00:00.9, real=0:00:03.0, peak res=1772.0M, current mem=1771.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1 -prefix soc_top_preCTS -outDir RPT
AAE DB initialization (MEM=2612.88 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:13:09.9/2:00:15.6 (0.1), mem = 2612.9M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2608.9M)
Extraction called for design 'soc_top' of instances=15318 and nets=15272 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design soc_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2616.883M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: soc_top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=2673.05)
Total number of fetched objects 15128
End delay calculation. (MEM=2805.11 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2805.11 CPU=0:00:02.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:01.0 totSessionCpu=0:13:13 mem=2789.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.668  |  5.668  | 88.152  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1376   |  1372   |   206   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     21 (21)      |   -0.161   |     22 (22)      |
|   max_tran     |    418 (7577)    |   -8.407   |    418 (7577)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.846%
Routing Overflow: 0.22% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir RPT
Total CPU time: 3.82 sec
Total Real time: 4.0 sec
Total Memory Usage: 2745.34375 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:03.8/0:00:04.3 (0.9), totSession cpu/real = 0:13:13.7/2:00:19.9 (0.1), mem = 2745.3M
<CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
Setting releaseMultiCpuLicenseMode to false.
<CMD> set_ccopt_property route_type_override_preferred_routing_layer_effort none
<CMD> setDesignMode -topRoutingLayer 4
<CMD> setDesignMode -bottomRoutingLayer 2
<CMD> create_route_type -name clkroute -top_preferred_layer 4
<CMD> set_ccopt_property route_type clkroute -net_type trunk
<CMD> set_ccopt_property route_type clkroute -net_type leaf
<CMD> set_ccopt_property buffer_cells BUFX1
<CMD> set_ccopt_property inverter_cells {INVX1 INVX2 INVX4 INVX8 INVX16 INVX32}
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 1206 sinks and 0 clock gates.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property clock_period -pin clk 100
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name clk/constraint -sources clk -auto_sinks
The skew group clk/constraint was created. It contains 1206 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/constraint true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraint clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraint constraint
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraint {wc bc}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:13:30.1/2:03:00.3 (0.1), mem = 2735.8M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setDesignMode -bottomRoutingLayer              2
setDesignMode -process                         180
setDesignMode -topRoutingLayer                 4
setExtractRCMode -coupling_c_th                3
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                0.03
setExtractRCMode -total_c_th                   5
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setPlaceMode -place_global_cong_effort         high
setPlaceMode -place_global_max_density         0.45
setPlaceMode -place_global_place_io_pins       true
setPlaceMode -timingDriven                     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2735.8M, init mem=2735.8M)
*info: Placed = 14974          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:45.85%(244159/532569)
Placement Density (including fixed std cells):45.85%(244159/532569)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2735.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:30.4/2:03:00.5 (0.1), mem = 2735.8M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1206 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1206 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2708.83 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 10047 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 10047
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15124 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15108
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15108 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.20% H + 0.00% V. EstWL: 6.415041e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)       172( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]  METAL3 ( 3)       162( 0.20%)        10( 0.01%)         2( 0.00%)   ( 0.22%) 
[NR-eGR]  METAL4 ( 4)        28( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       362( 0.18%)        10( 0.00%)         2( 0.00%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.22% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   45989 
[NR-eGR]  METAL2  (2V)        148207   60100 
[NR-eGR]  METAL3  (3H)        351474    9741 
[NR-eGR]  METAL4  (4V)        168211       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       667892  115830 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 574061um
[NR-eGR] Total length: 667892um, number of vias: 115830
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 15160um, number of vias: 4202
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.54 sec, Curr Mem: 2728.62 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.8 real=0:00:00.6)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
  Private non-default CCOpt properties:
    route_type_override_preferred_routing_layer_effort: none (default: medium)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): clkroute (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): clkroute (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     BUFX1 
  Inverters:   {INVX32 INVX16 INVX8 INVX4 INVX2}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 545636.717um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk/Leaf Routing info:
  Route-type name: clkroute; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner wc:setup, late and power domain auto-default:
  Slew time target (leaf):    0.886ns
  Slew time target (trunk):   0.886ns
  Slew time target (top):     0.886ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.221ns
  Buffer max distance: 155.964um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFX1, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=155.964um, saturatedSlew=0.626ns, speed=329.455um per ns, cellArea=70.375um^2 per 1000um}
  Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1000.000um, saturatedSlew=0.176ns, speed=6349.207um per ns, cellArea=48.294um^2 per 1000um}


Logic Sizing Table:

-----------------------------------------------------------------
Cell      Instance count    Source         Eligible library cells
-----------------------------------------------------------------
pad_in          1           library set    {pad_in}
-----------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for wc:setup.late...
Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree clk has 1 max_capacitance violation.
Clock tree balancer configuration for skew_group clk/constraint:
  Sources:                     pin clk
  Total number of sinks:       1206
  Delay constrained sinks:     1206
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner wc:setup.late:
  Skew target:                 0.221ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (42.000,884.295), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.020pF.


Primary reporting skew groups are:
skew_group clk/constraint with 1206 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
  sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=20994.586um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1955.925um, total=1955.925um
Clock DAG library cell distribution initial state {count}:
   Invs: INVX2: 1 
 Logics: pad_in: 1 
Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.8 real=0:00:01.7)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=20994.586um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1955.925um, total=1955.925um
    Clock DAG library cell distribution before merging {count}:
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=48.294um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21036.294um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1955.925um, total=1955.925um
    Clock DAG library cell distribution before clustering {count}:
       Invs: INVX32: 1 
     Logics: pad_in: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=282, i=1, icg=0, dcg=0, l=1, total=284
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3095.232um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24089.818um^2
      hp wire lengths  : top=0.000um, trunk=10493.520um, leaf=10894.525um, total=21388.045um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFX1: 282 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Bottom-up phase done. (took cpu=0:00:02.2 real=0:00:01.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:13:35 mem=3781.3M) ***
Total net bbox length = 5.937e+05 (3.201e+05 2.736e+05) (ext = 1.318e+04)
Move report: Detail placement moves 375 insts, mean move: 2.45 um, max move: 7.84 um 
	Max move on inst (soc/CTS_ccl_a_buf_00266): (1052.48, 575.92) --> (1060.32, 575.92)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3799.6MB
Summary Report:
Instances move: 375 (out of 15252 movable)
Instances flipped: 0
Mean displacement: 2.45 um
Max displacement: 7.84 um (Instance: soc/CTS_ccl_a_buf_00266) (1052.48, 575.92) -> (1060.32, 575.92)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: BUFX1
Total net bbox length = 5.943e+05 (3.205e+05 2.738e+05) (ext = 1.317e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3799.6MB
*** Finished refinePlace (0:13:35 mem=3799.6M) ***
    ClockRefiner summary
    All clock instances: Moved 136, flipped 36 and cell swapped 0 (out of a total of 1488).
    The largest move was 7.84 um for soc/CTS_ccl_a_buf_00266.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for wc:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.56,1.47)             3
    [1.47,2.38)             7
    [2.38,3.29)             2
    [3.29,4.2)             38
    [4.2,5.11)              1
    [5.11,6.02)             0
    [6.02,6.93)             0
    [6.93,7.84)             1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired               Achieved              Node
                     location              location              
    -------------------------------------------------------------------------------------------------------------------------------------------------------
        7.84         (1052.480,575.920)    (1060.320,575.920)    CTS_ccl_a_buf_00266 (a lib_cell BUFX1) at (1060.320,575.920), in power domain auto-default
        5.04         (1135.920,583.760)    (1130.880,583.760)    CTS_ccl_a_buf_00204 (a lib_cell BUFX1) at (1130.880,583.760), in power domain auto-default
        3.92         (571.440,760.160)     (567.520,760.160)     CTS_ccl_a_buf_00253 (a lib_cell BUFX1) at (567.520,760.160), in power domain auto-default
        3.92         (603.920,673.920)     (600.000,673.920)     CTS_ccl_a_buf_00247 (a lib_cell BUFX1) at (600.000,673.920), in power domain auto-default
        3.92         (702.480,771.920)     (702.480,775.840)     CTS_ccl_a_buf_00228 (a lib_cell BUFX1) at (702.480,775.840), in power domain auto-default
        3.92         (791.520,713.120)     (787.600,713.120)     CTS_ccl_a_buf_00213 (a lib_cell BUFX1) at (787.600,713.120), in power domain auto-default
        3.92         (796.000,858.160)     (799.920,858.160)     CTS_ccl_buf_00276 (a lib_cell BUFX1) at (799.920,858.160), in power domain auto-default
        3.92         (870.480,783.680)     (874.400,783.680)     CTS_ccl_a_buf_00279 (a lib_cell BUFX1) at (874.400,783.680), in power domain auto-default
        3.92         (870.480,779.760)     (866.560,779.760)     CTS_ccl_a_buf_00278 (a lib_cell BUFX1) at (866.560,779.760), in power domain auto-default
        3.92         (603.920,728.800)     (600.000,728.800)     CTS_ccl_a_buf_00270 (a lib_cell BUFX1) at (600.000,728.800), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=282, i=1, icg=0, dcg=0, l=1, total=284
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3095.232um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24089.818um^2
      cell capacitance : b=0.325pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.347pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=1.944pF, leaf=2.350pF, total=4.294pF
      wire lengths     : top=0.000um, trunk=11074.467um, leaf=13119.405um, total=24193.872um
      hp wire lengths  : top=0.000um, trunk=10613.360um, leaf=10971.805um, total=21585.165um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=9, worst=[8.179ns, 8.174ns, 2.179ns, 2.174ns, 1.395ns, 1.383ns, 0.006ns, 0.000ns, 0.000ns]} avg=2.610ns sd=3.274ns sum=23.491ns
      Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.886ns count=87 avg=0.529ns sd=0.194ns min=0.000ns max=0.860ns {41 <= 0.532ns, 32 <= 0.709ns, 8 <= 0.797ns, 4 <= 0.842ns, 2 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.887ns min=0.210ns max=9.065ns {14 <= 0.532ns, 68 <= 0.709ns, 64 <= 0.797ns, 21 <= 0.842ns, 22 <= 0.886ns} {3 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFX1: 282 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/constraint: insertion delay [min=3.211, max=4.674, avg=3.923, sd=0.250], skew [1.463 vs 0.221*], 35.2% {3.908, 4.129} (wid=0.911 ws=0.870) (gid=4.440 gs=1.271)
    Skew group summary after 'Clustering':
      skew_group clk/constraint: insertion delay [min=3.211, max=4.674, avg=3.923, sd=0.250], skew [1.463 vs 0.221*], 35.2% {3.908, 4.129} (wid=0.911 ws=0.870) (gid=4.440 gs=1.271)
    Legalizer API calls during this step: 6342 succeeded with high effort: 6342 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:03.2 real=0:00:02.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       285 (unrouted=285, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 285 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 285 nets for routing of which 284 have one or more fixed wires.
(ccopt eGR): Start to route 285 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 5 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 5
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15406 nets ( ignored 15121 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 284 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 284
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 284 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.444120e+04um
[NR-eGR] Create a new net group with 18 nets and layer range [2, 4]
[NR-eGR] Layer group 2: route 18 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 2.646784e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   46553 
[NR-eGR]  METAL2  (2V)        147140   60577 
[NR-eGR]  METAL3  (3H)        357173    9830 
[NR-eGR]  METAL4  (4V)        173151       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       677463  116960 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 594261um
[NR-eGR] Total length: 677463um, number of vias: 116960
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 24731um, number of vias: 5332
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  METAL1  (1H)             0  1766 
[NR-eGR]  METAL2  (2V)          3115  2557 
[NR-eGR]  METAL3  (3H)         12891  1009 
[NR-eGR]  METAL4  (4V)          8725     0 
[NR-eGR]  METAL5  (5H)             0     0 
[NR-eGR]  METAL6  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        24731  5332 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 21552um
[NR-eGR] Total length: 24731um, number of vias: 5332
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 24731um, number of vias: 5332
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.45 sec, Real: 0.42 sec, Curr Mem: 3799.71 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using eGR only done.
Net route status summary:
  Clock:       285 (unrouted=1, trialRouted=0, noStatus=0, routed=284, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:13:36.1/2:03:05.3 (0.1), mem = 3799.7M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 10047 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 10047
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 284  Num Prerouted Wires = 5811
[NR-eGR] Read 15406 nets ( ignored 284 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15106
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15106 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.22% H + 0.00% V. EstWL: 6.277214e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)        86( 0.14%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]  METAL3 ( 3)       186( 0.23%)        11( 0.01%)   ( 0.25%) 
[NR-eGR]  METAL4 ( 4)        28( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       300( 0.15%)        11( 0.01%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.25% H + 0.00% V
Early Global Route congestion estimation runtime: 0.33 seconds, mem = 3815.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   46553 
[NR-eGR]  METAL2  (2V)        148536   60594 
[NR-eGR]  METAL3  (3H)        357356    9831 
[NR-eGR]  METAL4  (4V)        171972       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       677864  116978 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 594261um
[NR-eGR] Total length: 677864um, number of vias: 116978
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.19 seconds, mem = 3808.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.3), totSession cpu/real = 0:13:36.8/2:03:05.9 (0.1), mem = 3808.8M
    Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.6)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.4 real=0:00:01.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'soc_top' of instances=15600 and nets=15554 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design soc_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3808.785M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=282, i=1, icg=0, dcg=0, l=1, total=284
    sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
    misc counts      : r=1, pp=0
    cell areas       : b=3095.232um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24089.818um^2
    cell capacitance : b=0.325pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.347pF
    sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
    wire capacitance : top=0.000pF, trunk=1.964pF, leaf=2.365pF, total=4.329pF
    wire lengths     : top=0.000um, trunk=11074.467um, leaf=13119.405um, total=24193.872um
    hp wire lengths  : top=0.000um, trunk=10613.360um, leaf=10971.805um, total=21585.165um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=9, worst=[8.184ns, 8.181ns, 2.179ns, 2.175ns, 1.395ns, 1.383ns, 0.010ns, 0.004ns, 0.003ns]} avg=2.613ns sd=3.275ns sum=23.515ns
    Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.886ns count=87 avg=0.533ns sd=0.196ns min=0.000ns max=0.873ns {41 <= 0.532ns, 30 <= 0.709ns, 9 <= 0.797ns, 5 <= 0.842ns, 2 <= 0.886ns}
    Leaf  : target=0.886ns count=198 avg=0.840ns sd=0.887ns min=0.210ns max=9.070ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 22 <= 0.886ns} {3 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUFX1: 282 
     Invs: INVX2: 1 
   Logics: pad_in: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=3.228, max=4.674, avg=3.943, sd=0.253], skew [1.446 vs 0.221*], 35% {3.933, 4.154} (wid=0.911 ws=0.870) (gid=4.472 gs=1.286)
  Skew group summary after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=3.228, max=4.674, avg=3.943, sd=0.253], skew [1.446 vs 0.221*], 35% {3.933, 4.154} (wid=0.911 ws=0.870) (gid=4.472 gs=1.286)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.8 real=0:00:01.5)
  Stage::Clustering done. (took cpu=0:00:05.0 real=0:00:03.9)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=287, i=1, icg=0, dcg=0, l=1, total=289
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3150.112um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24144.698um^2
      cell capacitance : b=0.331pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.353pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.071pF, leaf=2.361pF, total=4.431pF
      wire lengths     : top=0.000um, trunk=11725.232um, leaf=13102.809um, total=24828.041um
      hp wire lengths  : top=0.000um, trunk=11288.160um, leaf=10963.205um, total=22251.365um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Remaining Transition : {count=6, worst=[8.089ns, 8.072ns, 2.027ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.832ns sd=3.303ns sum=22.992ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.886ns count=92 avg=0.541ns sd=0.197ns min=0.000ns max=0.874ns {42 <= 0.532ns, 31 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.874ns min=0.210ns max=8.975ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFX1: 287 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
    Legalizer API calls during this step: 846 succeeded with high effort: 846 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=287, i=1, icg=0, dcg=0, l=1, total=289
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3150.112um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24144.698um^2
      cell capacitance : b=0.331pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.353pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.071pF, leaf=2.361pF, total=4.431pF
      wire lengths     : top=0.000um, trunk=11725.232um, leaf=13102.809um, total=24828.041um
      hp wire lengths  : top=0.000um, trunk=11288.160um, leaf=10963.205um, total=22251.365um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Remaining Transition : {count=6, worst=[8.089ns, 8.072ns, 2.027ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.832ns sd=3.303ns sum=22.992ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.886ns count=92 avg=0.541ns sd=0.197ns min=0.000ns max=0.874ns {42 <= 0.532ns, 31 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.874ns min=0.210ns max=8.975ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFX1: 287 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=3.826, max=5.117, avg=4.542, sd=0.252], skew [1.291 vs 0.221*], 34.3% {4.519, 4.740} (wid=0.900 ws=0.869) (gid=5.080 gs=1.286)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=3.826, max=5.117, avg=4.542, sd=0.252], skew [1.291 vs 0.221*], 34.3% {4.519, 4.740} (wid=0.900 ws=0.869) (gid=5.080 gs=1.286)
    Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=287, i=1, icg=0, dcg=0, l=1, total=289
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3150.112um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24144.698um^2
      cell capacitance : b=0.331pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.353pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.071pF, leaf=2.361pF, total=4.431pF
      wire lengths     : top=0.000um, trunk=11725.232um, leaf=13102.809um, total=24828.041um
      hp wire lengths  : top=0.000um, trunk=11288.160um, leaf=10963.205um, total=22251.365um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Remaining Transition : {count=6, worst=[8.089ns, 8.072ns, 2.027ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.832ns sd=3.303ns sum=22.992ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.886ns count=92 avg=0.541ns sd=0.197ns min=0.000ns max=0.874ns {42 <= 0.532ns, 31 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.874ns min=0.210ns max=8.975ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFX1: 287 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=287, i=1, icg=0, dcg=0, l=1, total=289
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3150.112um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24144.698um^2
      cell capacitance : b=0.331pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.353pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.071pF, leaf=2.361pF, total=4.431pF
      wire lengths     : top=0.000um, trunk=11725.232um, leaf=13102.809um, total=24828.041um
      hp wire lengths  : top=0.000um, trunk=11288.160um, leaf=10963.205um, total=22251.365um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Remaining Transition : {count=6, worst=[8.089ns, 8.072ns, 2.027ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.832ns sd=3.303ns sum=22.992ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.886ns count=92 avg=0.541ns sd=0.197ns min=0.000ns max=0.874ns {42 <= 0.532ns, 31 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.874ns min=0.210ns max=8.975ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFX1: 287 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=287, i=1, icg=0, dcg=0, l=1, total=289
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3150.112um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24144.698um^2
      cell capacitance : b=0.331pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.353pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.071pF, leaf=2.361pF, total=4.431pF
      wire lengths     : top=0.000um, trunk=11725.232um, leaf=13102.809um, total=24828.041um
      hp wire lengths  : top=0.000um, trunk=11288.160um, leaf=10963.205um, total=22251.365um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Remaining Transition : {count=6, worst=[8.089ns, 8.072ns, 2.027ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.832ns sd=3.303ns sum=22.992ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.886ns count=92 avg=0.541ns sd=0.197ns min=0.000ns max=0.874ns {42 <= 0.532ns, 31 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.874ns min=0.210ns max=8.975ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFX1: 287 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=286, i=1, icg=0, dcg=0, l=1, total=288
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3139.136um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24133.722um^2
      cell capacitance : b=0.330pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.352pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.068pF, leaf=2.361pF, total=4.429pF
      wire lengths     : top=0.000um, trunk=11711.485um, leaf=13102.809um, total=24814.294um
      hp wire lengths  : top=0.000um, trunk=11276.400um, leaf=10963.205um, total=22239.605um
    Clock DAG net violations after 'Removing longest path buffering':
      Remaining Transition : {count=6, worst=[8.089ns, 8.072ns, 2.027ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.832ns sd=3.303ns sum=22.992ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.886ns count=91 avg=0.546ns sd=0.193ns min=0.000ns max=0.874ns {41 <= 0.532ns, 31 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.874ns min=0.210ns max=8.975ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFX1: 286 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=3.826, max=5.114], skew [1.288 vs 0.221*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=3.826, max=5.114], skew [1.288 vs 0.221*]
    Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=286, i=1, icg=0, dcg=0, l=1, total=288
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3139.136um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24133.722um^2
      cell capacitance : b=0.330pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.352pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.070pF, leaf=2.361pF, total=4.431pF
      wire lengths     : top=0.000um, trunk=11758.245um, leaf=13102.809um, total=24861.054um
      hp wire lengths  : top=0.000um, trunk=11180.080um, leaf=10963.205um, total=22143.285um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.827ns sd=3.294ns sum=22.965ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.886ns count=91 avg=0.542ns sd=0.190ns min=0.000ns max=0.873ns {43 <= 0.532ns, 30 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 3 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.872ns min=0.210ns max=8.951ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFX1: 286 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=3.831, max=5.073, avg=4.537, sd=0.240], skew [1.242 vs 0.221*], 38.5% {4.552, 4.773} (wid=0.902 ws=0.869) (gid=4.973 gs=1.176)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=3.831, max=5.073, avg=4.537, sd=0.240], skew [1.242 vs 0.221*], 38.5% {4.552, 4.773} (wid=0.902 ws=0.869) (gid=4.973 gs=1.176)
    Legalizer API calls during this step: 236 succeeded with high effort: 236 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Construction done. (took cpu=0:00:06.3 real=0:00:05.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=286, i=1, icg=0, dcg=0, l=1, total=288
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3139.136um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24133.722um^2
      cell capacitance : b=0.330pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.352pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.048pF, leaf=2.361pF, total=4.409pF
      wire lengths     : top=0.000um, trunk=11660.298um, leaf=13102.809um, total=24763.107um
      hp wire lengths  : top=0.000um, trunk=11098.320um, leaf=10963.205um, total=22061.525um
    Clock DAG net violations after 'Improving clock tree routing':
      Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.827ns sd=3.294ns sum=22.965ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.886ns count=91 avg=0.537ns sd=0.193ns min=0.000ns max=0.873ns {46 <= 0.532ns, 27 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 3 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.872ns min=0.210ns max=8.951ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUFX1: 286 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=3.831, max=5.073], skew [1.242 vs 0.221*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=3.831, max=5.073], skew [1.242 vs 0.221*]
    Legalizer API calls during this step: 308 succeeded with high effort: 308 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=286, i=1, icg=0, dcg=0, l=1, total=288
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3139.136um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24133.722um^2
      cell capacitance : b=0.330pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.352pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.048pF, leaf=2.361pF, total=4.409pF
      wire lengths     : top=0.000um, trunk=11660.298um, leaf=13102.809um, total=24763.107um
      hp wire lengths  : top=0.000um, trunk=11098.320um, leaf=10963.205um, total=22061.525um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.827ns sd=3.294ns sum=22.965ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.886ns count=91 avg=0.537ns sd=0.193ns min=0.000ns max=0.873ns {46 <= 0.532ns, 27 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 3 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.872ns min=0.210ns max=8.951ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUFX1: 286 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=3.831, max=5.073], skew [1.242 vs 0.221*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=3.831, max=5.073], skew [1.242 vs 0.221*]
    Legalizer API calls during this step: 574 succeeded with high effort: 574 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=286, i=1, icg=0, dcg=0, l=1, total=288
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3139.136um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24133.722um^2
      cell capacitance : b=0.330pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.352pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.189pF, leaf=2.374pF, total=4.562pF
      wire lengths     : top=0.000um, trunk=12461.034um, leaf=13166.320um, total=25627.354um
      hp wire lengths  : top=0.000um, trunk=11859.360um, leaf=11025.085um, total=22884.445um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.886ns count=91 avg=0.570ns sd=0.200ns min=0.000ns max=0.885ns {41 <= 0.532ns, 23 <= 0.709ns, 14 <= 0.797ns, 4 <= 0.842ns, 9 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUFX1: 286 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=4.602, max=5.072, avg=4.825, sd=0.117], skew [0.470 vs 0.221*], 64.8% {4.689, 4.910} (wid=0.902 ws=0.865) (gid=5.033 gs=0.863)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=4.602, max=5.072, avg=4.825, sd=0.117], skew [0.470 vs 0.221*], 64.8% {4.689, 4.910} (wid=0.902 ws=0.865) (gid=5.033 gs=0.863)
    Legalizer API calls during this step: 1232 succeeded with high effort: 1232 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:01.7 real=0:00:01.7)
  Stage::Reducing Power done. (took cpu=0:00:02.0 real=0:00:01.9)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 14 fraglets and 16 vertices; 95 variables and 300 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 1.591ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 290 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=286, i=1, icg=0, dcg=0, l=1, total=288
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3139.136um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24133.722um^2
          cell capacitance : b=0.330pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.352pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.189pF, leaf=2.374pF, total=4.562pF
          wire lengths     : top=0.000um, trunk=12461.034um, leaf=13166.320um, total=25627.354um
          hp wire lengths  : top=0.000um, trunk=11859.360um, leaf=11025.085um, total=22884.445um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.886ns count=91 avg=0.570ns sd=0.200ns min=0.000ns max=0.885ns {41 <= 0.532ns, 23 <= 0.709ns, 14 <= 0.797ns, 4 <= 0.842ns, 9 <= 0.886ns}
          Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUFX1: 286 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=296, i=1, icg=0, dcg=0, l=1, total=298
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3248.896um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24243.482um^2
          cell capacitance : b=0.341pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.363pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.223pF, leaf=2.374pF, total=4.597pF
          wire lengths     : top=0.000um, trunk=12650.829um, leaf=13166.320um, total=25817.149um
          hp wire lengths  : top=0.000um, trunk=12066.000um, leaf=11025.085um, total=23091.085um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.886ns count=101 avg=0.526ns sd=0.219ns min=0.000ns max=0.885ns {51 <= 0.532ns, 25 <= 0.709ns, 14 <= 0.797ns, 4 <= 0.842ns, 7 <= 0.886ns}
          Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUFX1: 296 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
        Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
          cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
          wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
          hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
          Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX1: 309 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
          cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
          wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
          hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
          Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
          Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: BUFX1: 309 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
      cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
      wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
      hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUFX1: 309 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Legalizer API calls during this step: 353 succeeded with high effort: 353 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
    sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
    misc counts      : r=1, pp=0
    cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
    cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
    sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
    wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
    wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
    hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
  Clock DAG net violations after Approximately balancing fragments:
    Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
    Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUFX1: 309 
     Invs: INVX2: 1 
   Logics: pad_in: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
      cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
      wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
      hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
    Clock DAG net violations after 'Improving fragments clock skew':
      Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUFX1: 309 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 14 fraglets and 16 vertices; 95 variables and 300 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
          cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
          wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
          hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
          Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX1: 309 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
      cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
      wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
      hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
    Clock DAG net violations after 'Approximately balancing step':
      Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUFX1: 309 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
      cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
      wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
      hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
    Clock DAG net violations after 'Fixing clock tree overload':
      Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUFX1: 309 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
      cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
      wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
      hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
    Clock DAG net violations after 'Approximately balancing paths':
      Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUFX1: 309 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=4.853, max=5.073, avg=4.975, sd=0.056], skew [0.221 vs 0.221], 100% {4.853, 5.073} (wid=0.902 ws=0.865) (gid=5.033 gs=0.863)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=4.853, max=5.073, avg=4.975, sd=0.056], skew [0.221 vs 0.221], 100% {4.853, 5.073} (wid=0.902 ws=0.865) (gid=5.033 gs=0.863)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:01.0 real=0:00:01.0)
  Stage::Polishing...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
    sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
    misc counts      : r=1, pp=0
    cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
    cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
    sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
    wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
    wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
    hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
  Clock DAG net violations before polishing:
    Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
    Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUFX1: 309 
     Invs: INVX2: 1 
   Logics: pad_in: 1 
  Primary reporting skew groups before polishing:
    skew_group clk/constraint: insertion delay [min=4.853, max=5.074], skew [0.222 vs 0.221*]
  Skew group summary before polishing:
    skew_group clk/constraint: insertion delay [min=4.853, max=5.074], skew [0.222 vs 0.221*]
  Merging balancing drivers for power...
    Tried: 313 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
      cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
      wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
      hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUFX1: 309 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=4.853, max=5.074], skew [0.222 vs 0.221*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=4.853, max=5.074], skew [0.222 vs 0.221*]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
      cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
      wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
      hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 27 <= 0.709ns, 13 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUFX1: 309 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=4.854, max=5.074, avg=4.976, sd=0.056], skew [0.220 vs 0.221], 100% {4.854, 5.074} (wid=0.902 ws=0.865) (gid=5.034 gs=0.863)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=4.854, max=5.074, avg=4.976, sd=0.056], skew [0.220 vs 0.221], 100% {4.854, 5.074} (wid=0.902 ws=0.865) (gid=5.034 gs=0.863)
    Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1933 succeeded with high effort: 1933 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 4340 succeeded with high effort: 4340 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.5 real=0:00:01.3)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        For skew group clk/constraint, artificially shortened or lengthened 3 paths.
        	The smallest offset applied was 0.003ns.
        	The largest offset applied was 0.006ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1762 succeeded with high effort: 1762 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 4340 succeeded with high effort: 4340 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.2 real=0:00:01.1)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
      cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.128pF, leaf=2.344pF, total=4.472pF
      wire lengths     : top=0.000um, trunk=12114.335um, leaf=13025.439um, total=25139.774um
      hp wire lengths  : top=0.000um, trunk=11843.680um, leaf=11220.805um, total=23064.485um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=7, worst=[8.065ns, 8.062ns, 2.033ns, 1.975ns, 1.395ns, 1.380ns, 0.011ns]} avg=3.275ns sd=3.339ns sum=22.922ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.886ns count=114 avg=0.454ns sd=0.232ns min=0.000ns max=0.897ns {66 <= 0.532ns, 33 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
      Leaf  : target=0.886ns count=198 avg=0.835ns sd=0.871ns min=0.209ns max=8.951ns {13 <= 0.532ns, 71 <= 0.709ns, 63 <= 0.797ns, 22 <= 0.842ns, 23 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUFX1: 309 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=4.834, max=5.073, avg=4.921, sd=0.055], skew [0.239 vs 0.221*], 98.9% {4.834, 5.055} (wid=0.902 ws=0.865) (gid=5.029 gs=0.859)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=4.834, max=5.073, avg=4.921, sd=0.055], skew [0.239 vs 0.221*], 98.9% {4.834, 5.055} (wid=0.902 ws=0.865) (gid=5.029 gs=0.859)
    Legalizer API calls during this step: 12375 succeeded with high effort: 12375 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:06.1 real=0:00:03.3)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      For skew group clk/constraint, artificially shortened or lengthened 13 paths.
      	The smallest offset applied was 0.001ns.
      	The largest offset applied was 0.018ns.
      
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=6.149pF fall=5.993pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Reverting Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
      cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.128pF, leaf=2.344pF, total=4.472pF
      wire lengths     : top=0.000um, trunk=12114.335um, leaf=13025.439um, total=25139.774um
      hp wire lengths  : top=0.000um, trunk=11843.680um, leaf=11220.805um, total=23064.485um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=7, worst=[8.065ns, 8.062ns, 2.033ns, 1.975ns, 1.395ns, 1.380ns, 0.011ns]} avg=3.275ns sd=3.339ns sum=22.922ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.886ns count=114 avg=0.454ns sd=0.232ns min=0.000ns max=0.897ns {66 <= 0.532ns, 33 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
      Leaf  : target=0.886ns count=198 avg=0.835ns sd=0.871ns min=0.209ns max=8.951ns {13 <= 0.532ns, 71 <= 0.709ns, 63 <= 0.797ns, 22 <= 0.842ns, 23 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFX1: 309 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=4.834, max=5.073, avg=4.921, sd=0.055], skew [0.239 vs 0.221*], 98.9% {4.834, 5.055} (wid=0.902 ws=0.865) (gid=5.029 gs=0.859)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=4.834, max=5.073, avg=4.921, sd=0.055], skew [0.239 vs 0.221*], 98.9% {4.834, 5.055} (wid=0.902 ws=0.865) (gid=5.029 gs=0.859)
    Legalizer API calls during this step: 620 succeeded with high effort: 620 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
      cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.128pF, leaf=2.344pF, total=4.472pF
      wire lengths     : top=0.000um, trunk=12114.335um, leaf=13025.439um, total=25139.774um
      hp wire lengths  : top=0.000um, trunk=11843.680um, leaf=11220.805um, total=23064.485um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=7, worst=[8.065ns, 8.062ns, 2.033ns, 1.975ns, 1.395ns, 1.380ns, 0.011ns]} avg=3.275ns sd=3.339ns sum=22.922ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.886ns count=114 avg=0.454ns sd=0.232ns min=0.000ns max=0.897ns {66 <= 0.532ns, 33 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
      Leaf  : target=0.886ns count=198 avg=0.835ns sd=0.871ns min=0.209ns max=8.951ns {13 <= 0.532ns, 71 <= 0.709ns, 63 <= 0.797ns, 22 <= 0.842ns, 23 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFX1: 309 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=4.834, max=5.073, avg=4.921, sd=0.055], skew [0.239 vs 0.221*], 98.9% {4.834, 5.055} (wid=0.902 ws=0.865) (gid=5.029 gs=0.859)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=4.834, max=5.073, avg=4.921, sd=0.055], skew [0.239 vs 0.221*], 98.9% {4.834, 5.055} (wid=0.902 ws=0.865) (gid=5.029 gs=0.859)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        For skew group clk/constraint, artificially shortened or lengthened 13 paths.
        	The smallest offset applied was 0.001ns.
        	The largest offset applied was 0.018ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 383 succeeded with high effort: 383 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=42, computed=268, moveTooSmall=640, resolved=0, predictFail=84, currentlyIllegal=0, legalizationFail=11, legalizedMoveTooSmall=63, ignoredLeafDriver=0, worse=704, accepted=24
        Max accepted move=33.600um, total accepted move=257.040um, average move=10.710um
        Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=42, computed=268, moveTooSmall=660, resolved=0, predictFail=99, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=59, ignoredLeafDriver=0, worse=714, accepted=8
        Max accepted move=14.000um, total accepted move=84.560um, average move=10.570um
        Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=43, computed=267, moveTooSmall=666, resolved=0, predictFail=100, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=61, ignoredLeafDriver=0, worse=722, accepted=1
        Max accepted move=9.520um, total accepted move=9.520um, average move=9.520um
        Legalizer API calls during this step: 2666 succeeded with high effort: 2666 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.9 real=0:00:01.9)
      Global shorten wires A1...
        Legalizer API calls during this step: 392 succeeded with high effort: 392 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=287, computed=23, moveTooSmall=499, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=28, accepted=2
        Max accepted move=14.560um, total accepted move=22.960um, average move=11.480um
        Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=288, computed=22, moveTooSmall=497, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=28, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 1353 succeeded with high effort: 1353 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=0, computed=310, moveTooSmall=0, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=333, accepted=4
        Max accepted move=2.240um, total accepted move=6.160um, average move=1.540um
        Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=305, computed=5, moveTooSmall=0, resolved=0, predictFail=538, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 350 succeeded with high effort: 350 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
        sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
        misc counts      : r=1, pp=0
        cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
        cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
        sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
        wire capacitance : top=0.000pF, trunk=2.107pF, leaf=2.348pF, total=4.454pF
        wire lengths     : top=0.000um, trunk=11979.231um, leaf=13045.668um, total=25024.898um
        hp wire lengths  : top=0.000um, trunk=11772.560um, leaf=11263.085um, total=23035.645um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=7, worst=[8.065ns, 8.062ns, 2.033ns, 1.975ns, 1.395ns, 1.380ns, 0.011ns]} avg=3.275ns sd=3.338ns sum=22.922ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.886ns count=114 avg=0.450ns sd=0.228ns min=0.000ns max=0.897ns {67 <= 0.532ns, 33 <= 0.709ns, 7 <= 0.797ns, 4 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
        Leaf  : target=0.886ns count=198 avg=0.835ns sd=0.871ns min=0.201ns max=8.951ns {13 <= 0.532ns, 72 <= 0.709ns, 61 <= 0.797ns, 22 <= 0.842ns, 24 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUFX1: 309 
         Invs: INVX2: 1 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=4.835, max=5.073, avg=4.911, sd=0.053], skew [0.238 vs 0.221*], 99.8% {4.835, 5.056} (wid=0.902 ws=0.865) (gid=5.012 gs=0.841)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=4.835, max=5.073, avg=4.911, sd=0.053], skew [0.238 vs 0.221*], 99.8% {4.835, 5.056} (wid=0.902 ws=0.865) (gid=5.012 gs=0.841)
      Legalizer API calls during this step: 5220 succeeded with high effort: 5220 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.5 real=0:00:02.5)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 313 , Succeeded = 61 , Constraints Broken = 249 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.2 real=0:00:00.2)
    Optimizing orientation done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
      cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.080pF, leaf=2.340pF, total=4.420pF
      wire lengths     : top=0.000um, trunk=11853.347um, leaf=13005.509um, total=24858.856um
      hp wire lengths  : top=0.000um, trunk=11772.560um, leaf=11263.085um, total=23035.645um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 1.975ns, 1.395ns, 1.381ns]} avg=3.819ns sd=3.300ns sum=22.911ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.886ns count=114 avg=0.445ns sd=0.227ns min=0.000ns max=0.871ns {67 <= 0.532ns, 34 <= 0.709ns, 6 <= 0.797ns, 4 <= 0.842ns, 3 <= 0.886ns}
      Leaf  : target=0.886ns count=198 avg=0.834ns sd=0.871ns min=0.201ns max=8.951ns {14 <= 0.532ns, 71 <= 0.709ns, 61 <= 0.797ns, 23 <= 0.842ns, 23 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUFX1: 309 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=4.760, max=5.073, avg=4.875, sd=0.056], skew [0.312 vs 0.221*], 96.8% {4.779, 5.000} (wid=0.902 ws=0.865) (gid=4.990 gs=0.820)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=4.760, max=5.073, avg=4.875, sd=0.056], skew [0.312 vs 0.221*], 96.8% {4.779, 5.000} (wid=0.902 ws=0.865) (gid=4.990 gs=0.820)
    Legalizer API calls during this step: 5220 succeeded with high effort: 5220 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.8 real=0:00:02.8)
  Total capacitance is (rise=10.569pF fall=10.413pF), of which (rise=4.420pF fall=4.420pF) is wire, and (rise=6.149pF fall=5.993pF) is gate.
  Stage::Polishing done. (took cpu=0:00:09.5 real=0:00:06.5)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 311 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:13:51 mem=3794.1M) ***
Total net bbox length = 5.953e+05 (3.209e+05 2.744e+05) (ext = 1.296e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3794.1MB
Summary Report:
Instances move: 0 (out of 15279 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.953e+05 (3.209e+05 2.744e+05) (ext = 1.296e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3794.1MB
*** Finished refinePlace (0:13:51 mem=3794.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1515).
  Restoring pStatusCts on 311 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:12.6 real=0:00:09.6)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       312 (unrouted=312, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 312 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 312 nets for routing of which 311 have one or more fixed wires.
(ccopt eGR): Start to route 312 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 5 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 5
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15433 nets ( ignored 15121 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 311 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 311
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 311 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.509192e+04um
[NR-eGR] Create a new net group with 16 nets and layer range [2, 4]
[NR-eGR] Layer group 2: route 16 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 2.954112e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   46607 
[NR-eGR]  METAL2  (2V)        148623   60607 
[NR-eGR]  METAL3  (3H)        357973    9824 
[NR-eGR]  METAL4  (4V)        172295       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       678891  117038 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 595317um
[NR-eGR] Total length: 678891um, number of vias: 117038
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 25758um, number of vias: 5392
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  METAL1  (1H)             0  1820 
[NR-eGR]  METAL2  (2V)          3202  2570 
[NR-eGR]  METAL3  (3H)         13508  1002 
[NR-eGR]  METAL4  (4V)          9048     0 
[NR-eGR]  METAL5  (5H)             0     0 
[NR-eGR]  METAL6  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        25758  5392 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 22608um
[NR-eGR] Total length: 25758um, number of vias: 5392
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 25758um, number of vias: 5392
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.38 sec, Curr Mem: 3806.81 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
      Routing using eGR only done.
Net route status summary:
  Clock:       312 (unrouted=1, trialRouted=0, noStatus=0, routed=311, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'soc_top' of instances=15627 and nets=15581 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design soc_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3806.809M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for wc:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
        Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
          cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.146pF, leaf=2.433pF, total=4.579pF
          wire lengths     : top=0.000um, trunk=12148.895um, leaf=13609.075um, total=25757.970um
          hp wire lengths  : top=0.000um, trunk=11772.560um, leaf=11263.085um, total=23035.645um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=12, worst=[8.226ns, 8.205ns, 2.021ns, 1.957ns, 1.397ns, 1.383ns, 0.026ns, 0.024ns, 0.016ns, 0.010ns, ...]} avg=1.939ns sd=3.040ns sum=23.273ns
          Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.886ns count=114 avg=0.451ns sd=0.230ns min=0.000ns max=0.902ns {67 <= 0.532ns, 32 <= 0.709ns, 7 <= 0.797ns, 5 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
          Leaf  : target=0.886ns count=198 avg=0.845ns sd=0.884ns min=0.210ns max=9.112ns {15 <= 0.532ns, 62 <= 0.709ns, 67 <= 0.797ns, 18 <= 0.842ns, 25 <= 0.886ns} {5 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFX1: 309 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=4.774, max=5.088, avg=4.917, sd=0.062], skew [0.313 vs 0.221*], 92.7% {4.814, 5.035} (wid=0.899 ws=0.867) (gid=5.053 gs=0.889)
        Skew group summary eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=4.774, max=5.088, avg=4.917, sd=0.062], skew [0.313 vs 0.221*], 92.7% {4.814, 5.035} (wid=0.899 ws=0.867) (gid=5.053 gs=0.889)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         12
            Processed:             12
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             12
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
            sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
            misc counts      : r=1, pp=0
            cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
            cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
            sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
            wire capacitance : top=0.000pF, trunk=2.146pF, leaf=2.433pF, total=4.579pF
            wire lengths     : top=0.000um, trunk=12148.895um, leaf=13609.075um, total=25757.970um
            hp wire lengths  : top=0.000um, trunk=11772.560um, leaf=11263.085um, total=23035.645um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=12, worst=[8.226ns, 8.205ns, 2.021ns, 1.957ns, 1.397ns, 1.383ns, 0.026ns, 0.024ns, 0.016ns, 0.010ns, ...]} avg=1.939ns sd=3.040ns sum=23.273ns
            Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.886ns count=114 avg=0.451ns sd=0.230ns min=0.000ns max=0.902ns {67 <= 0.532ns, 32 <= 0.709ns, 7 <= 0.797ns, 5 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
            Leaf  : target=0.886ns count=198 avg=0.845ns sd=0.884ns min=0.210ns max=9.112ns {15 <= 0.532ns, 62 <= 0.709ns, 67 <= 0.797ns, 18 <= 0.842ns, 25 <= 0.886ns} {5 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUFX1: 309 
             Invs: INVX2: 1 
           Logics: pad_in: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=4.774, max=5.088], skew [0.313 vs 0.221*]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=4.774, max=5.088], skew [0.313 vs 0.221*]
          Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 35 long paths. The largest offset applied was 0.046ns.
            
            
            Skew Group Offsets:
            
            --------------------------------------------------------------------------------------------
            Skew Group        Num.     Num.       Offset        Max        Previous Max.    Current Max.
                              Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            --------------------------------------------------------------------------------------------
            clk/constraint    1206       35         2.902%      0.046ns       5.088ns         5.042ns
            --------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        4
              0.000        0.005        4
              0.005        0.010        1
              0.010        0.015        7
              0.015        0.020        1
              0.020        0.025        0
              0.025        0.030        0
              0.030        0.035        1
              0.035        0.040        9
              0.040        0.045        4
              0.045      and above      4
            -------------------------------
            
            Mean=0.024ns Median=0.034ns Std.Dev=0.018ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 124, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 132, numSkippedDueToCloseToSkewTarget = 56
          CCOpt-eGRPC Downsizing: considered: 124, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 124, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
            sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
            misc counts      : r=1, pp=0
            cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
            cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
            sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
            wire capacitance : top=0.000pF, trunk=2.146pF, leaf=2.433pF, total=4.579pF
            wire lengths     : top=0.000um, trunk=12148.895um, leaf=13609.075um, total=25757.970um
            hp wire lengths  : top=0.000um, trunk=11772.560um, leaf=11263.085um, total=23035.645um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=12, worst=[8.226ns, 8.205ns, 2.021ns, 1.957ns, 1.397ns, 1.383ns, 0.026ns, 0.024ns, 0.016ns, 0.010ns, ...]} avg=1.939ns sd=3.040ns sum=23.273ns
            Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.886ns count=114 avg=0.451ns sd=0.230ns min=0.000ns max=0.902ns {67 <= 0.532ns, 32 <= 0.709ns, 7 <= 0.797ns, 5 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
            Leaf  : target=0.886ns count=198 avg=0.845ns sd=0.884ns min=0.210ns max=9.112ns {15 <= 0.532ns, 62 <= 0.709ns, 67 <= 0.797ns, 18 <= 0.842ns, 25 <= 0.886ns} {5 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUFX1: 309 
             Invs: INVX2: 1 
           Logics: pad_in: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=4.774, max=5.088], skew [0.313 vs 0.221*]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=4.774, max=5.088], skew [0.313 vs 0.221*]
          Legalizer API calls during this step: 124 succeeded with high effort: 124 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 312, tested: 312, violation detected: 13, violation ignored (due to small violation): 1, cannot run: 1, attempted: 11, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
          -------------------------------------------------------------------------------------------------------------------
          top                0                    0           0            0                    0                  0
          trunk              1 [9.1%]             0           0            0                    0 (0.0%)           1 (100.0%)
          leaf              10 [90.9%]            0           0            0                    0 (0.0%)          10 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          Total             11 [100.0%]           0           0            0                    0 (0.0%)          11 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 11, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
            sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
            misc counts      : r=1, pp=0
            cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
            cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
            sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
            wire capacitance : top=0.000pF, trunk=2.146pF, leaf=2.433pF, total=4.579pF
            wire lengths     : top=0.000um, trunk=12148.895um, leaf=13609.075um, total=25757.970um
            hp wire lengths  : top=0.000um, trunk=11772.560um, leaf=11263.085um, total=23035.645um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=12, worst=[8.226ns, 8.205ns, 2.021ns, 1.957ns, 1.397ns, 1.383ns, 0.026ns, 0.024ns, 0.016ns, 0.010ns, ...]} avg=1.939ns sd=3.040ns sum=23.273ns
            Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.886ns count=114 avg=0.451ns sd=0.230ns min=0.000ns max=0.902ns {67 <= 0.532ns, 32 <= 0.709ns, 7 <= 0.797ns, 5 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
            Leaf  : target=0.886ns count=198 avg=0.845ns sd=0.884ns min=0.210ns max=9.112ns {15 <= 0.532ns, 62 <= 0.709ns, 67 <= 0.797ns, 18 <= 0.842ns, 25 <= 0.886ns} {5 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUFX1: 309 
             Invs: INVX2: 1 
           Logics: pad_in: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=4.774, max=5.088], skew [0.313 vs 0.221*]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=4.774, max=5.088], skew [0.313 vs 0.221*]
          Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=6, unsuccessful=0, alreadyClose=0, noImprovementFound=4, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=2
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
          cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.146pF, leaf=2.433pF, total=4.579pF
          wire lengths     : top=0.000um, trunk=12148.895um, leaf=13609.075um, total=25757.970um
          hp wire lengths  : top=0.000um, trunk=11779.840um, leaf=11263.085um, total=23042.925um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=12, worst=[8.226ns, 8.205ns, 2.021ns, 1.957ns, 1.397ns, 1.383ns, 0.026ns, 0.024ns, 0.016ns, 0.010ns, ...]} avg=1.939ns sd=3.040ns sum=23.273ns
          Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.886ns count=114 avg=0.451ns sd=0.230ns min=0.000ns max=0.902ns {67 <= 0.532ns, 32 <= 0.709ns, 7 <= 0.797ns, 5 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
          Leaf  : target=0.886ns count=198 avg=0.845ns sd=0.884ns min=0.210ns max=9.112ns {15 <= 0.532ns, 62 <= 0.709ns, 67 <= 0.797ns, 18 <= 0.842ns, 25 <= 0.886ns} {5 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFX1: 309 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/constraint: insertion delay [min=4.774, max=5.088, avg=4.917, sd=0.062], skew [0.313 vs 0.221*], 92.7% {4.814, 5.035} (wid=0.899 ws=0.867) (gid=5.053 gs=0.889)
        Skew group summary before routing clock trees:
          skew_group clk/constraint: insertion delay [min=4.774, max=5.088, avg=4.917, sd=0.062], skew [0.313 vs 0.221*], 92.7% {4.814, 5.035} (wid=0.899 ws=0.867) (gid=5.053 gs=0.889)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 311 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:13:53 mem=2800.1M) ***
Total net bbox length = 5.953e+05 (3.209e+05 2.744e+05) (ext = 1.296e+04)
Move report: Detail placement moves 227 insts, mean move: 1.74 um, max move: 6.16 um 
	Max move on inst (soc/soc_spimemio_config_csb_reg): (1073.20, 572.00) --> (1075.44, 575.92)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2800.1MB
Summary Report:
Instances move: 227 (out of 15279 movable)
Instances flipped: 0
Mean displacement: 1.74 um
Max displacement: 6.16 um (Instance: soc/soc_spimemio_config_csb_reg) (1073.2, 572) -> (1075.44, 575.92)
	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
Total net bbox length = 5.955e+05 (3.211e+05 2.744e+05) (ext = 1.296e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2800.1MB
*** Finished refinePlace (0:13:53 mem=2800.1M) ***
  ClockRefiner summary
  All clock instances: Moved 18, flipped 2 and cell swapped 0 (out of a total of 1515).
  The largest move was 6.16 um for soc/soc_spimemio_config_csb_reg.
  Restoring pStatusCts on 311 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.9 real=0:00:01.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       312 (unrouted=0, trialRouted=0, noStatus=0, routed=312, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 312 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 312 nets for routing of which 311 have one or more fixed wires.
(ccopt eGR): Start to route 312 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 5 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 5
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15433 nets ( ignored 15121 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 311 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 311
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 311 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.512720e+04um
[NR-eGR] Create a new net group with 16 nets and layer range [2, 4]
[NR-eGR] Layer group 2: route 16 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 2.956856e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)         4( 0.01%)   ( 0.01%) 
[NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   46607 
[NR-eGR]  METAL2  (2V)        148634   60608 
[NR-eGR]  METAL3  (3H)        358003    9820 
[NR-eGR]  METAL4  (4V)        172282       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       678919  117035 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 595542um
[NR-eGR] Total length: 678919um, number of vias: 117035
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 25786um, number of vias: 5389
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  METAL1  (1H)             0  1820 
[NR-eGR]  METAL2  (2V)          3214  2571 
[NR-eGR]  METAL3  (3H)         13538   998 
[NR-eGR]  METAL4  (4V)          9035     0 
[NR-eGR]  METAL5  (5H)             0     0 
[NR-eGR]  METAL6  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        25786  5389 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 22621um
[NR-eGR] Total length: 25786um, number of vias: 5389
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 25786um, number of vias: 5389
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.37 sec, Curr Mem: 2772.94 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 312 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
#% Begin globalDetailRoute (date=11/09 21:22:27, mem=1903.3M)

globalDetailRoute

#Start globalDetailRoute on Sat Nov  9 21:22:27 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=312)
#num needed restored net=0
#need_extraction net=0 (total=15581)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total wire length = 25786 um.
#Total half perimeter of net bounding box = 23142 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 3214 um.
#Total wire length on LAYER METAL3 = 13538 um.
#Total wire length on LAYER METAL4 = 9035 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 5389
#Up-Via Summary (total 5389):
#           
#-----------------------
# METAL1           1820
# METAL2           2571
# METAL3            998
#-----------------------
#                  5389 
#
#Start routing data preparation on Sat Nov  9 21:22:27 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15579 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.33 (MB), peak = 1980.75 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1917.38 (MB), peak = 1980.75 (MB)
#Data initialization: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB --1.23 [2]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#    10891 ( 2         pin),   1999 ( 3         pin),   1117 ( 4         pin),
#      387 ( 5         pin),    241 ( 6         pin),    217 ( 7         pin),
#      143 ( 8         pin),    116 ( 9         pin),    147 (10-19      pin),
#       15 (20-29      pin),    101 (30-39      pin),     38 (40-49      pin),
#        3 (50-59      pin),      2 (60-69      pin),      0 (>=2000     pin).
#Total: 15581 nets, 15417 non-trivial nets, 311 fully global routed, 311 clocks,
#       311 nets have layer range, 311 nets have weight,
#       311 nets have avoid detour, 311 nets have priority.
#
#Nets in 1 layer range:
#   (METAL3, ------) :      311 ( 2.0%)
#
#311 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB --1.66 [2]--
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 10.60 (MB)
#Total memory = 1948.77 (MB)
#Peak memory = 1980.75 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:00, mem:1.9 GB, peak:1.9 GB --1.74 [2]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 3780
#  Total number of overlap segments     =   20 (  0.5%)
#  Total number of assigned segments    = 1683 ( 44.5%)
#  Total number of shifted segments     =   14 (  0.4%)
#  Average movement of shifted segments =    2.14 tracks
#
#  Total number of overlaps             =    8
#  Total length of overlaps             =   11 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total wire length = 25977 um.
#Total half perimeter of net bounding box = 23310 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 3388 um.
#Total wire length on LAYER METAL3 = 13736 um.
#Total wire length on LAYER METAL4 = 8853 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 5286
#Up-Via Summary (total 5286):
#           
#-----------------------
# METAL1           1820
# METAL2           2566
# METAL3            900
#-----------------------
#                  5286 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 31.83 (MB)
#Total memory = 1938.50 (MB)
#Peak memory = 1980.75 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 2 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   CShort   Totals
#	METAL1        0        0        0
#	METAL2        0        0        0
#	METAL3        2        1        3
#	Totals        2        1        3
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1943.58 (MB), peak = 1999.87 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 44
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1944.10 (MB), peak = 1999.87 (MB)
#Complete Detail Routing.
#Total wire length = 27296 um.
#Total half perimeter of net bounding box = 23310 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 1349 um.
#Total wire length on LAYER METAL3 = 15185 um.
#Total wire length on LAYER METAL4 = 10762 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 5071
#Up-Via Summary (total 5071):
#           
#-----------------------
# METAL1           1820
# METAL2           1816
# METAL3           1435
#-----------------------
#                  5071 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 5.61 (MB)
#Total memory = 1944.10 (MB)
#Peak memory = 1999.87 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 5.61 (MB)
#Total memory = 1944.10 (MB)
#Peak memory = 1999.87 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:03
#Increased memory = 50.45 (MB)
#Total memory = 1954.24 (MB)
#Peak memory = 1999.87 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  9 21:22:30 2024
#
#% End globalDetailRoute (date=11/09 21:22:30, total cpu=0:00:05.8, real=0:00:03.0, peak res=1999.9M, current mem=1950.0M)
        NanoRoute done. (took cpu=0:00:05.9 real=0:00:03.4)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 311 net(s)
Set FIXED placed status on 310 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2806.12 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 10047 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 10047
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 311  Num Prerouted Wires = 7842
[NR-eGR] Read 15433 nets ( ignored 311 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15106
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15106 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.27% H + 0.00% V. EstWL: 6.279291e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)        30( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  METAL3 ( 3)       190( 0.24%)        14( 0.02%)   ( 0.25%) 
[NR-eGR]  METAL4 ( 4)        28( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       248( 0.12%)        14( 0.01%)   ( 0.13%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.26% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   46607 
[NR-eGR]  METAL2  (2V)        146955   60068 
[NR-eGR]  METAL3  (3H)        360002   10099 
[NR-eGR]  METAL4  (4V)        173881       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       680838  116774 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 595542um
[NR-eGR] Total length: 680838um, number of vias: 116774
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.65 sec, Real: 0.50 sec, Curr Mem: 2828.80 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.7 real=0:00:00.5)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       312 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=311, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.1 real=0:00:04.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'soc_top' of instances=15627 and nets=15581 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design soc_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2812.801M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
    sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
    misc counts      : r=1, pp=0
    cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
    cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
    sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
    wire capacitance : top=0.000pF, trunk=2.171pF, leaf=2.733pF, total=4.904pF
    wire lengths     : top=0.000um, trunk=12219.360um, leaf=15076.265um, total=27295.625um
    hp wire lengths  : top=0.000um, trunk=11779.840um, leaf=11268.685um, total=23048.525um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=33, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.118ns, 0.098ns, 0.079ns, ...]} avg=0.730ns sd=1.988ns sum=24.081ns
    Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.886ns count=114 avg=0.456ns sd=0.233ns min=0.000ns max=0.911ns {65 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {2 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
    Leaf  : target=0.886ns count=198 avg=0.877ns sd=0.873ns min=0.213ns max=9.078ns {13 <= 0.532ns, 45 <= 0.709ns, 58 <= 0.797ns, 28 <= 0.842ns, 23 <= 0.886ns} {17 <= 0.930ns, 5 <= 0.975ns, 2 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFX1: 309 
     Invs: INVX2: 1 
   Logics: pad_in: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/constraint: insertion delay [min=4.800, max=5.214, avg=4.955, sd=0.067], skew [0.414 vs 0.221*], 92% {4.861, 5.082} (wid=0.896 ws=0.865) (gid=5.180 gs=1.022)
  Skew group summary after routing clock trees:
    skew_group clk/constraint: insertion delay [min=4.800, max=5.214, avg=4.955, sd=0.067], skew [0.414 vs 0.221*], 92% {4.861, 5.082} (wid=0.896 ws=0.865) (gid=5.180 gs=1.022)
  CCOpt::Phase::Routing done. (took cpu=0:00:07.5 real=0:00:04.8)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 312, tested: 312, violation detected: 34, violation ignored (due to small violation): 0, cannot run: 1, attempted: 33, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              2 [6.1%]             0           0            0                    0 (0.0%)           2 (100.0%)
      leaf              31 [93.9%]            0           0            0                    0 (0.0%)          31 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             33 [100.0%]           0           0            0                    0 (0.0%)          33 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 33, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
        sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
        misc counts      : r=1, pp=0
        cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
        cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
        sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
        wire capacitance : top=0.000pF, trunk=2.171pF, leaf=2.733pF, total=4.904pF
        wire lengths     : top=0.000um, trunk=12219.360um, leaf=15076.265um, total=27295.625um
        hp wire lengths  : top=0.000um, trunk=11779.840um, leaf=11268.685um, total=23048.525um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=33, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.118ns, 0.098ns, 0.079ns, ...]} avg=0.730ns sd=1.988ns sum=24.081ns
        Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.886ns count=114 avg=0.456ns sd=0.233ns min=0.000ns max=0.911ns {65 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {2 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
        Leaf  : target=0.886ns count=198 avg=0.877ns sd=0.873ns min=0.213ns max=9.078ns {13 <= 0.532ns, 45 <= 0.709ns, 58 <= 0.797ns, 28 <= 0.842ns, 23 <= 0.886ns} {17 <= 0.930ns, 5 <= 0.975ns, 2 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUFX1: 309 
         Invs: INVX2: 1 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint: insertion delay [min=4.800, max=5.214], skew [0.414 vs 0.221*]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint: insertion delay [min=4.800, max=5.214], skew [0.414 vs 0.221*]
      Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 14 fraglets and 16 vertices; 95 variables and 300 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 312, tested: 312, violation detected: 34, violation ignored (due to small violation): 0, cannot run: 1, attempted: 33, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              2 [6.1%]             0           0            0                    0 (0.0%)           2 (100.0%)
      leaf              31 [93.9%]            0           0            0                    0 (0.0%)          31 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             33 [100.0%]           0           0            0                    0 (0.0%)          33 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 33, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
        sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
        misc counts      : r=1, pp=0
        cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
        cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
        sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
        wire capacitance : top=0.000pF, trunk=2.171pF, leaf=2.733pF, total=4.904pF
        wire lengths     : top=0.000um, trunk=12219.360um, leaf=15076.265um, total=27295.625um
        hp wire lengths  : top=0.000um, trunk=11779.840um, leaf=11268.685um, total=23048.525um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=33, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.118ns, 0.098ns, 0.079ns, ...]} avg=0.730ns sd=1.988ns sum=24.081ns
        Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.886ns count=114 avg=0.456ns sd=0.233ns min=0.000ns max=0.911ns {65 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {2 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
        Leaf  : target=0.886ns count=198 avg=0.877ns sd=0.873ns min=0.213ns max=9.078ns {13 <= 0.532ns, 45 <= 0.709ns, 58 <= 0.797ns, 28 <= 0.842ns, 23 <= 0.886ns} {17 <= 0.930ns, 5 <= 0.975ns, 2 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUFX1: 309 
         Invs: INVX2: 1 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint: insertion delay [min=4.800, max=5.214], skew [0.414 vs 0.221*]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint: insertion delay [min=4.800, max=5.214], skew [0.414 vs 0.221*]
      Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 42 buffers and inverters.
    success count. Default: 0, QS: 1, QD: 18, FS: 5, MQS: 0
    CCOpt-PostConditioning: nets considered: 312, nets tested: 312, nets violation detected: 34, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 34, nets unsuccessful: 10, buffered: 24
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=351, i=1, icg=0, dcg=0, l=1, total=353
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3852.576um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24847.162um^2
      cell capacitance : b=0.405pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.426pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.239pF, leaf=2.737pF, total=4.976pF
      wire lengths     : top=0.000um, trunk=12404.005um, leaf=14891.620um, total=27295.625um
      hp wire lengths  : top=0.000um, trunk=12074.960um, leaf=11361.085um, total=23436.045um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=9, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.098ns, 0.000ns]} avg=2.593ns sd=3.231ns sum=23.338ns
      Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.886ns count=134 avg=0.410ns sd=0.235ns min=0.000ns max=0.886ns {86 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
      Leaf  : target=0.886ns count=220 avg=0.793ns sd=0.848ns min=0.112ns max=9.078ns {39 <= 0.532ns, 54 <= 0.709ns, 64 <= 0.797ns, 31 <= 0.842ns, 24 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUFX1: 351 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint: insertion delay [min=4.623, max=5.237, avg=4.943, sd=0.093], skew [0.614 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.204 gs=1.045)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint: insertion delay [min=4.623, max=5.237, avg=4.943, sd=0.093], skew [0.614 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.204 gs=1.045)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk             15 [83.3%]            0           0            0                    0 (0.0%)          15 (100.0%)
      leaf               3 [16.7%]            0           0            0                    0 (0.0%)           3 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 18, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=351, i=1, icg=0, dcg=0, l=1, total=353
        sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
        misc counts      : r=1, pp=0
        cell areas       : b=3852.576um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24847.162um^2
        cell capacitance : b=0.405pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.426pF
        sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
        wire capacitance : top=0.000pF, trunk=2.239pF, leaf=2.737pF, total=4.976pF
        wire lengths     : top=0.000um, trunk=12404.005um, leaf=14891.620um, total=27295.625um
        hp wire lengths  : top=0.000um, trunk=12074.960um, leaf=11361.085um, total=23436.045um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=9, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.098ns, 0.000ns]} avg=2.593ns sd=3.231ns sum=23.338ns
        Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.886ns count=134 avg=0.410ns sd=0.235ns min=0.000ns max=0.886ns {86 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
        Leaf  : target=0.886ns count=220 avg=0.793ns sd=0.848ns min=0.112ns max=9.078ns {39 <= 0.532ns, 54 <= 0.709ns, 64 <= 0.797ns, 31 <= 0.842ns, 24 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUFX1: 351 
         Invs: INVX2: 1 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint: insertion delay [min=4.623, max=5.237, avg=4.943, sd=0.093], skew [0.614 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.204 gs=1.045)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint: insertion delay [min=4.623, max=5.237, avg=4.943, sd=0.093], skew [0.614 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.204 gs=1.045)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 353 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:14:01 mem=2812.7M) ***
Total net bbox length = 5.960e+05 (3.213e+05 2.746e+05) (ext = 1.296e+04)
Move report: Detail placement moves 29 insts, mean move: 2.32 um, max move: 5.04 um 
	Max move on inst (soc/g87145__7482): (825.12, 689.60) --> (826.24, 685.68)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2820.9MB
Summary Report:
Instances move: 29 (out of 15321 movable)
Instances flipped: 0
Mean displacement: 2.32 um
Max displacement: 5.04 um (Instance: soc/g87145__7482) (825.12, 689.6) -> (826.24, 685.68)
	Length: 7 sites, height: 1 rows, site name: core7T, cell type: NAND3X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 5.960e+05 (3.214e+05 2.747e+05) (ext = 1.296e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2820.9MB
*** Finished refinePlace (0:14:02 mem=2820.9M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1557).
    Restoring pStatusCts on 353 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.3)
  PostConditioning done.
Net route status summary:
  Clock:       354 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=353, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=351, i=1, icg=0, dcg=0, l=1, total=353
    sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
    misc counts      : r=1, pp=0
    cell areas       : b=3852.576um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24847.162um^2
    cell capacitance : b=0.405pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.426pF
    sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
    wire capacitance : top=0.000pF, trunk=2.242pF, leaf=2.740pF, total=4.981pF
    wire lengths     : top=0.000um, trunk=12580.625um, leaf=15095.270um, total=27675.895um
    hp wire lengths  : top=0.000um, trunk=12074.960um, leaf=11361.085um, total=23436.045um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=9, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.098ns, 0.000ns]} avg=2.593ns sd=3.231ns sum=23.338ns
    Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.886ns count=134 avg=0.410ns sd=0.235ns min=0.000ns max=0.886ns {86 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
    Leaf  : target=0.886ns count=220 avg=0.793ns sd=0.848ns min=0.113ns max=9.078ns {39 <= 0.532ns, 54 <= 0.709ns, 64 <= 0.797ns, 31 <= 0.842ns, 24 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUFX1: 351 
     Invs: INVX2: 1 
   Logics: pad_in: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/constraint: insertion delay [min=4.625, max=5.238, avg=4.944, sd=0.093], skew [0.613 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.205 gs=1.047)
  Skew group summary after post-conditioning:
    skew_group clk/constraint: insertion delay [min=4.625, max=5.238, avg=4.944, sd=0.093], skew [0.613 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.205 gs=1.047)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.3 real=0:00:01.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                 Count    Area         Capacitance
  -----------------------------------------------------------
  Buffers                    351      3852.576       0.405
  Inverters                    1         6.586       0.002
  Integrated Clock Gates       0         0.000       0.000
  Discrete Clock Gates         0         0.000       0.000
  Clock Logic                  1     20988.000       1.019
  All                        353     24847.162       1.426
  -----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1206
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1206
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     12580.625
  Leaf      15095.270
  Total     27675.895
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk      12074.960
  Leaf       11361.085
  Total      23436.045
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    1.421    2.242     3.662
  Leaf     4.777    2.740     7.516
  Total    6.197    4.981    11.179
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  4.771     0.004       0.012      0.003    0.283
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum       Top 10 violations
  -------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         9       2.593       3.231      23.338    [8.192, 8.070, 2.034, 1.945, 1.389, 1.373, 0.235, 0.098, 0.000]
  Capacitance             pF         1       1.020       0.000       1.020    [1.020]
  -------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.886      134      0.410       0.235      0.000    0.886    {86 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns}       {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
  Leaf        0.886      220      0.793       0.848      0.113    9.078    {39 <= 0.532ns, 54 <= 0.709ns, 64 <= 0.797ns, 31 <= 0.842ns, 24 <= 0.886ns}    {0 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name      Type        Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  BUFX1     buffer       351      3852.576
  INVX2     inverter       1         6.586
  pad_in    logic          1     20988.000
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    4.625     5.238     0.613      0.221*         0.865           0.001           4.944        0.093     84.2% {4.833, 5.054}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    4.625     5.238     0.613      0.221*         0.865           0.001           4.944        0.093     84.2% {4.833, 5.054}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  -----------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min/Max    Delay    Pin
  -----------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    Min        4.625    soc/soc_cpu_reg_op2_reg[28]/CLK
  wc:setup.late    clk/constraint    Max        5.238    soc/soc_spimemio_rdata_reg[30]/CLK
  -----------------------------------------------------------------------------------------
  
  
  Found a total of 35 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  -------------------------------------------------------------------------------------------------------
  wc:setup.late    8.192    0.886    9.078    N      N      auto computed  soc/soc_memory_sram_2/CLK
  wc:setup.late    8.070    0.886    8.956    N      N      auto computed  soc/soc_memory_sram_1/CLK
  wc:setup.late    5.195    0.886    6.081    N      N      auto computed  soc/CTS_ccl_a_buf_00193/Z
  wc:setup.late    5.190    0.886    6.076    N      N      auto computed  soc/CTS_ccl_a_buf_00192/Z
  wc:setup.late    2.034    0.886    2.920    N      N      auto computed  soc/soc_cpu_cpuregs_reg_2/CLKA
  wc:setup.late    1.945    0.886    2.831    N      N      auto computed  soc/soc_cpu_cpuregs_reg_1/CLKA
  wc:setup.late    1.389    0.886    2.275    N      N      auto computed  soc/soc_cpu_cpuregs_reg_2/CLKB
  wc:setup.late    1.373    0.886    2.259    N      N      auto computed  soc/soc_cpu_cpuregs_reg_1/CLKB
  wc:setup.late    1.093    0.886    1.979    N      N      auto computed  soc/CTS_ccl_a_buf_00194/Z
  wc:setup.late    1.044    0.886    1.930    N      N      auto computed  soc/CTS_ccl_a_buf_00196/Z
  -------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: soc_top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=3971.72)
Total number of fetched objects 15479
Total number of fetched objects 15479
End delay calculation. (MEM=4051.25 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4051.25 CPU=0:00:01.0 REAL=0:00:01.0)
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 2.11527
	 Executing: set_clock_latency -source -early -min -rise -2.11527 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 2.11527
	 Executing: set_clock_latency -source -late -min -rise -2.11527 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 2.0643
	 Executing: set_clock_latency -source -early -min -fall -2.0643 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 2.0643
	 Executing: set_clock_latency -source -late -min -fall -2.0643 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 4.94234
	 Executing: set_clock_latency -source -early -max -rise -4.94234 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 4.94234
	 Executing: set_clock_latency -source -late -max -rise -4.94234 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 4.37075
	 Executing: set_clock_latency -source -early -max -fall -4.37075 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 4.37075
	 Executing: set_clock_latency -source -late -max -fall -4.37075 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:02.4 real=0:00:01.6)
Clock DAG stats after update timingGraph:
  cell counts      : b=351, i=1, icg=0, dcg=0, l=1, total=353
  sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
  misc counts      : r=1, pp=0
  cell areas       : b=3852.576um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24847.162um^2
  cell capacitance : b=0.405pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.426pF
  sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
  wire capacitance : top=0.000pF, trunk=2.242pF, leaf=2.740pF, total=4.981pF
  wire lengths     : top=0.000um, trunk=12580.625um, leaf=15095.270um, total=27675.895um
  hp wire lengths  : top=0.000um, trunk=12074.960um, leaf=11361.085um, total=23436.045um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=9, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.098ns, 0.000ns]} avg=2.593ns sd=3.231ns sum=23.338ns
  Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.886ns count=134 avg=0.410ns sd=0.235ns min=0.000ns max=0.886ns {86 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
  Leaf  : target=0.886ns count=220 avg=0.793ns sd=0.848ns min=0.113ns max=9.078ns {39 <= 0.532ns, 54 <= 0.709ns, 64 <= 0.797ns, 31 <= 0.842ns, 24 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUFX1: 351 
   Invs: INVX2: 1 
 Logics: pad_in: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/constraint: insertion delay [min=4.625, max=5.238, avg=4.944, sd=0.093], skew [0.613 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.205 gs=1.047)
Skew group summary after update timingGraph:
  skew_group clk/constraint: insertion delay [min=4.625, max=5.238, avg=4.944, sd=0.093], skew [0.613 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.205 gs=1.047)
Logging CTS constraint violations...
  Clock tree clk has 1 max_capacitance violation and 8 slew violations.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (42.000,884.295), in power domain auto-default. Achieved capacitance of 1.020pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00192 (a lib_cell BUFX1) at (811.120,489.680), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_memory_sram_2/CLK with a slew time target of 0.886ns. Achieved a slew time of 9.078ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00193 (a lib_cell BUFX1) at (882.240,1042.400), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_memory_sram_1/CLK with a slew time target of 0.886ns. Achieved a slew time of 8.956ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00194 (a lib_cell BUFX1) at (400.080,956.160), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_2/CLKA with a slew time target of 0.886ns. Achieved a slew time of 2.920ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00196 (a lib_cell BUFX1) at (389.440,724.880), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_1/CLKA with a slew time target of 0.886ns. Achieved a slew time of 2.831ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00195 (a lib_cell BUFX1) at (431.440,795.440), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_2/CLKB with a slew time target of 0.886ns. Achieved a slew time of 2.275ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00197 (a lib_cell BUFX1) at (431.440,568.080), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_1/CLKB with a slew time target of 0.886ns. Achieved a slew time of 2.259ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 10 slew violations below cell soc/CTS_ccl_a_buf_00098 (a lib_cell BUFX1) at (672.240,642.560), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/CTS_ccl_a_buf_00098/Z with a slew time target of 0.886ns. Achieved a slew time of 1.121ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 10 slew violations below cell soc/CTS_ccl_a_buf_00087 (a lib_cell BUFX1) at (836.320,881.680), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/CTS_ccl_a_buf_00087/Z with a slew time target of 0.886ns. Achieved a slew time of 0.984ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.221ns for skew group clk/constraint in half corner wc:setup.late. Achieved skew of 0.613ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.4 real=0:00:01.6)
Runtime done. (took cpu=0:00:34.2 real=0:00:26.1)
Runtime Summary
===============
Clock Runtime:  (62%) Core CTS          16.24 (Init 1.19, Construction 3.38, Implementation 9.47, eGRPC 0.65, PostConditioning 0.79, Other 0.76)
Clock Runtime:  (24%) CTS services       6.42 (RefinePlace 1.36, EarlyGlobalClock 1.07, NanoRoute 3.41, ExtractRC 0.58, TimingAnalysis 0.00)
Clock Runtime:  (12%) Other CTS          3.38 (Init 0.74, CongRepair/EGR-DP 1.08, TimingUpdate 1.55, Other 0.00)
Clock Runtime: (100%) Total             26.04

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:34.0/0:00:25.9 (1.3), totSession cpu/real = 0:14:04.4/2:03:26.5 (0.1), mem = 4022.6M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. Cl...
WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1007        8  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 43 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:34.3/0:00:26.1 (1.3), totSession cpu/real = 0:14:04.4/2:03:26.5 (0.1), mem = 4022.6M
<CMD> saveDesign DBS/soc_top-cts.enc
#% Begin save design ... (date=11/09 21:22:34, mem=1943.1M)
% Begin Save ccopt configuration ... (date=11/09 21:22:34, mem=1943.1M)
% End Save ccopt configuration ... (date=11/09 21:22:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1943.8M, current mem=1943.8M)
% Begin Save netlist data ... (date=11/09 21:22:34, mem=1943.8M)
Writing Binary DB to DBS/soc_top-cts.enc.dat/vbin/soc_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/09 21:22:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1944.4M, current mem=1944.4M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-cts.enc.dat/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:22:35, mem=1944.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 21:22:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1944.6M, current mem=1944.6M)
Saving preference file DBS/soc_top-cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:22:35, mem=1944.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:22:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1944.9M, current mem=1944.9M)
Saving PG file DBS/soc_top-cts.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:22:36 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2795.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:22:36, mem=1945.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:22:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1945.1M, current mem=1945.1M)
% Begin Save routing data ... (date=11/09 21:22:36, mem=1945.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2795.1M) ***
% End Save routing data ... (date=11/09 21:22:36, total cpu=0:00:00.1, real=0:00:01.0, peak res=1945.3M, current mem=1945.3M)
Saving property file DBS/soc_top-cts.enc.dat/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2798.1M) ***
#Saving pin access data to file DBS/soc_top-cts.enc.dat/soc_top.apa ...
#
% Begin Save power constraints data ... (date=11/09 21:22:37, mem=1945.5M)
% End Save power constraints data ... (date=11/09 21:22:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1945.5M, current mem=1945.5M)
wc bc
Generated self-contained design soc_top-cts.enc.dat
#% End save design ... (date=11/09 21:22:38, total cpu=0:00:01.0, real=0:00:04.0, peak res=1945.7M, current mem=1945.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_floorplan -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> selectInst soc/soc_memory_sram_1
<CMD> deselectAll
<CMD> selectInst soc/soc_memory_sram_2
<CMD> deselectAll
<CMD> selectInst soc/soc_cpu_cpuregs_reg_1
<CMD> deselectAll
<CMD> selectInst soc/soc_cpu_cpuregs_reg_2
<CMD> deselectAll
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference clock -isVisible 0
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference clock -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference METAL1 -isVisible 0
<CMD> setLayerPreference METAL1 -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference POLY2 -isVisible 1
<CMD> setLayerPreference POLY2 -isVisible 0
<CMD> setLayerPreference CONT -isVisible 1
<CMD> setLayerPreference CONT -isVisible 0
<CMD> setLayerPreference METAL1 -isVisible 1
<CMD> setLayerPreference METAL1 -isVisible 0
<CMD> setLayerPreference VIA12 -isVisible 1
<CMD> setLayerPreference VIA12 -isVisible 0
<CMD> setLayerPreference METAL2 -isVisible 1
<CMD> setLayerPreference METAL2 -isVisible 0
<CMD> setLayerPreference VIA23 -isVisible 1
<CMD> setLayerPreference VIA23 -isVisible 0
<CMD> setLayerPreference VIA23 -isVisible 1
<CMD> setLayerPreference VIA23 -isVisible 0
<CMD> setLayerPreference METAL3 -isVisible 1
<CMD> setLayerPreference METAL3 -isVisible 0
<CMD> setLayerPreference VIA34 -isVisible 1
<CMD> setLayerPreference VIA34 -isVisible 0
<CMD> setLayerPreference METAL4 -isVisible 1
<CMD> setLayerPreference METAL4 -isVisible 0
<CMD> setLayerPreference VIA45 -isVisible 1
<CMD> setLayerPreference VIA45 -isVisible 0
<CMD> setLayerPreference METAL5 -isVisible 1
<CMD> setLayerPreference METAL5 -isVisible 0
<CMD> setLayerPreference VIA56 -isVisible 1
<CMD> setLayerPreference VIA56 -isVisible 0
<CMD> setLayerPreference METAL6 -isVisible 1
<CMD> setLayerPreference METAL6 -isVisible 0
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference POLY2 -isVisible 1
<CMD> setLayerPreference POLY2 -isVisible 0
<CMD> setLayerPreference CONT -isVisible 1
<CMD> setLayerPreference CONT -isVisible 0
<CMD> setLayerPreference METAL1 -isVisible 1
<CMD> setLayerPreference METAL1 -isVisible 0
<CMD> setLayerPreference VIA12 -isVisible 1
<CMD> setLayerPreference VIA12 -isVisible 0
<CMD> setLayerPreference METAL2 -isVisible 1
<CMD> setLayerPreference METAL2 -isVisible 0
<CMD> setLayerPreference VIA23 -isVisible 1
<CMD> setLayerPreference VIA23 -isVisible 0
<CMD> setLayerPreference METAL3 -isVisible 1
<CMD> setLayerPreference METAL3 -isVisible 0
<CMD> setLayerPreference POLY2 -isVisible 1
<CMD> setLayerPreference POLY2 -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference METAL3 -isVisible 1
<CMD> setLayerPreference METAL3 -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference VIA23 -isVisible 1
<CMD> setLayerPreference METAL3 -isVisible 1
<CMD> setLayerPreference METAL3 -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference METAL4 -isVisible 1
<CMD> setLayerPreference METAL3 -isVisible 1
<CMD> setLayerPreference METAL2 -isVisible 1
<CMD> setLayerPreference METAL2 -isVisible 0
<CMD> setLayerPreference METAL6 -isVisible 1
<CMD> setLayerPreference METAL6 -isVisible 0
<CMD> setLayerPreference METAL2 -isVisible 1
<CMD> setLayerPreference METAL2 -isVisible 0
<CMD> setLayerPreference METAL2 -isVisible 1
<CMD> setLayerPreference METAL2 -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference VIA56 -isVisible 0
<CMD> setLayerPreference VIA56 -isVisible 1
<CMD> setLayerPreference VIA56 -isVisible 0
<CMD> setLayerPreference VIA56 -isVisible 1
<CMD> setLayerPreference METAL6 -isVisible 0
<CMD> setLayerPreference METAL6 -isVisible 1
<CMD> setLayerPreference METAL6 -isVisible 0
<CMD> setLayerPreference METAL6 -isVisible 1
<CMD> setLayerPreference METAL6 -isVisible 0
<CMD> setLayerPreference METAL6 -isVisible 1
<CMD> setLayerPreference METAL5 -isVisible 0
<CMD> setLayerPreference METAL5 -isVisible 1
<CMD> setLayerPreference METAL4 -isVisible 0
<CMD> setLayerPreference METAL4 -isVisible 1
<CMD> setLayerPreference METAL1 -isVisible 0
<CMD> setLayerPreference METAL1 -isVisible 1
<CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDesignMode -topRoutingLayer 4
<CMD> setNanoRouteMode -routeWithTimingDriven true -routeTdrEffort 5 -routeWithSiDriven true -drouteFixAntenna true -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA -routeInsertDiodeForClockNets true
<CMD> routeDesign -globalDetail -wireOpt -viaOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1949.40 (MB), peak = 2029.10 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -drouteFixAntenna              true
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -routeAntennaCellName          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode       true
setNanoRouteMode -routeInsertDiodeForClockNets  true
setNanoRouteMode -routeTdrEffort                5
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setDesignMode -bottomRoutingLayer               2
setDesignMode -process                          180
setDesignMode -topRoutingLayer                  4
setExtractRCMode -coupling_c_th                 3
setExtractRCMode -engine                        preRoute
setExtractRCMode -relative_c_th                 0.03
setExtractRCMode -total_c_th                    5
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#wc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2799.3M, init mem=2815.3M)
*info: Placed = 15325          (Fixed = 356)
*info: Unplaced = 0           
Placement Density:46.57%(248012/532569)
Placement Density (including fixed std cells):46.57%(248012/532569)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2815.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (353) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2815.3M) ***

globalDetailRoute

#Start globalDetailRoute on Sat Nov  9 21:32:15 2024
#
#Generating timing data, please wait...
#15475 total nets, 15460 already routed, 15460 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 15479
End delay calculation. (MEM=2903.87 CPU=0:00:01.7 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1947.25 (MB), peak = 2029.10 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1696.72000 1536.56000 ).
#WARNING (NRDB-856)   around ( 42.00050 884.29500 ) of NET clk on LAYER METAL6 is off X minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 42.00050 884.29500 ) of NET clk on LAYER METAL5 is off X minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 42.00050 884.29500 ) of NET clk on LAYER METAL4 is off X minimum feature grid (0.00500).
#num needed restored net=0
#need_extraction net=0 (total=15623)
#Start reading timing information from file .timing_file_4732.tif.gz ...
#Read in timing information for 16 ports, 15347 instances from timing file .timing_file_4732.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 164 (skipped).
#Total number of routable nets = 15459.
#Total number of nets in the design = 15623.
#15172 routable nets do not have any wires.
#287 routable nets have routed wires.
#15172 nets will be global routed.
#66 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#287 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 2 threads.
#Start routing data preparation on Sat Nov  9 21:32:19 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15621 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1954.88 (MB), peak = 2029.10 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer METAL2's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1956.59 (MB), peak = 2029.10 (MB)
#
#Finished routing data preparation on Sat Nov  9 21:32:19 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.88 (MB)
#Total memory = 1956.59 (MB)
#Peak memory = 2029.10 (MB)
#
#
#Start global routing on Sat Nov  9 21:32:19 2024
#
#
#Start global routing initialization on Sat Nov  9 21:32:19 2024
#
#Number of eco nets is 67
#
#Start global routing data preparation on Sat Nov  9 21:32:19 2024
#
#Start routing resource analysis on Sat Nov  9 21:32:19 2024
#
#Routing resource analysis is done on Sat Nov  9 21:32:19 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL2         V         819        2210       20687    65.18%
#  METAL3         H        1124        1619       20687    53.38%
#  METAL4         V         984        2045       20687    62.97%
#  --------------------------------------------------------------
#  Total                   2927      66.49%       62061    60.51%
#
#
#
#
#Global routing data preparation is done on Sat Nov  9 21:32:19 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1958.32 (MB), peak = 2029.10 (MB)
#
#
#Global routing initialization is done on Sat Nov  9 21:32:19 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1958.32 (MB), peak = 2029.10 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1976.06 (MB), peak = 2029.10 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1977.78 (MB), peak = 2029.10 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1981.02 (MB), peak = 2029.10 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1980.91 (MB), peak = 2029.10 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 164 (skipped).
#Total number of routable nets = 15459.
#Total number of nets in the design = 15623.
#
#15459 routable nets have routed wires.
#66 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#287 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default           66           15106  
#------------------------------------------
#        Total           66           15106  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default          353           15106  
#------------------------------------------
#        Total          353           15106  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon
#  --------------------------------------------------------------------------
#  METAL2      355(4.87%)    112(1.54%)      7(0.10%)      3(0.04%)   (6.54%)
#  METAL3      117(1.17%)      2(0.02%)      0(0.00%)      0(0.00%)   (1.19%)
#  METAL4        5(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#  --------------------------------------------------------------------------
#     Total    477(1.91%)    114(0.46%)      7(0.03%)      3(0.01%)   (2.40%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
#  Overflow after GR: 0.48% H + 1.93% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   METAL1(H)    |             16.00 |            180.22 |   784.00   595.84   862.39   642.88 |
[hotspot] |   METAL2(V)    |             47.22 |            248.78 |   627.20   736.96   799.68   862.39 |
[hotspot] |   METAL3(H)    |             17.11 |             51.11 |   658.56   815.36   689.91   956.48 |
[hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (METAL2)    47.22 | (METAL2)   248.78 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |             38.11 |            107.33 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 38.11/107.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   658.56   674.24   705.60   956.48 |       37.67   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   768.32   799.68   815.36   909.44 |       14.22   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   768.32   689.91   815.36   784.00 |       13.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   768.32   611.51   815.36   658.56 |        5.78   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   878.08   689.91   925.12   736.96 |        5.78   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total wire length = 668635 um.
#Total half perimeter of net bounding box = 632763 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 120530 um.
#Total wire length on LAYER METAL3 = 349422 um.
#Total wire length on LAYER METAL4 = 198683 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 71780
#Up-Via Summary (total 71780):
#           
#-----------------------
# METAL1          40927
# METAL2          22507
# METAL3           8346
#-----------------------
#                 71780 
#
#Max overcon = 13 tracks.
#Total overcon = 2.40%.
#Worst layer Gcell overcon rate = 1.19%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 22.82 (MB)
#Total memory = 1979.41 (MB)
#Peak memory = 2029.10 (MB)
#
#Finished global routing on Sat Nov  9 21:32:28 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1978.09 (MB), peak = 2029.10 (MB)
#Start Track Assignment.
#Done with 13581 horizontal wires in 5 hboxes and 13867 vertical wires in 5 hboxes.
#Done with 3735 horizontal wires in 5 hboxes and 2882 vertical wires in 5 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL2    116478.20 	  0.46%  	  0.00% 	  0.42%
# METAL3    330084.51 	  0.11%  	  0.00% 	  0.05%
# METAL4    185454.30 	  7.34%  	  7.31% 	  7.31%
#------------------------------------------------------------------------
# All      632017.00  	  2.30% 	  2.15% 	  7.31%
#Complete Track Assignment.
#Total wire length = 657367 um.
#Total half perimeter of net bounding box = 632763 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 116583 um.
#Total wire length on LAYER METAL3 = 344790 um.
#Total wire length on LAYER METAL4 = 195994 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 71780
#Up-Via Summary (total 71780):
#           
#-----------------------
# METAL1          40927
# METAL2          22507
# METAL3           8346
#-----------------------
#                 71780 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1975.22 (MB), peak = 2029.10 (MB)
#
#number of short segments in preferred routing layers
#	METAL3    METAL4    Total 
#	15        6         21        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:11
#Increased memory = 24.87 (MB)
#Total memory = 1975.58 (MB)
#Peak memory = 2029.10 (MB)
#Using multithreading with 2 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop      Mar   Totals
#	METAL1        0        0        0        0        0        0
#	METAL2       11        2       20        9        1       43
#	METAL3        0        0        1        0        0        1
#	Totals       11        2       21        9        1       44
#71 out of 15669 instances (0.5%) need to be verified(marked ipoed), dirty area = 0.0%.
#2.4% of the total area is being checked for drcs
#2.4% of the total area was checked
#   number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop      Mar   Totals
#	METAL1        0        0        0        0        0        0
#	METAL2       11        2       20        9        1       43
#	METAL3        0        0        1        0        0        1
#	Totals       11        2       21        9        1       44
#cpu time = 00:01:17, elapsed time = 00:00:39, memory = 1994.45 (MB), peak = 2402.11 (MB)
#start 1st optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        0        0        0
#	METAL2        1       15       16
#	Totals        1       15       16
#    number of process antenna violations = 1464
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1992.24 (MB), peak = 2402.11 (MB)
#start 2nd optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2       10        6        1       17
#	METAL3        1        0        0        1
#	Totals       11        6        1       18
#    number of process antenna violations = 1461
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1991.89 (MB), peak = 2402.11 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1461
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1990.70 (MB), peak = 2402.11 (MB)
#Complete Detail Routing.
#Total wire length = 694372 um.
#Total half perimeter of net bounding box = 632763 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 169603 um.
#Total wire length on LAYER METAL3 = 342468 um.
#Total wire length on LAYER METAL4 = 182301 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 88096
#Up-Via Summary (total 88096):
#           
#-----------------------
# METAL1          46769
# METAL2          32383
# METAL3           8944
#-----------------------
#                 88096 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:24
#Elapsed time = 00:00:42
#Increased memory = 15.12 (MB)
#Total memory = 1990.70 (MB)
#Peak memory = 2402.11 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1991.90 (MB), peak = 2402.11 (MB)
#
#Total wire length = 695239 um.
#Total half perimeter of net bounding box = 632763 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 168530 um.
#Total wire length on LAYER METAL3 = 342463 um.
#Total wire length on LAYER METAL4 = 184246 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 90138
#Up-Via Summary (total 90138):
#           
#-----------------------
# METAL1          46769
# METAL2          32482
# METAL3          10887
#-----------------------
#                 90138 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 104
#Total number of net violated process antenna rule = 88
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list'.
#
# ** Added 135 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 14.425 microns
#    Mean (X+Y): 2.165 microns
#
# 135 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:14, elapsed time = 00:00:08, memory = 1990.18 (MB), peak = 2402.11 (MB)
#
#Total wire length = 695535 um.
#Total half perimeter of net bounding box = 632931 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 168367 um.
#Total wire length on LAYER METAL3 = 342548 um.
#Total wire length on LAYER METAL4 = 184619 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 90361
#Up-Via Summary (total 90361):
#           
#-----------------------
# METAL1          46903
# METAL2          32544
# METAL3          10914
#-----------------------
#                 90361 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 41
#Total number of net violated process antenna rule = 39
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:20, elapsed time = 00:00:11, memory = 1993.47 (MB), peak = 2402.11 (MB)
#Total wire length = 695460 um.
#Total half perimeter of net bounding box = 632931 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 177300 um.
#Total wire length on LAYER METAL3 = 345210 um.
#Total wire length on LAYER METAL4 = 172950 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 91058
#Up-Via Summary (total 91058):
#           
#-----------------------
# METAL1          46903
# METAL2          33174
# METAL3          10981
#-----------------------
#                 91058 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 695460 um.
#Total half perimeter of net bounding box = 632931 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 177300 um.
#Total wire length on LAYER METAL3 = 345210 um.
#Total wire length on LAYER METAL4 = 172950 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 91058
#Up-Via Summary (total 91058):
#           
#-----------------------
# METAL1          46903
# METAL2          33174
# METAL3          10981
#-----------------------
#                 91058 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:03, memory = 1994.00 (MB), peak = 2402.11 (MB)
#CELL_VIEW soc_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov  9 21:33:37 2024
#
#
#Start Post Route Wire Spread.
#Done with 6035 horizontal wires in 9 hboxes and 3883 vertical wires in 10 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 705183 um.
#Total half perimeter of net bounding box = 632931 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178610 um.
#Total wire length on LAYER METAL3 = 350923 um.
#Total wire length on LAYER METAL4 = 175650 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 91058
#Up-Via Summary (total 91058):
#           
#-----------------------
# METAL1          46903
# METAL2          33174
# METAL3          10981
#-----------------------
#                 91058 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:03, memory = 1993.40 (MB), peak = 2402.11 (MB)
#CELL_VIEW soc_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:05, memory = 1993.40 (MB), peak = 2402.11 (MB)
#CELL_VIEW soc_top,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 5
#Total number of net violated process antenna rule = 5
#Post Route wire spread is done.
#Total wire length = 705183 um.
#Total half perimeter of net bounding box = 632931 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178610 um.
#Total wire length on LAYER METAL3 = 350923 um.
#Total wire length on LAYER METAL4 = 175650 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 91058
#Up-Via Summary (total 91058):
#           
#-----------------------
# METAL1          46903
# METAL2          33174
# METAL3          10981
#-----------------------
#                 91058 
#
#detailRoute Statistics:
#Cpu time = 00:02:19
#Elapsed time = 00:01:12
#Increased memory = 17.82 (MB)
#Total memory = 1993.40 (MB)
#Peak memory = 2402.11 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:02:36
#Elapsed time = 00:01:27
#Increased memory = 36.41 (MB)
#Total memory = 1986.61 (MB)
#Peak memory = 2402.11 (MB)
#Number of warnings = 5
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  9 21:33:42 2024
#
#Default setup view is reset to wc.

detailRoute

#Start detailRoute on Sat Nov  9 21:33:42 2024
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=15623)
#Start reading timing information from file .timing_file_4732.tif.gz ...
#Read in timing information for 16 ports, 15347 instances from timing file .timing_file_4732.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Using multithreading with 2 threads.
#Start routing data preparation on Sat Nov  9 21:33:43 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15621 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1983.25 (MB), peak = 2402.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer METAL2's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1985.00 (MB), peak = 2402.11 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1985.25 (MB), peak = 2402.11 (MB)
#Complete Detail Routing.
#Total wire length = 705183 um.
#Total half perimeter of net bounding box = 632763 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178610 um.
#Total wire length on LAYER METAL3 = 350923 um.
#Total wire length on LAYER METAL4 = 175650 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 91058
#Up-Via Summary (total 91058):
#           
#-----------------------
# METAL1          46903
# METAL2          33174
# METAL3          10981
#-----------------------
#                 91058 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.42 (MB)
#Total memory = 1985.25 (MB)
#Peak memory = 2402.11 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1984.80 (MB), peak = 2402.11 (MB)
#
#Total wire length = 705186 um.
#Total half perimeter of net bounding box = 632763 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178603 um.
#Total wire length on LAYER METAL3 = 350924 um.
#Total wire length on LAYER METAL4 = 175659 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 91070
#Up-Via Summary (total 91070):
#           
#-----------------------
# METAL1          46903
# METAL2          33176
# METAL3          10991
#-----------------------
#                 91070 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 3
#Total number of net violated process antenna rule = 3
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list1'.
#
# ** Added 4 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 13.825 microns
#    Mean (X+Y): 7.346 microns
#
# 4 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1986.11 (MB), peak = 2402.11 (MB)
#
#Total wire length = 705187 um.
#Total half perimeter of net bounding box = 632774 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178601 um.
#Total wire length on LAYER METAL3 = 350922 um.
#Total wire length on LAYER METAL4 = 175664 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 91077
#Up-Via Summary (total 91077):
#           
#-----------------------
# METAL1          46907
# METAL2          33177
# METAL3          10993
#-----------------------
#                 91077 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 705187 um.
#Total half perimeter of net bounding box = 632774 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178601 um.
#Total wire length on LAYER METAL3 = 350922 um.
#Total wire length on LAYER METAL4 = 175664 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 91077
#Up-Via Summary (total 91077):
#           
#-----------------------
# METAL1          46907
# METAL2          33177
# METAL3          10993
#-----------------------
#                 91077 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:07
#Increased memory = -3.11 (MB)
#Total memory = 1979.68 (MB)
#Peak memory = 2402.11 (MB)
#Number of warnings = 0
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sat Nov  9 21:33:49 2024
#
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:02:47, elapsed time = 00:01:34, memory = 1978.79 (MB), peak = 2402.11 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

All 15475 nets 47194 terms of cell soc_top are properly connected
<CMD> saveDesign DBS/soc_top-routed.enc
#% Begin save design ... (date=11/09 21:33:49, mem=1978.8M)
% Begin Save ccopt configuration ... (date=11/09 21:33:50, mem=1978.8M)
% End Save ccopt configuration ... (date=11/09 21:33:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1978.8M, current mem=1977.8M)
% Begin Save netlist data ... (date=11/09 21:33:50, mem=1977.8M)
Writing Binary DB to DBS/soc_top-routed.enc.dat/vbin/soc_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/09 21:33:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1977.8M, current mem=1977.8M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-routed.enc.dat/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:33:50, mem=1978.2M)
Saving AAE Data ...
AAE DB initialization (MEM=2851.46 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=11/09 21:33:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1981.6M, current mem=1981.6M)
Saving preference file DBS/soc_top-routed.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:33:51, mem=1981.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:33:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1981.7M, current mem=1981.7M)
Saving PG file DBS/soc_top-routed.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:33:51 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2851.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:33:51, mem=1981.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:33:51, total cpu=0:00:00.1, real=0:00:01.0, peak res=1981.7M, current mem=1981.7M)
% Begin Save routing data ... (date=11/09 21:33:52, mem=1981.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2851.0M) ***
% End Save routing data ... (date=11/09 21:33:52, total cpu=0:00:00.2, real=0:00:00.0, peak res=1981.8M, current mem=1981.8M)
Saving property file DBS/soc_top-routed.enc.dat/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2854.0M) ***
#Saving pin access data to file DBS/soc_top-routed.enc.dat/soc_top.apa ...
#
% Begin Save power constraints data ... (date=11/09 21:33:52, mem=1981.8M)
% End Save power constraints data ... (date=11/09 21:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1981.8M, current mem=1981.8M)
wc bc
Generated self-contained design soc_top-routed.enc.dat
#% End save design ... (date=11/09 21:33:53, total cpu=0:00:01.1, real=0:00:03.0, peak res=1982.1M, current mem=1982.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> verifyConnectivity -type all -report ./RPT/connectivity.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Nov  9 21:36:28 2024

Design Name: soc_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1696.7200, 1536.5600)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 2 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Nov  9 21:36:29 2024
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.000M)

 *** Starting Verify Geometry (MEM: 2851.1) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
Multi-CPU acceleration using 2 CPU(s).
<CMD> saveDrc /tmp/innovus_temp_4732_lnissrv4_u1500738_Zyg4BO/vergQTmp6Vvix9/qthread_src.drc
Saving Drc markers ...
... No Drc file written since there is no markers found.
<CMD> clearDrc
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.1  MEM: 415.6M)

<CMD> set_verify_drc_mode -check_only regular
<CMD> verify_drc -report ./RPT/geometry.rpt
#-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report ./RPT/geometry.rpt              # string, default="", user setting
 *** Starting Verify DRC (MEM: 3107.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 1 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:02.2  ELAPSED TIME: 1.00  MEM: 264.1M) ***

<CMD> verifyProcessAntenna -report ./RPT/antenna.rpt

******* START VERIFY ANTENNA ********
Report File: ./RPT/antenna.rpt
LEF Macro File: soc_top.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.7  MEM: 0.000M)

<CMD> verifyProcessAntenna -report ./RPT/antenna.rpt

******* START VERIFY ANTENNA ********
Report File: ./RPT/antenna.rpt
LEF Macro File: soc_top.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.7  MEM: 0.000M)

<CMD> reportNetStat > ./RPT/netlist_stats_final.rpt
*** Statistics for net list soc_top ***
Number of cells      = 15808
Number of nets       = 15475
Number of tri-nets   = 4
Number of degen nets = 0
Number of pins       = 47194
Number of i/os       = 16

Number of nets with    2 terms = 10842 (70.1%)
Number of nets with    3 terms = 2046 (13.2%)
Number of nets with    4 terms = 1161 (7.5%)
Number of nets with    5 terms = 403 (2.6%)
Number of nets with    6 terms = 251 (1.6%)
Number of nets with    7 terms = 223 (1.4%)
Number of nets with    8 terms = 145 (0.9%)
Number of nets with    9 terms = 98 (0.6%)
Number of nets with >=10 terms = 306 (2.0%)

*** 28 Primitives used:
Primitive RF2SH (2 insts)
Primitive RA1SHD_RD (2 insts)
Primitive pad_vdd (1 insts)
Primitive pad_out (10 insts)
Primitive pad_in (2 insts)
Primitive pad_gnd (1 insts)
Primitive pad_fill_8 (10 insts)
Primitive pad_fill_4 (10 insts)
Primitive pad_fill_32 (88 insts)
Primitive pad_fill_2 (22 insts)
Primitive pad_fill_005 (192 insts)
Primitive pad_corner (4 insts)
Primitive pad_bidirhe (4 insts)
Primitive XOR2X1 (1725 insts)
Primitive OR2X1 (615 insts)
Primitive NOR2X1 (2794 insts)
Primitive NAND3X1 (1481 insts)
Primitive NAND2X1 (4529 insts)
Primitive MUX2X1 (599 insts)
Primitive INVX4 (10 insts)
Primitive INVX2 (994 insts)
Primitive INVX1 (1 insts)
Primitive DFFQX1 (1190 insts)
Primitive DFFQQBX1 (4 insts)
Primitive DFFQBX1 (6 insts)
Primitive BUFX1 (351 insts)
Primitive ANTENNA (139 insts)
Primitive AND2X1 (1022 insts)
************
<CMD> report_area > ./RPT/area_final.rpt
<CMD> report_timing > ${rpt_dir}/timing_final.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3108.22 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: soc_top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'soc_top' of instances=15808 and nets=15623 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design soc_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2850.223M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=2879.13)
Total number of fetched objects 15479
End delay calculation. (MEM=3016.19 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3016.19 CPU=0:00:02.2 REAL=0:00:01.0)
<CMD> summaryReport -noHtml -outfile ./RPT/summary_report.rpt
Start to collect the design information.
Build netlist information for Cell soc_top.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ./RPT/summary_report.rpt
<CMD> saveNetlist -includePowerGround -excludeLeafCell ./HDL/PLACED/soc_top_placed_virtuoso.v
Writing Netlist "./HDL/PLACED/soc_top_placed_virtuoso.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist -excludeLeafCell ../HDL/PLACED/soc_top_placed_modelsim.v
** NOTE: Created directory path '../HDL/PLACED' for file '../HDL/PLACED/soc_top_placed_modelsim.v'.
Writing Netlist "../HDL/PLACED/soc_top_placed_modelsim.v" ...
<CMD> write_sdf SDF/${design}_placed.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: soc_top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=3020.68)
Total number of fetched objects 15479
Total number of fetched objects 15479
End delay calculation. (MEM=3004.81 CPU=0:00:03.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3004.81 CPU=0:00:04.6 REAL=0:00:03.0)
<CMD> streamOut GDS/soc_top.gds -mapFile /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/gds2.map -libName DesignLib -structureName soc_top -units 2000 -mode ALL
Parse flat map file...
** NOTE: Created directory path 'GDS' for file 'GDS/soc_top.gds'.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 85
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    59                              COMP
    62                           DIEAREA
    39                             VIA56
    45                            METAL6
    32                             VIA45
    38                            METAL6
    44                            METAL5
    29                             VIA34
    33                            METAL5
    43                            METAL4
    31                            METAL4
    28                            METAL3
    16                            METAL1
    18                            METAL2
    13                             POLY1
    15                              CONT
    17                             VIA12
    27                             VIA23
    42                            METAL3
    40                            METAL1
    41                            METAL2


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          15808

Ports/Pins                             0

Nets                              164482
    metal layer METAL2             90822
    metal layer METAL3             57077
    metal layer METAL4             16583

    Via Instances                  91078

Special Nets                         505
    metal layer METAL1               445
    metal layer METAL2                 1
    metal layer METAL3                 3
    metal layer METAL4                 1
    metal layer METAL5                27
    metal layer METAL6                28

    Via Instances                   8676

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  16
    metal layer METAL6                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> pan -492.95600 -177.61300
<CMD> freeDesign
**WARN: (IMPSYC-6379):	freeDesign cannot completely reset all design states and settings, which would cause ERROR or even crash if user restores a db and edit it right after freeDesign.
##  Process: 90            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Reset to color id 0 for soc (icebreaker) and all their descendants.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Design soc_top was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 2752.977M, initial mem = 483.887M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
<CMD> set init_lef_file { /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef }
<CMD> set init_mmmc_file { CONF/picosoc.view }
<CMD> set init_verilog { HDL/GATE/soc_top_m.v }
<CMD> set init_io_file { SCRIPTS/place_io_pad.io }
<CMD> set init_pwr_net { VDD }
<CMD> set init_gnd_net { VSS }
<CMD> init_design
#% Begin Load MMMC data ... (date=11/09 21:38:55, mem=1853.9M)
#% End Load MMMC data ... (date=11/09 21:38:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1853.9M, current mem=1853.9M)
wc bc

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
Set DBUPerIGU to M2 pitch 1120.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef ...
**WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'ANTENNA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'BUFX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFQQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFQSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'MUX2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statement in LEF files with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef at line 135.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 12.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 2241.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef at line 141.
**WARN: (IMPLF-61):	29 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[16]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[17]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[18]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[19]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[20]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[21]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[22]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[23]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[24]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[25]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[26]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[27]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from CONF/picosoc.view
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_fast@0C_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib' ...
**WARN: (TECHLIB-459):	Appending library 'USERLIB' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib)
Read 1 cells in library 'USERLIB' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ff' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ff' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=8.0M, fe_cpu=18.73min, fe_real=139.85min, fe_mem=2761.0M) ***
#% Begin Load netlist data ... (date=11/09 21:38:55, mem=1855.3M)
*** Begin netlist parsing (mem=2761.0M) ***
Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF2SH' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF2SH' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 29 new cells from 5 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'HDL/GATE/soc_top_m.v'

*** Memory Usage v#1 (Current mem = 2760.980M, initial mem = 483.887M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2761.0M) ***
#% End Load netlist data ... (date=11/09 21:38:55, total cpu=0:00:00.2, real=0:00:00.0, peak res=1857.0M, current mem=1857.0M)
Top level cell is soc_top.
Hooked 56 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell soc_top ...
*** Netlist is unique.
** info: there are 73 modules.
** info: there are 15206 stdCell insts.
** info: there are 22 Pad insts.
** info: there are 4 macros.

*** Memory Usage v#1 (Current mem = 2790.980M, initial mem = 483.887M) ***
*info: set bottom ioPad orient R0
Reading IO assignment file "SCRIPTS/place_io_pad.io" ...
**WARN: (IMPFP-53):	Failed to find instance 'flash_io0_pad'.
**WARN: (IMPFP-53):	Failed to find instance 'flash_io1_pad'.
**WARN: (IMPFP-53):	Failed to find instance 'flash_io2_pad'.
**WARN: (IMPFP-53):	Failed to find instance 'flash_io3_pad'.
Adjusting Core to Left to: 80.4000. Core to Bottom to: 80.4000.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
**WARN: analysis view bc not found, use default_view_setup
**WARN: analysis view wc not found, use default_view_setup
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: bc
    RC-Corner Name        : bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'SDC/soc_top_m.sdc' ...
Current (total cpu=0:18:45, real=2:19:52, peak res=2402.1M, current mem=2141.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/soc_top_m.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/soc_top_m.sdc, Line 10).

soc_top
INFO (CTE): Reading of timing constraints file SDC/soc_top_m.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2142.5M, current mem=2142.5M)
Current (total cpu=0:18:45, real=2:19:52, peak res=2402.1M, current mem=2142.5M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 17
Total number of sequential cells: 4
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX1
Total number of usable buffers: 1
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58            29  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           69  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-53             4  Failed to find instance '%s'.            
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPSYC-2             1  Timing information is not defined for ce...
WARNING   IMPVL-159            4  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
*** Message Summary: 129 warning(s), 0 error(s)

<CMD> saveDesign DBS/soc_top-import.enc
#% Begin save design ... (date=11/09 21:38:56, mem=2149.7M)
% Begin Save ccopt configuration ... (date=11/09 21:38:57, mem=2149.7M)
% End Save ccopt configuration ... (date=11/09 21:38:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=2149.8M, current mem=2149.8M)
% Begin Save netlist data ... (date=11/09 21:38:57, mem=2149.9M)
Writing Binary DB to DBS/soc_top-import.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/09 21:38:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2150.2M, current mem=2150.2M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-import.enc.dat.tmp/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:38:57, mem=2150.2M)
Saving AAE Data ...
AAE DB initialization (MEM=3032.68 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=11/09 21:38:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2153.6M, current mem=2153.6M)
Saving preference file DBS/soc_top-import.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:38:58, mem=2156.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:38:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2160.1M, current mem=2160.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:38:58, mem=2160.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:38:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2160.4M, current mem=2160.4M)
% Begin Save routing data ... (date=11/09 21:38:58, mem=2160.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3037.2M) ***
% End Save routing data ... (date=11/09 21:38:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=2160.6M, current mem=2160.6M)
Saving property file DBS/soc_top-import.enc.dat.tmp/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=3040.2M) ***
% Begin Save power constraints data ... (date=11/09 21:38:59, mem=2160.6M)
% End Save power constraints data ... (date=11/09 21:38:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=2160.6M, current mem=2160.6M)
wc bc
Generated self-contained design soc_top-import.enc.dat.tmp
#% End save design ... (date=11/09 21:39:00, total cpu=0:00:00.9, real=0:00:04.0, peak res=2160.8M, current mem=2160.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> fit
<CMD> floorPlan -site core7T -s 1070 910 80 80 80 80
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setDrawView fplan
<CMD> fit
<CMD> placeInstance soc/soc_memory_sram_2 318 315 R180
<CMD> addHaloToBlock 8 8 8 8 -fromInstBox -snapToSite soc/soc_memory_sram_2
<CMD> placeInstance soc/soc_memory_sram_1 318 1057 R0
<CMD> addHaloToBlock 8 8 8 8 -fromInstBox -snapToSite soc/soc_memory_sram_1
<CMD> placeInstance soc/soc_cpu_cpuregs_reg_1 315 575 R0
<CMD> addHaloToBlock 2 2 2 2 -fromInstBox -snapToSite soc/soc_cpu_cpuregs_reg_1
<CMD> placeInstance soc/soc_cpu_cpuregs_reg_2 315 805 R0
<CMD> addHaloToBlock 2 2 2 2 -fromInstBox -snapToSite soc/soc_cpu_cpuregs_reg_2
<CMD> saveDesign DBS/soc_top-fplan.enc
#% Begin save design ... (date=11/09 21:39:00, mem=2160.8M)
% Begin Save ccopt configuration ... (date=11/09 21:39:00, mem=2160.8M)
% End Save ccopt configuration ... (date=11/09 21:39:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2160.8M, current mem=2160.8M)
% Begin Save netlist data ... (date=11/09 21:39:00, mem=2160.8M)
Writing Binary DB to DBS/soc_top-fplan.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/09 21:39:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2160.8M, current mem=2160.8M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-fplan.enc.dat.tmp/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:39:00, mem=2160.8M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 21:39:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2160.8M, current mem=2160.8M)
Saving preference file DBS/soc_top-fplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:39:01, mem=2160.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:39:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2160.8M, current mem=2160.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:39:01, mem=2160.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:39:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2160.8M, current mem=2160.8M)
% Begin Save routing data ... (date=11/09 21:39:01, mem=2160.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3030.7M) ***
% End Save routing data ... (date=11/09 21:39:02, total cpu=0:00:00.0, real=0:00:01.0, peak res=2161.0M, current mem=2161.0M)
Saving property file DBS/soc_top-fplan.enc.dat.tmp/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3033.7M) ***
% Begin Save power constraints data ... (date=11/09 21:39:02, mem=2161.0M)
% End Save power constraints data ... (date=11/09 21:39:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2161.0M, current mem=2161.0M)
wc bc
Generated self-contained design soc_top-fplan.enc.dat.tmp
#% End save design ... (date=11/09 21:39:03, total cpu=0:00:00.8, real=0:00:03.0, peak res=2161.0M, current mem=2161.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
15232 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
15232 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type tiehi
<CMD> globalNetConnect VSS -type tielo
<CMD> deleteIoFiller
No cell name specified, will delete physical io cells with CLASS PAD SPACER only.
Total 0 cells are deleted.
<CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
Added 24 of filler cell 'pad_fill_32' on top side.
<CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
Added 0 of filler cell 'pad_fill_16' on top side.
<CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
Added 0 of filler cell 'pad_fill_8' on top side.
<CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
Added 0 of filler cell 'pad_fill_4' on top side.
<CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
Added 6 of filler cell 'pad_fill_2' on top side.
<CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
Added 0 of filler cell 'pad_fill_1' on top side.
<CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
Added 0 of filler cell 'pad_fill_01' on top side.
<CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
Added 64 of filler cell 'pad_fill_005' on top side.
<CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
Added 24 of filler cell 'pad_fill_32' on bottom side.
<CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_16' on bottom side.
<CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_8' on bottom side.
<CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_4' on bottom side.
<CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
Added 6 of filler cell 'pad_fill_2' on bottom side.
<CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_1' on bottom side.
<CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_01' on bottom side.
<CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
Added 64 of filler cell 'pad_fill_005' on bottom side.
<CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
Added 20 of filler cell 'pad_fill_32' on right side.
<CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
Added 0 of filler cell 'pad_fill_16' on right side.
<CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
Added 5 of filler cell 'pad_fill_8' on right side.
<CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
Added 5 of filler cell 'pad_fill_4' on right side.
<CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
Added 5 of filler cell 'pad_fill_2' on right side.
<CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
Added 0 of filler cell 'pad_fill_1' on right side.
<CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
Added 0 of filler cell 'pad_fill_01' on right side.
<CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
Added 32 of filler cell 'pad_fill_005' on right side.
<CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
Added 20 of filler cell 'pad_fill_32' on left side.
<CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
Added 0 of filler cell 'pad_fill_16' on left side.
<CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
Added 5 of filler cell 'pad_fill_8' on left side.
<CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
Added 5 of filler cell 'pad_fill_4' on left side.
<CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
Added 5 of filler cell 'pad_fill_2' on left side.
<CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
Added 0 of filler cell 'pad_fill_1' on left side.
<CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
Added 0 of filler cell 'pad_fill_01' on left side.
<CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
Added 32 of filler cell 'pad_fill_005' on left side.
<CMD> addRing -type core_rings -follow core -nets {VDD VDD VSS VSS} -center 1 -width {top 10 bottom 10 left 10 right 10} -spacing {top 4 bottom 4 left 4 right 4} -center 1 -layer {top METAL5 bottom METAL5 left METAL6 right METAL6} -use_wire_group 1 -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0


viaInitial starts at Sat Nov  9 21:39:03 2024
viaInitial ends at Sat Nov  9 21:39:03 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
Ring generation is complete.
vias are now being generated.
addRing created 16 wires.
ViaGen created 32 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL5 |        8       |       NA       |
|  VIA56 |       32       |        0       |
| METAL6 |        8       |       NA       |
+--------+----------------+----------------+
<CMD> addStripe -nets {VDD VSS} -layer METAL6 -direction vertical -width 5 -spacing 5 -number_of_sets 10 -start_from left -start_offset 25 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Initialize fgc environment(mem: 3033.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (785.74, 315.00) (785.98, 317.00).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (785.74, 1220.23) (785.98, 1222.23).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (349.94, 317.60) (350.18, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (463.94, 317.60) (464.18, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (463.94, 1217.64) (464.18, 1219.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (570.63, 317.60) (570.82, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (574.26, 1217.64) (574.50, 1219.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (682.78, 317.60) (683.02, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (686.46, 1217.64) (686.66, 1219.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (796.78, 317.60) (797.02, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (796.78, 1217.64) (797.02, 1219.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (906.00, 317.60) (906.24, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer METAL4 at (1020.00, 317.60) (1020.03, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer METAL4 at (1020.00, 1217.64) (1020.03, 1219.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1126.69, 317.60) (1126.88, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1130.32, 1217.64) (1130.56, 1219.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1238.84, 317.60) (1239.08, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1352.84, 317.60) (1353.08, 319.60).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1352.84, 1217.64) (1353.08, 1219.64).
addStripe created 20 wires.
ViaGen created 290 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA34 |       70       |        0       |
|  VIA45 |       70       |        0       |
|  VIA56 |       150      |        0       |
| METAL6 |       20       |       NA       |
+--------+----------------+----------------+
<CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 5 -spacing 5 -number_of_sets 9 -start_from left -start_offset 30 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Initialize fgc environment(mem: 3033.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Stripe generation is complete.
vias are now being generated.
addStripe created 18 wires.
ViaGen created 286 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA23 |        6       |        0       |
|  VIA34 |        6       |        0       |
|  VIA45 |       22       |        0       |
| METAL5 |       18       |       NA       |
|  VIA56 |       252      |        0       |
+--------+----------------+----------------+
<CMD> saveDesign DBS/soc_top-power.enc
#% Begin save design ... (date=11/09 21:39:03, mem=2162.3M)
% Begin Save ccopt configuration ... (date=11/09 21:39:03, mem=2162.3M)
% End Save ccopt configuration ... (date=11/09 21:39:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2162.3M, current mem=2162.3M)
% Begin Save netlist data ... (date=11/09 21:39:03, mem=2162.3M)
Writing Binary DB to DBS/soc_top-power.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/09 21:39:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2162.3M, current mem=2162.3M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-power.enc.dat.tmp/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:39:04, mem=2162.3M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 21:39:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2162.3M, current mem=2162.3M)
Saving preference file DBS/soc_top-power.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:39:04, mem=2162.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:39:04, total cpu=0:00:00.0, real=0:00:01.0, peak res=2162.3M, current mem=2162.3M)
Saving PG file DBS/soc_top-power.enc.dat.tmp/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:39:05 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3036.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:39:05, mem=2162.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:39:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2162.7M, current mem=2162.7M)
% Begin Save routing data ... (date=11/09 21:39:05, mem=2162.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3036.3M) ***
% End Save routing data ... (date=11/09 21:39:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2162.7M, current mem=2162.7M)
Saving property file DBS/soc_top-power.enc.dat.tmp/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3039.3M) ***
% Begin Save power constraints data ... (date=11/09 21:39:05, mem=2162.7M)
% End Save power constraints data ... (date=11/09 21:39:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2162.7M, current mem=2162.7M)
wc bc
Generated self-contained design soc_top-power.enc.dat.tmp
#% End save design ... (date=11/09 21:39:06, total cpu=0:00:00.8, real=0:00:03.0, peak res=2162.8M, current mem=2162.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> sroute -connect { blockPin corePin padPin floatingStripe} -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPintarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowJogging 1 -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6)}
*** Begin SPECIAL ROUTE on Sat Nov  9 21:39:06 2024 ***
SPECIAL ROUTE ran on directory: /home/u1500738/ECE_5710_6710_F24/innovus
SPECIAL ROUTE ran on machine: lnissrv4 (Linux 4.18.0-372.13.1.el8_6.x86_64 Xeon 3.70Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3249.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 40 macros, 27 used
Read in 362 components
  14 core components: 14 unplaced, 0 placed, 0 fixed
  340 pad components: 0 unplaced, 332 placed, 8 fixed
  4 block/ring components: 0 unplaced, 0 placed, 4 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 16 logical pins
Read in 4 blockages
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 724 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1005.03, 776.06) (1010.03, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (893.91, 776.06) (898.91, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (782.78, 776.06) (787.78, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (671.66, 776.06) (676.66, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (560.53, 776.06) (565.53, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (449.40, 776.06) (454.40, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (338.28, 776.06) (343.28, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1338.41, 776.06) (1343.41, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1227.28, 776.06) (1232.28, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1116.16, 776.06) (1121.16, 776.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1005.03, 665.50) (1010.03, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (893.91, 665.50) (898.91, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (782.78, 665.50) (787.78, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (671.66, 665.50) (676.66, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (560.53, 665.50) (565.53, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1338.41, 665.50) (1343.41, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1227.28, 665.50) (1232.28, 666.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1116.16, 665.50) (1121.16, 666.12).
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1411.48, 665.50) (1421.48, 666.12).
  Number of IO ports routed: 2
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 286
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 143
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3249.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 8 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Nov  9 21:39:07 2024
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Nov  9 21:39:07 2024
sroute created 451 wires.
ViaGen created 8082 vias, deleted 14 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       445      |       NA       |
|  VIA12 |      1691      |        0       |
| METAL2 |        1       |       NA       |
|  VIA23 |      1617      |        0       |
| METAL3 |        3       |       NA       |
|  VIA34 |      1620      |        0       |
| METAL4 |        1       |       NA       |
|  VIA45 |      1621      |        0       |
| METAL5 |        1       |       NA       |
|  VIA56 |      1533      |       14       |
+--------+----------------+----------------+
<CMD> fit
<CMD> saveDesign DBS/soc_top-power-routed.enc
#% Begin save design ... (date=11/09 21:39:07, mem=2177.5M)
% Begin Save ccopt configuration ... (date=11/09 21:39:07, mem=2177.5M)
% End Save ccopt configuration ... (date=11/09 21:39:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2177.5M, current mem=2177.5M)
% Begin Save netlist data ... (date=11/09 21:39:07, mem=2177.5M)
Writing Binary DB to DBS/soc_top-power-routed.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/09 21:39:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2177.6M, current mem=2177.6M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-power-routed.enc.dat.tmp/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:39:08, mem=2177.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 21:39:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2177.6M, current mem=2177.6M)
Saving preference file DBS/soc_top-power-routed.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:39:08, mem=2177.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:39:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2177.9M, current mem=2172.3M)
Saving PG file DBS/soc_top-power-routed.enc.dat.tmp/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:39:08 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3036.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:39:09, mem=2172.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:39:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2172.8M, current mem=2172.8M)
% Begin Save routing data ... (date=11/09 21:39:09, mem=2172.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3036.1M) ***
% End Save routing data ... (date=11/09 21:39:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2172.8M, current mem=2172.8M)
Saving property file DBS/soc_top-power-routed.enc.dat.tmp/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3039.1M) ***
% Begin Save power constraints data ... (date=11/09 21:39:09, mem=2172.8M)
% End Save power constraints data ... (date=11/09 21:39:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2172.8M, current mem=2172.8M)
wc bc
Generated self-contained design soc_top-power-routed.enc.dat.tmp
#% End save design ... (date=11/09 21:39:10, total cpu=0:00:00.9, real=0:00:03.0, peak res=2177.9M, current mem=2173.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setDesignMode -topRoutingLayer 4
<CMD> setPlaceMode -timingDriven true -congEffort high -placeIOPins 1 -place_global_max_density 0.45
<CMD> place_design
*** placeDesign #2 [begin] : totSession cpu/real = 0:18:49.7/2:20:02.8 (0.1), mem = 3036.1M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 250 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.4732 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3057.51 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: soc_top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=3057.51)
Total number of fetched objects 15128
End delay calculation. (MEM=3196.11 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3196.11 CPU=0:00:01.4 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=3170.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=3170.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=3170.6M) ***
No user-set net weight.
Net fanout histogram:
2		: 10864 (71.8%) nets
3		: 1974 (13.1%) nets
4     -	14	: 2081 (13.8%) nets
15    -	39	: 161 (1.1%) nets
40    -	79	: 43 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 1 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
Scan chains were not defined.
#std cell=14970 (0 fixed + 14970 movable) #buf cell=0 #inv cell=1005 #block=4 (0 floating + 4 preplaced)
#ioInst=344 #net=15124 #term=46353 #term/net=3.06, #fixedIo=344, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 14970 single + 0 double + 0 multi
Total standard cell length = 62.2854 (mm), area = 0.2442 (mm^2)
Average module density = 0.458.
Density for the design = 0.458.
       = stdcell_area 111224 sites (244159 um^2) / alloc_area 242606 sites (532569 um^2).
Pin Density = 0.1046.
            = total # of pins 46353 / total area 443352.
Enabling multi-CPU acceleration with 2 CPU(s) for placement
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.987e+05 (2.08e+05 9.07e+04)
              Est.  stn bbox = 3.244e+05 (2.24e+05 1.00e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 3148.1M
Iteration  2: Total net bbox = 2.987e+05 (2.08e+05 9.07e+04)
              Est.  stn bbox = 3.244e+05 (2.24e+05 1.00e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3148.1M
Iteration  3: Total net bbox = 3.225e+05 (2.25e+05 9.80e+04)
              Est.  stn bbox = 3.718e+05 (2.60e+05 1.12e+05)
              cpu = 0:00:01.2 real = 0:00:00.0 mem = 3203.5M
Active setup views:
    wc
Iteration  4: Total net bbox = 6.185e+05 (2.98e+05 3.20e+05)
              Est.  stn bbox = 7.297e+05 (3.53e+05 3.77e+05)
              cpu = 0:00:03.1 real = 0:00:02.0 mem = 3203.5M
Iteration  5: Total net bbox = 6.580e+05 (3.49e+05 3.09e+05)
              Est.  stn bbox = 7.962e+05 (4.20e+05 3.76e+05)
              cpu = 0:00:03.7 real = 0:00:02.0 mem = 3203.5M
Iteration  6: Total net bbox = 6.420e+05 (3.44e+05 2.98e+05)
              Est.  stn bbox = 7.850e+05 (4.20e+05 3.65e+05)
              cpu = 0:00:04.3 real = 0:00:02.0 mem = 3240.4M
Iteration  7: Total net bbox = 6.507e+05 (3.53e+05 2.98e+05)
              Est.  stn bbox = 7.936e+05 (4.28e+05 3.65e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3208.4M
Iteration  8: Total net bbox = 6.507e+05 (3.53e+05 2.98e+05)
              Est.  stn bbox = 7.936e+05 (4.28e+05 3.65e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 3176.4M
Iteration  9: Total net bbox = 6.226e+05 (3.44e+05 2.78e+05)
              Est.  stn bbox = 7.631e+05 (4.20e+05 3.43e+05)
              cpu = 0:00:04.9 real = 0:00:03.0 mem = 3208.4M
Iteration 10: Total net bbox = 6.226e+05 (3.44e+05 2.78e+05)
              Est.  stn bbox = 7.631e+05 (4.20e+05 3.43e+05)
              cpu = 0:00:03.1 real = 0:00:02.0 mem = 3176.4M
Iteration 11: Total net bbox = 6.008e+05 (3.40e+05 2.61e+05)
              Est.  stn bbox = 7.370e+05 (4.14e+05 3.23e+05)
              cpu = 0:00:04.8 real = 0:00:03.0 mem = 3208.4M
Iteration 12: Total net bbox = 6.008e+05 (3.40e+05 2.61e+05)
              Est.  stn bbox = 7.370e+05 (4.14e+05 3.23e+05)
              cpu = 0:00:03.1 real = 0:00:02.0 mem = 3176.4M
Iteration 13: Total net bbox = 5.973e+05 (3.41e+05 2.56e+05)
              Est.  stn bbox = 7.316e+05 (4.15e+05 3.16e+05)
              cpu = 0:00:10.5 real = 0:00:06.0 mem = 3208.4M
Iteration 14: Total net bbox = 5.973e+05 (3.41e+05 2.56e+05)
              Est.  stn bbox = 7.316e+05 (4.15e+05 3.16e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3208.4M
Iteration 15: Total net bbox = 5.908e+05 (3.28e+05 2.63e+05)
              Est.  stn bbox = 7.172e+05 (3.97e+05 3.21e+05)
              cpu = 0:00:08.8 real = 0:00:05.0 mem = 3208.4M
Iteration 16: Total net bbox = 5.908e+05 (3.28e+05 2.63e+05)
              Est.  stn bbox = 7.172e+05 (3.97e+05 3.21e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3208.4M
*** cost = 5.908e+05 (3.28e+05 2.63e+05) (cpu for global=0:00:51.8) real=0:00:31.0***
Placement multithread real runtime: 0:00:31.0 with 2 threads.
Info: 2 clock gating cells identified, 0 (on average) moved 0/10
Solver runtime cpu: 0:00:38.0 real: 0:00:19.8
Core Placement runtime cpu: 0:00:40.5 real: 0:00:20.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:19:46 mem=3208.4M) ***
Total net bbox length = 5.908e+05 (3.283e+05 2.626e+05) (ext = 1.274e+04)
Move report: Detail placement moves 14970 insts, mean move: 0.84 um, max move: 45.77 um 
	Max move on inst (soc/g125617): (931.66, 1011.05) --> (946.08, 1042.40)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3208.4MB
Summary Report:
Instances move: 14970 (out of 14970 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 45.77 um (Instance: soc/g125617) (931.662, 1011.05) -> (946.08, 1042.4)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
Total net bbox length = 5.711e+05 (3.076e+05 2.634e+05) (ext = 1.272e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3208.4MB
*** Finished refinePlace (0:19:48 mem=3208.4M) ***
*** End of Placement (cpu=0:00:55.1, real=0:00:33.0, mem=3171.4M) ***
default core: bins with density > 0.750 = 36.61 % ( 246 / 672 )
Density distribution unevenness ratio = 17.372%
*** Free Virtual Timing Model ...(mem=3171.4M)
Starting IO pin assignment...
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.4732 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=3121.71 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: soc_top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=3121.71)
Total number of fetched objects 15128
End delay calculation. (MEM=3250.78 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3250.78 CPU=0:00:01.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 10047 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 10047
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15124 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15108
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15108 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.26% H + 0.01% V. EstWL: 6.379800e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)       174( 0.29%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]  METAL3 ( 3)       183( 0.23%)        28( 0.03%)   ( 0.26%) 
[NR-eGR]  METAL4 ( 4)        28( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       385( 0.19%)        28( 0.01%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.26% H + 0.00% V
Early Global Route congestion estimation runtime: 0.31 seconds, mem = 3241.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   45989 
[NR-eGR]  METAL2  (2V)        148788   60060 
[NR-eGR]  METAL3  (3H)        349087    9840 
[NR-eGR]  METAL4  (4V)        166846       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       664721  115889 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 571428um
[NR-eGR] Total length: 664721um, number of vias: 115889
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 15021um, number of vias: 4163
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.17 seconds, mem = 3166.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1: 1, real = 0: 0:38, mem = 3149.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

*** placeDesign #2 [finish] : cpu/real = 0:01:01.3/0:00:38.0 (1.6), totSession cpu/real = 0:19:51.1/2:20:40.8 (0.1), mem = 3149.3M
<CMD> setDrawView place
<CMD> checkPlace ./RPT/place.rpt
Begin checking placement ... (start mem=3149.3M, init mem=3149.3M)
*info: Placed = 14974          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:45.85%(244159/532569)
Placement Density (including fixed std cells):45.85%(244159/532569)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=3149.3M)
<CMD> saveDesign DBS/soc_top-placed.enc
#% Begin save design ... (date=11/09 21:39:49, mem=2252.9M)
% Begin Save ccopt configuration ... (date=11/09 21:39:49, mem=2252.9M)
% End Save ccopt configuration ... (date=11/09 21:39:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2253.1M, current mem=2253.1M)
% Begin Save netlist data ... (date=11/09 21:39:49, mem=2253.1M)
Writing Binary DB to DBS/soc_top-placed.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/09 21:39:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2253.1M, current mem=2253.1M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-placed.enc.dat.tmp/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:39:49, mem=2253.2M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 21:39:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2253.2M, current mem=2253.2M)
Saving preference file DBS/soc_top-placed.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:39:50, mem=2253.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:39:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2253.5M, current mem=2253.5M)
Saving PG file DBS/soc_top-placed.enc.dat.tmp/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:39:50 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3149.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:39:50, mem=2253.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:39:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2253.5M, current mem=2253.5M)
% Begin Save routing data ... (date=11/09 21:39:50, mem=2253.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3149.8M) ***
% End Save routing data ... (date=11/09 21:39:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2253.6M, current mem=2253.6M)
Saving property file DBS/soc_top-placed.enc.dat.tmp/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3152.8M) ***
% Begin Save power constraints data ... (date=11/09 21:39:51, mem=2253.6M)
% End Save power constraints data ... (date=11/09 21:39:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2253.6M, current mem=2253.6M)
wc bc
Generated self-contained design soc_top-placed.enc.dat.tmp
#% End save design ... (date=11/09 21:39:52, total cpu=0:00:00.9, real=0:00:03.0, peak res=2253.6M, current mem=2253.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
Setting releaseMultiCpuLicenseMode to false.
<CMD> set_ccopt_property route_type_override_preferred_routing_layer_effort none
<CMD> setDesignMode -topRoutingLayer 4
<CMD> setDesignMode -bottomRoutingLayer 2
<CMD> create_route_type -name clkroute -top_preferred_layer 4
<CMD> set_ccopt_property route_type clkroute -net_type trunk
<CMD> set_ccopt_property route_type clkroute -net_type leaf
<CMD> set_ccopt_property buffer_cells BUFX1
<CMD> set_ccopt_property inverter_cells {INVX1 INVX2 INVX4 INVX8 INVX16 INVX32}
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 1206 sinks and 0 clock gates.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property clock_period -pin clk 100
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name clk/constraint -sources clk -auto_sinks
The skew group clk/constraint was created. It contains 1206 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/constraint true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraint clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraint constraint
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraint {wc bc}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
*** ccopt_design #2 [begin] : totSession cpu/real = 0:19:53.0/2:20:45.1 (0.1), mem = 3160.6M
Runtime...
**INFO: User's settings:
setDesignMode -bottomRoutingLayer         2
setDesignMode -process                    180
setDesignMode -topRoutingLayer            4
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setDelayCalMode -ignoreNetLoad            false
setPlaceMode -place_global_cong_effort    high
setPlaceMode -place_global_max_density    0.45
setPlaceMode -place_global_place_io_pins  true
setPlaceMode -timingDriven                true
setRouteMode -earlyGlobalRouteSecondPG    false

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3160.6M, init mem=3160.6M)
*info: Placed = 14974          (Fixed = 4)
*info: Unplaced = 0           
Placement Density:45.85%(244159/532569)
Placement Density (including fixed std cells):45.85%(244159/532569)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3160.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:53.2/2:20:45.2 (0.1), mem = 3160.6M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1206 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1206 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3146.62 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 10047 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 10047
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15124 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15108
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15108 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.26% H + 0.01% V. EstWL: 6.379800e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)       174( 0.29%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]  METAL3 ( 3)       183( 0.23%)        28( 0.03%)   ( 0.26%) 
[NR-eGR]  METAL4 ( 4)        28( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       385( 0.19%)        28( 0.01%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.26% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   45989 
[NR-eGR]  METAL2  (2V)        148788   60060 
[NR-eGR]  METAL3  (3H)        349087    9840 
[NR-eGR]  METAL4  (4V)        166846       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       664721  115889 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 571068um
[NR-eGR] Total length: 664721um, number of vias: 115889
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 15021um, number of vias: 4163
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 0.48 sec, Curr Mem: 3168.71 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.7 real=0:00:00.6)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
  Private non-default CCOpt properties:
    route_type_override_preferred_routing_layer_effort: none (default: medium)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): clkroute (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): clkroute (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     BUFX1 
  Inverters:   {INVX32 INVX16 INVX8 INVX4 INVX2}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 545636.717um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk/Leaf Routing info:
  Route-type name: clkroute; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner wc:setup, late and power domain auto-default:
  Slew time target (leaf):    0.886ns
  Slew time target (trunk):   0.886ns
  Slew time target (top):     0.886ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.221ns
  Buffer max distance: 155.964um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFX1, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=155.964um, saturatedSlew=0.626ns, speed=329.455um per ns, cellArea=70.375um^2 per 1000um}
  Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1000.000um, saturatedSlew=0.176ns, speed=6349.207um per ns, cellArea=48.294um^2 per 1000um}


Logic Sizing Table:

-----------------------------------------------------------------
Cell      Instance count    Source         Eligible library cells
-----------------------------------------------------------------
pad_in          1           library set    {pad_in}
-----------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for wc:setup.late...
Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree clk has 1 max_capacitance violation.
Clock tree balancer configuration for skew_group clk/constraint:
  Sources:                     pin clk
  Total number of sinks:       1206
  Delay constrained sinks:     1206
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner wc:setup.late:
  Skew target:                 0.221ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (42.000,884.295), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.020pF.


Primary reporting skew groups are:
skew_group clk/constraint with 1206 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
  sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=20994.586um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1954.245um, total=1954.245um
Clock DAG library cell distribution initial state {count}:
   Invs: INVX2: 1 
 Logics: pad_in: 1 
Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.8)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.6 real=0:00:01.5)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=20994.586um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1954.245um, total=1954.245um
    Clock DAG library cell distribution before merging {count}:
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=48.294um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21036.294um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1954.245um, total=1954.245um
    Clock DAG library cell distribution before clustering {count}:
       Invs: INVX32: 1 
     Logics: pad_in: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=290, i=1, icg=0, dcg=0, l=1, total=292
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3183.040um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24177.626um^2
      hp wire lengths  : top=0.000um, trunk=10592.640um, leaf=10550.685um, total=21143.325um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFX1: 290 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Bottom-up phase done. (took cpu=0:00:02.1 real=0:00:01.5)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:19:57 mem=4196.9M) ***
Total net bbox length = 5.905e+05 (3.171e+05 2.735e+05) (ext = 1.319e+04)
Move report: Detail placement moves 372 insts, mean move: 2.65 um, max move: 12.88 um 
	Max move on inst (soc/g126099): (1244.56, 603.36) --> (1235.60, 599.44)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4205.1MB
Summary Report:
Instances move: 372 (out of 15260 movable)
Instances flipped: 0
Mean displacement: 2.65 um
Max displacement: 12.88 um (Instance: soc/g126099) (1244.56, 603.36) -> (1235.6, 599.44)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NOR2X1
Total net bbox length = 5.911e+05 (3.174e+05 2.737e+05) (ext = 1.319e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4205.1MB
*** Finished refinePlace (0:19:58 mem=4205.1M) ***
    ClockRefiner summary
    All clock instances: Moved 144, flipped 42 and cell swapped 0 (out of a total of 1496).
    The largest move was 9.52 um for soc/soc_cpu_mem_wordsize_reg[0].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for wc:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.56,1.47)             2
    [1.47,2.38)             1
    [2.38,3.29)             3
    [3.29,4.2)             50
    [4.2,5.11)              1
    [5.11,6.02)             0
    [6.02,6.93)             0
    [6.93,7.84)             2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired               Achieved              Node
                     location              location              
    ------------------------------------------------------------------------------------------------------------------------------------------------------
        7.84         (1031.760,603.360)    (1039.600,603.360)    CTS_ccl_buf_00829 (a lib_cell BUFX1) at (1039.600,603.360), in power domain auto-default
        7.84         (649.840,952.240)     (657.680,952.240)     CTS_ccl_buf_00830 (a lib_cell BUFX1) at (657.680,952.240), in power domain auto-default
        5.04         (1000.960,607.280)    (995.920,607.280)     CTS_ccl_a_buf_00818 (a lib_cell BUFX1) at (995.920,607.280), in power domain auto-default
        3.92         (721.520,615.120)     (717.600,615.120)     CTS_ccl_a_buf_00809 (a lib_cell BUFX1) at (717.600,615.120), in power domain auto-default
        3.92         (649.840,952.240)     (653.760,952.240)     CTS_ccl_buf_00826 (a lib_cell BUFX1) at (653.760,952.240), in power domain auto-default
        3.92         (649.840,952.240)     (645.920,952.240)     CTS_ccl_a_buf_00813 (a lib_cell BUFX1) at (645.920,952.240), in power domain auto-default
        3.92         (431.440,724.880)     (427.520,724.880)     CTS_ccl_a_buf_00823 (a lib_cell BUFX1) at (427.520,724.880), in power domain auto-default
        3.92         (621.280,615.120)     (625.200,615.120)     CTS_ccl_a_buf_00822 (a lib_cell BUFX1) at (625.200,615.120), in power domain auto-default
        3.92         (431.440,724.880)     (435.360,724.880)     CTS_ccl_buf_00828 (a lib_cell BUFX1) at (435.360,724.880), in power domain auto-default
        3.92         (678.400,728.800)     (674.480,728.800)     CTS_ccl_a_buf_00836 (a lib_cell BUFX1) at (674.480,728.800), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=290, i=1, icg=0, dcg=0, l=1, total=292
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3183.040um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24177.626um^2
      cell capacitance : b=0.334pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.356pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=1.943pF, leaf=2.294pF, total=4.237pF
      wire lengths     : top=0.000um, trunk=11211.062um, leaf=12817.770um, total=24028.832um
      hp wire lengths  : top=0.000um, trunk=10756.160um, leaf=10579.245um, total=21335.405um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=7, worst=[8.180ns, 8.173ns, 2.192ns, 2.030ns, 1.393ns, 1.386ns, 0.032ns]} avg=3.341ns sd=3.376ns sum=23.386ns
      Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.886ns count=96 avg=0.484ns sd=0.206ns min=0.000ns max=0.918ns {51 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
      Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.886ns min=0.224ns max=9.066ns {12 <= 0.532ns, 70 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFX1: 290 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/constraint: insertion delay [min=3.263, max=4.676, avg=3.876, sd=0.255], skew [1.413 vs 0.221*], 48.5% {3.839, 4.060} (wid=0.913 ws=0.870) (gid=4.297 gs=1.077)
    Skew group summary after 'Clustering':
      skew_group clk/constraint: insertion delay [min=3.263, max=4.676, avg=3.876, sd=0.255], skew [1.413 vs 0.221*], 48.5% {3.839, 4.060} (wid=0.913 ws=0.870) (gid=4.297 gs=1.077)
    Legalizer API calls during this step: 6321 succeeded with high effort: 6321 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:03.0 real=0:00:02.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       293 (unrouted=293, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 293 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 293 nets for routing of which 292 have one or more fixed wires.
(ccopt eGR): Start to route 293 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 5 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 5
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15414 nets ( ignored 15121 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 292 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 292
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 292 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.424128e+04um
[NR-eGR] Create a new net group with 16 nets and layer range [2, 4]
[NR-eGR] Layer group 2: route 16 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 2.579360e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   46569 
[NR-eGR]  METAL2  (2V)        147703   60529 
[NR-eGR]  METAL3  (3H)        354411    9978 
[NR-eGR]  METAL4  (4V)        172166       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       674280  117076 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 591083um
[NR-eGR] Total length: 674280um, number of vias: 117076
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 24579um, number of vias: 5350
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  METAL1  (1H)             0  1782 
[NR-eGR]  METAL2  (2V)          2964  2525 
[NR-eGR]  METAL3  (3H)         12326  1043 
[NR-eGR]  METAL4  (4V)          9290     0 
[NR-eGR]  METAL5  (5H)             0     0 
[NR-eGR]  METAL6  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        24579  5350 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 21298um
[NR-eGR] Total length: 24579um, number of vias: 5350
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 24579um, number of vias: 5350
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.40 sec, Curr Mem: 4212.53 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using eGR only done.
Net route status summary:
  Clock:       293 (unrouted=1, trialRouted=0, noStatus=0, routed=292, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #2) : totSession cpu/real = 0:19:58.5/2:20:49.5 (0.1), mem = 4212.5M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 10047 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 10047
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 292  Num Prerouted Wires = 5887
[NR-eGR] Read 15414 nets ( ignored 292 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15106
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15106 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.31% H + 0.01% V. EstWL: 6.242796e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)        80( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]  METAL3 ( 3)       209( 0.26%)        29( 0.04%)         3( 0.00%)   ( 0.30%) 
[NR-eGR]  METAL4 ( 4)        30( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       319( 0.16%)        29( 0.01%)         3( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.30% H + 0.00% V
Early Global Route congestion estimation runtime: 0.31 seconds, mem = 4219.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.79 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   46569 
[NR-eGR]  METAL2  (2V)        147926   60470 
[NR-eGR]  METAL3  (3H)        354435   10006 
[NR-eGR]  METAL4  (4V)        172247       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       674608  117045 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 591083um
[NR-eGR] Total length: 674608um, number of vias: 117045
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.18 seconds, mem = 4219.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #2) : cpu/real = 0:00:00.7/0:00:00.5 (1.3), totSession cpu/real = 0:19:59.1/2:20:50.1 (0.1), mem = 4219.3M
    Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.5)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.3 real=0:00:01.1)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'soc_top' of instances=15608 and nets=15562 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design soc_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4219.316M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=290, i=1, icg=0, dcg=0, l=1, total=292
    sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
    misc counts      : r=1, pp=0
    cell areas       : b=3183.040um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24177.626um^2
    cell capacitance : b=0.334pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.356pF
    sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
    wire capacitance : top=0.000pF, trunk=1.965pF, leaf=2.310pF, total=4.274pF
    wire lengths     : top=0.000um, trunk=11211.062um, leaf=12817.770um, total=24028.832um
    hp wire lengths  : top=0.000um, trunk=10756.160um, leaf=10579.245um, total=21335.405um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=8, worst=[8.184ns, 8.179ns, 2.192ns, 2.031ns, 1.392ns, 1.386ns, 0.034ns, 0.001ns]} avg=2.925ns sd=3.343ns sum=23.400ns
    Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.886ns count=96 avg=0.488ns sd=0.208ns min=0.000ns max=0.920ns {50 <= 0.532ns, 34 <= 0.709ns, 8 <= 0.797ns, 1 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
    Leaf  : target=0.886ns count=197 avg=0.837ns sd=0.886ns min=0.224ns max=9.070ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 9 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUFX1: 290 
     Invs: INVX2: 1 
   Logics: pad_in: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=3.291, max=4.676, avg=3.904, sd=0.255], skew [1.385 vs 0.221*], 48.5% {3.889, 4.110} (wid=0.914 ws=0.870) (gid=4.326 gs=1.078)
  Skew group summary after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=3.291, max=4.676, avg=3.904, sd=0.255], skew [1.385 vs 0.221*], 48.5% {3.889, 4.110} (wid=0.914 ws=0.870) (gid=4.326 gs=1.078)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.6 real=0:00:01.4)
  Stage::Clustering done. (took cpu=0:00:04.7 real=0:00:03.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
      cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.015pF, leaf=2.309pF, total=4.324pF
      wire lengths     : top=0.000um, trunk=11545.610um, leaf=12814.285um, total=24359.895um
      hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Remaining Transition : {count=6, worst=[8.067ns, 8.066ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.827ns sd=3.296ns sum=22.959ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.886ns count=99 avg=0.497ns sd=0.205ns min=0.000ns max=0.881ns {51 <= 0.532ns, 34 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.953ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFX1: 293 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
    Legalizer API calls during this step: 793 succeeded with high effort: 793 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
      cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.015pF, leaf=2.309pF, total=4.324pF
      wire lengths     : top=0.000um, trunk=11545.610um, leaf=12814.285um, total=24359.895um
      hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Remaining Transition : {count=6, worst=[8.067ns, 8.066ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.827ns sd=3.296ns sum=22.959ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.886ns count=99 avg=0.497ns sd=0.205ns min=0.000ns max=0.881ns {51 <= 0.532ns, 34 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.953ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFX1: 293 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=3.787, max=5.092, avg=4.374, sd=0.239], skew [1.306 vs 0.221*], 48% {4.348, 4.569} (wid=0.899 ws=0.867) (gid=4.796 gs=1.150)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=3.787, max=5.092, avg=4.374, sd=0.239], skew [1.306 vs 0.221*], 48% {4.348, 4.569} (wid=0.899 ws=0.867) (gid=4.796 gs=1.150)
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
      cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.015pF, leaf=2.309pF, total=4.324pF
      wire lengths     : top=0.000um, trunk=11545.610um, leaf=12814.285um, total=24359.895um
      hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Remaining Transition : {count=6, worst=[8.067ns, 8.066ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.827ns sd=3.296ns sum=22.959ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.886ns count=99 avg=0.497ns sd=0.205ns min=0.000ns max=0.881ns {51 <= 0.532ns, 34 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.953ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFX1: 293 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
      cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.015pF, leaf=2.309pF, total=4.324pF
      wire lengths     : top=0.000um, trunk=11545.610um, leaf=12814.285um, total=24359.895um
      hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Remaining Transition : {count=6, worst=[8.067ns, 8.066ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.827ns sd=3.296ns sum=22.959ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.886ns count=99 avg=0.497ns sd=0.205ns min=0.000ns max=0.881ns {51 <= 0.532ns, 34 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.953ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFX1: 293 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
      cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.015pF, leaf=2.309pF, total=4.324pF
      wire lengths     : top=0.000um, trunk=11545.610um, leaf=12814.285um, total=24359.895um
      hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Remaining Transition : {count=6, worst=[8.067ns, 8.066ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.827ns sd=3.296ns sum=22.959ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.886ns count=99 avg=0.497ns sd=0.205ns min=0.000ns max=0.881ns {51 <= 0.532ns, 34 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.953ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFX1: 293 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
      cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.015pF, leaf=2.309pF, total=4.324pF
      wire lengths     : top=0.000um, trunk=11545.610um, leaf=12814.285um, total=24359.895um
      hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
    Clock DAG net violations after 'Removing longest path buffering':
      Remaining Transition : {count=6, worst=[8.067ns, 8.066ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.827ns sd=3.296ns sum=22.959ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.886ns count=99 avg=0.497ns sd=0.205ns min=0.000ns max=0.881ns {51 <= 0.532ns, 34 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.953ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFX1: 293 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
    Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
      cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.014pF, leaf=2.309pF, total=4.324pF
      wire lengths     : top=0.000um, trunk=11543.875um, leaf=12814.285um, total=24358.160um
      hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.825ns sd=3.295ns sum=22.953ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.886ns count=99 avg=0.496ns sd=0.204ns min=0.000ns max=0.881ns {52 <= 0.532ns, 33 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFX1: 293 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=3.788, max=5.069, avg=4.376, sd=0.239], skew [1.281 vs 0.221*], 48% {4.349, 4.570} (wid=0.900 ws=0.867) (gid=4.797 gs=1.150)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=3.788, max=5.069, avg=4.376, sd=0.239], skew [1.281 vs 0.221*], 48% {4.349, 4.570} (wid=0.900 ws=0.867) (gid=4.797 gs=1.150)
    Legalizer API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:05.7 real=0:00:04.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
      cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.009pF, leaf=2.309pF, total=4.318pF
      wire lengths     : top=0.000um, trunk=11522.290um, leaf=12814.285um, total=24336.575um
      hp wire lengths  : top=0.000um, trunk=11127.440um, leaf=10575.965um, total=21703.405um
    Clock DAG net violations after 'Improving clock tree routing':
      Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.825ns sd=3.295ns sum=22.953ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.886ns count=99 avg=0.495ns sd=0.206ns min=0.000ns max=0.881ns {53 <= 0.532ns, 32 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUFX1: 293 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=3.788, max=5.069], skew [1.281 vs 0.221*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=3.788, max=5.069], skew [1.281 vs 0.221*]
    Legalizer API calls during this step: 361 succeeded with high effort: 361 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
      cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.009pF, leaf=2.309pF, total=4.318pF
      wire lengths     : top=0.000um, trunk=11522.290um, leaf=12814.285um, total=24336.575um
      hp wire lengths  : top=0.000um, trunk=11127.440um, leaf=10575.965um, total=21703.405um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.825ns sd=3.295ns sum=22.953ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.886ns count=99 avg=0.495ns sd=0.206ns min=0.000ns max=0.881ns {53 <= 0.532ns, 32 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUFX1: 293 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=3.788, max=5.069], skew [1.281 vs 0.221*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=3.788, max=5.069], skew [1.281 vs 0.221*]
    Legalizer API calls during this step: 588 succeeded with high effort: 588 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
      cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.123pF, leaf=2.319pF, total=4.441pF
      wire lengths     : top=0.000um, trunk=12215.892um, leaf=12872.115um, total=25088.007um
      hp wire lengths  : top=0.000um, trunk=11822.960um, leaf=10640.365um, total=22463.325um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.032ns, 2.024ns, 1.393ns, 1.381ns]} avg=3.826ns sd=3.294ns sum=22.956ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.886ns count=99 avg=0.519ns sd=0.214ns min=0.000ns max=0.886ns {51 <= 0.532ns, 27 <= 0.709ns, 11 <= 0.797ns, 2 <= 0.842ns, 8 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUFX1: 293 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=4.593, max=5.069, avg=4.821, sd=0.119], skew [0.476 vs 0.221*], 62.7% {4.725, 4.946} (wid=0.900 ws=0.867) (gid=5.034 gs=0.868)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=4.593, max=5.069, avg=4.821, sd=0.119], skew [0.476 vs 0.221*], 62.7% {4.725, 4.946} (wid=0.900 ws=0.867) (gid=5.034 gs=0.868)
    Legalizer API calls during this step: 1072 succeeded with high effort: 1072 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:01.3 real=0:00:01.4)
  Stage::Reducing Power done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 14 fraglets and 16 vertices; 95 variables and 300 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 1.992ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 297 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
          cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.123pF, leaf=2.319pF, total=4.441pF
          wire lengths     : top=0.000um, trunk=12215.892um, leaf=12872.115um, total=25088.007um
          hp wire lengths  : top=0.000um, trunk=11822.960um, leaf=10640.365um, total=22463.325um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.032ns, 2.024ns, 1.393ns, 1.381ns]} avg=3.826ns sd=3.294ns sum=22.956ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.886ns count=99 avg=0.519ns sd=0.214ns min=0.000ns max=0.886ns {51 <= 0.532ns, 27 <= 0.709ns, 11 <= 0.797ns, 2 <= 0.842ns, 8 <= 0.886ns}
          Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUFX1: 293 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=305, i=1, icg=0, dcg=0, l=1, total=307
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3347.680um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24342.266um^2
          cell capacitance : b=0.352pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.373pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.150pF, leaf=2.319pF, total=4.469pF
          wire lengths     : top=0.000um, trunk=12355.065um, leaf=12872.115um, total=25227.180um
          hp wire lengths  : top=0.000um, trunk=12026.800um, leaf=10640.365um, total=22667.165um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.032ns, 2.024ns, 1.393ns, 1.381ns]} avg=3.826ns sd=3.294ns sum=22.956ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.886ns count=111 avg=0.474ns sd=0.220ns min=0.000ns max=0.886ns {68 <= 0.532ns, 24 <= 0.709ns, 9 <= 0.797ns, 2 <= 0.842ns, 8 <= 0.886ns}
          Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUFX1: 305 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
        Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
          cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
          wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
          hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
          Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX1: 325 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
          cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
          wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
          hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
          Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
          Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: BUFX1: 325 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:00.6)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
      cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
      wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
      hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUFX1: 325 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Legalizer API calls during this step: 502 succeeded with high effort: 502 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.9 real=0:00:00.9)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
    sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
    misc counts      : r=1, pp=0
    cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
    cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
    sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
    wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
    wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
    hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
  Clock DAG net violations after Approximately balancing fragments:
    Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
    Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUFX1: 325 
     Invs: INVX2: 1 
   Logics: pad_in: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
      cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
      wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
      hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
    Clock DAG net violations after 'Improving fragments clock skew':
      Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUFX1: 325 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 16 fraglets and 18 vertices; 107 variables and 340 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
          cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
          wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
          hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
          Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX1: 325 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
      cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
      wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
      hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
    Clock DAG net violations after 'Approximately balancing step':
      Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUFX1: 325 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
      cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
      wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
      hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
    Clock DAG net violations after 'Fixing clock tree overload':
      Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUFX1: 325 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
      cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
      wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
      hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
    Clock DAG net violations after 'Approximately balancing paths':
      Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUFX1: 325 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=4.849, max=5.069, avg=4.961, sd=0.050], skew [0.220 vs 0.221], 100% {4.849, 5.069} (wid=0.900 ws=0.866) (gid=5.030 gs=0.865)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=4.849, max=5.069, avg=4.961, sd=0.050], skew [0.220 vs 0.221], 100% {4.849, 5.069} (wid=0.900 ws=0.866) (gid=5.030 gs=0.865)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::Polishing...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
    sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
    misc counts      : r=1, pp=0
    cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
    cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
    sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
    wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
    wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
    hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
  Clock DAG net violations before polishing:
    Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
    Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUFX1: 325 
     Invs: INVX2: 1 
   Logics: pad_in: 1 
  Primary reporting skew groups before polishing:
    skew_group clk/constraint: insertion delay [min=4.850, max=5.070], skew [0.221 vs 0.221]
  Skew group summary before polishing:
    skew_group clk/constraint: insertion delay [min=4.850, max=5.070], skew [0.221 vs 0.221]
  Merging balancing drivers for power...
    Tried: 329 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
      cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
      wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
      hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUFX1: 325 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=4.850, max=5.070], skew [0.221 vs 0.221]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=4.850, max=5.070], skew [0.221 vs 0.221]
    Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
      cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
      wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
      hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
      Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUFX1: 325 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=4.850, max=5.070, avg=4.962, sd=0.050], skew [0.221 vs 0.221], 100% {4.850, 5.070} (wid=0.900 ws=0.866) (gid=5.030 gs=0.865)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=4.850, max=5.070, avg=4.962, sd=0.050], skew [0.221 vs 0.221], 100% {4.850, 5.070} (wid=0.900 ws=0.866) (gid=5.030 gs=0.865)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 2016 succeeded with high effort: 2016 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 4564 succeeded with high effort: 4564 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.4 real=0:00:01.3)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        For skew group clk/constraint, artificially shortened or lengthened 2 paths.
        	The smallest offset applied was 0.007ns.
        	The largest offset applied was 0.012ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1801 succeeded with high effort: 1801 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 4564 succeeded with high effort: 4564 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.1 real=0:00:01.1)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
      cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.113pF, leaf=2.295pF, total=4.408pF
      wire lengths     : top=0.000um, trunk=12128.378um, leaf=12761.579um, total=24889.957um
      hp wire lengths  : top=0.000um, trunk=11970.800um, leaf=10883.125um, total=22853.925um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=7, worst=[8.066ns, 8.060ns, 2.024ns, 1.993ns, 1.392ns, 1.381ns, 0.034ns]} avg=3.279ns sd=3.334ns sum=22.950ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.886ns count=131 avg=0.404ns sd=0.221ns min=0.000ns max=0.920ns {91 <= 0.532ns, 27 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
      Leaf  : target=0.886ns count=197 avg=0.833ns sd=0.872ns min=0.223ns max=8.951ns {10 <= 0.532ns, 67 <= 0.709ns, 81 <= 0.797ns, 26 <= 0.842ns, 7 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUFX1: 325 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=4.811, max=5.068, avg=4.892, sd=0.046], skew [0.258 vs 0.221*], 99.5% {4.824, 5.045} (wid=0.900 ws=0.866) (gid=5.004 gs=0.839)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=4.811, max=5.068, avg=4.892, sd=0.046], skew [0.258 vs 0.221*], 99.5% {4.824, 5.045} (wid=0.900 ws=0.866) (gid=5.004 gs=0.839)
    Legalizer API calls during this step: 12945 succeeded with high effort: 12945 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:05.9 real=0:00:03.2)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      For skew group clk/constraint, artificially shortened or lengthened 6 paths.
      	The smallest offset applied was -0.014ns.
      	The largest offset applied was 0.023ns.
      
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=6.167pF fall=6.011pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Reverting Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
      cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.113pF, leaf=2.295pF, total=4.408pF
      wire lengths     : top=0.000um, trunk=12128.378um, leaf=12761.579um, total=24889.957um
      hp wire lengths  : top=0.000um, trunk=11970.800um, leaf=10883.125um, total=22853.925um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=7, worst=[8.066ns, 8.060ns, 2.024ns, 1.993ns, 1.392ns, 1.381ns, 0.034ns]} avg=3.279ns sd=3.334ns sum=22.950ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.886ns count=131 avg=0.404ns sd=0.221ns min=0.000ns max=0.920ns {91 <= 0.532ns, 27 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
      Leaf  : target=0.886ns count=197 avg=0.833ns sd=0.872ns min=0.223ns max=8.951ns {10 <= 0.532ns, 67 <= 0.709ns, 81 <= 0.797ns, 26 <= 0.842ns, 7 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFX1: 325 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=4.811, max=5.068, avg=4.892, sd=0.046], skew [0.258 vs 0.221*], 99.5% {4.824, 5.045} (wid=0.900 ws=0.866) (gid=5.004 gs=0.839)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=4.811, max=5.068, avg=4.892, sd=0.046], skew [0.258 vs 0.221*], 99.5% {4.824, 5.045} (wid=0.900 ws=0.866) (gid=5.004 gs=0.839)
    Legalizer API calls during this step: 652 succeeded with high effort: 652 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
      cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.113pF, leaf=2.295pF, total=4.408pF
      wire lengths     : top=0.000um, trunk=12128.378um, leaf=12761.579um, total=24889.957um
      hp wire lengths  : top=0.000um, trunk=11970.800um, leaf=10883.125um, total=22853.925um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=7, worst=[8.066ns, 8.060ns, 2.024ns, 1.993ns, 1.392ns, 1.381ns, 0.034ns]} avg=3.279ns sd=3.334ns sum=22.950ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.886ns count=131 avg=0.404ns sd=0.221ns min=0.000ns max=0.920ns {91 <= 0.532ns, 27 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
      Leaf  : target=0.886ns count=197 avg=0.833ns sd=0.872ns min=0.223ns max=8.951ns {10 <= 0.532ns, 67 <= 0.709ns, 81 <= 0.797ns, 26 <= 0.842ns, 7 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFX1: 325 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=4.811, max=5.068, avg=4.892, sd=0.046], skew [0.258 vs 0.221*], 99.5% {4.824, 5.045} (wid=0.900 ws=0.866) (gid=5.004 gs=0.839)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=4.811, max=5.068, avg=4.892, sd=0.046], skew [0.258 vs 0.221*], 99.5% {4.824, 5.045} (wid=0.900 ws=0.866) (gid=5.004 gs=0.839)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        For skew group clk/constraint, artificially shortened or lengthened 6 paths.
        	The smallest offset applied was -0.014ns.
        	The largest offset applied was 0.023ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 437 succeeded with high effort: 437 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=328, filtered=328, permitted=326, cannotCompute=44, computed=282, moveTooSmall=723, resolved=0, predictFail=91, currentlyIllegal=0, legalizationFail=12, legalizedMoveTooSmall=51, ignoredLeafDriver=0, worse=688, accepted=33
        Max accepted move=29.120um, total accepted move=341.040um, average move=10.335um
        Move for wirelength. considered=328, filtered=328, permitted=326, cannotCompute=47, computed=279, moveTooSmall=744, resolved=0, predictFail=90, currentlyIllegal=0, legalizationFail=14, legalizedMoveTooSmall=58, ignoredLeafDriver=0, worse=719, accepted=6
        Max accepted move=14.000um, total accepted move=41.440um, average move=6.907um
        Move for wirelength. considered=328, filtered=328, permitted=326, cannotCompute=50, computed=276, moveTooSmall=756, resolved=0, predictFail=93, currentlyIllegal=0, legalizationFail=13, legalizedMoveTooSmall=60, ignoredLeafDriver=0, worse=719, accepted=2
        Max accepted move=7.840um, total accepted move=12.320um, average move=6.160um
        Legalizer API calls during this step: 2649 succeeded with high effort: 2649 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.0 real=0:00:02.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 443 succeeded with high effort: 443 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=328, filtered=328, permitted=326, cannotCompute=302, computed=24, moveTooSmall=496, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=34, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 1393 succeeded with high effort: 1393 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=328, filtered=328, permitted=326, cannotCompute=0, computed=326, moveTooSmall=0, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=4, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=347, accepted=12
        Max accepted move=3.360um, total accepted move=19.040um, average move=1.587um
        Move for wirelength. considered=328, filtered=328, permitted=326, cannotCompute=313, computed=13, moveTooSmall=0, resolved=0, predictFail=507, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 378 succeeded with high effort: 378 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
        sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
        misc counts      : r=1, pp=0
        cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
        cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
        sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
        wire capacitance : top=0.000pF, trunk=2.090pF, leaf=2.296pF, total=4.387pF
        wire lengths     : top=0.000um, trunk=11992.900um, leaf=12765.937um, total=24758.838um
        hp wire lengths  : top=0.000um, trunk=11913.680um, leaf=10920.085um, total=22833.765um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=7, worst=[8.066ns, 8.060ns, 2.024ns, 1.993ns, 1.392ns, 1.381ns, 0.034ns]} avg=3.279ns sd=3.334ns sum=22.950ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.886ns count=131 avg=0.400ns sd=0.217ns min=0.000ns max=0.920ns {95 <= 0.532ns, 23 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
        Leaf  : target=0.886ns count=197 avg=0.833ns sd=0.872ns min=0.223ns max=8.951ns {10 <= 0.532ns, 66 <= 0.709ns, 81 <= 0.797ns, 26 <= 0.842ns, 8 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUFX1: 325 
         Invs: INVX2: 1 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=4.817, max=5.068, avg=4.889, sd=0.049], skew [0.252 vs 0.221*], 99.8% {4.817, 5.038} (wid=0.900 ws=0.866) (gid=4.997 gs=0.832)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=4.817, max=5.068, avg=4.889, sd=0.049], skew [0.252 vs 0.221*], 99.8% {4.817, 5.038} (wid=0.900 ws=0.866) (gid=4.997 gs=0.832)
      Legalizer API calls during this step: 5337 succeeded with high effort: 5337 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.6 real=0:00:02.6)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 329 , Succeeded = 63 , Constraints Broken = 263 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
      cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.069pF, leaf=2.289pF, total=4.358pF
      wire lengths     : top=0.000um, trunk=11869.967um, leaf=12725.967um, total=24595.935um
      hp wire lengths  : top=0.000um, trunk=11913.680um, leaf=10920.085um, total=22833.765um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=7, worst=[8.066ns, 8.060ns, 2.149ns, 2.024ns, 1.392ns, 1.381ns, 0.025ns]} avg=3.300ns sd=3.326ns sum=23.097ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.886ns count=131 avg=0.397ns sd=0.216ns min=0.000ns max=0.911ns {96 <= 0.532ns, 23 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
      Leaf  : target=0.886ns count=197 avg=0.833ns sd=0.874ns min=0.221ns max=8.951ns {10 <= 0.532ns, 68 <= 0.709ns, 79 <= 0.797ns, 26 <= 0.842ns, 8 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUFX1: 325 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=4.789, max=5.068, avg=4.869, sd=0.049], skew [0.279 vs 0.221*], 99.3% {4.789, 5.010} (wid=0.900 ws=0.866) (gid=4.983 gs=0.818)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=4.789, max=5.068, avg=4.869, sd=0.049], skew [0.279 vs 0.221*], 99.3% {4.789, 5.010} (wid=0.900 ws=0.866) (gid=4.983 gs=0.818)
    Legalizer API calls during this step: 5337 succeeded with high effort: 5337 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.9 real=0:00:02.9)
  Total capacitance is (rise=10.525pF fall=10.369pF), of which (rise=4.358pF fall=4.358pF) is wire, and (rise=6.167pF fall=6.011pF) is gate.
  Stage::Polishing done. (took cpu=0:00:09.2 real=0:00:06.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 327 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:20:13 mem=4202.6M) ***
Total net bbox length = 5.922e+05 (3.178e+05 2.744e+05) (ext = 1.297e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4202.6MB
Summary Report:
Instances move: 0 (out of 15295 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.922e+05 (3.178e+05 2.744e+05) (ext = 1.297e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4202.6MB
*** Finished refinePlace (0:20:13 mem=4202.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1531).
  Restoring pStatusCts on 327 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:12.1 real=0:00:09.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       328 (unrouted=328, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 328 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 328 nets for routing of which 327 have one or more fixed wires.
(ccopt eGR): Start to route 328 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 5 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 5
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15449 nets ( ignored 15121 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 327 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 327
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 327 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.492728e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [2, 4]
[NR-eGR] Layer group 2: route 12 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 2.566032e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)         7( 0.01%)   ( 0.01%) 
[NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   46639 
[NR-eGR]  METAL2  (2V)        148182   60577 
[NR-eGR]  METAL3  (3H)        354777    9967 
[NR-eGR]  METAL4  (4V)        172415       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       675375  117183 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 592199um
[NR-eGR] Total length: 675375um, number of vias: 117183
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 25346um, number of vias: 5488
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  METAL1  (1H)             0  1852 
[NR-eGR]  METAL2  (2V)          3220  2632 
[NR-eGR]  METAL3  (3H)         12668  1004 
[NR-eGR]  METAL4  (4V)          9458     0 
[NR-eGR]  METAL5  (5H)             0     0 
[NR-eGR]  METAL6  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        25346  5488 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 22414um
[NR-eGR] Total length: 25346um, number of vias: 5488
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 25346um, number of vias: 5488
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.39 sec, Curr Mem: 4217.15 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
      Routing using eGR only done.
Net route status summary:
  Clock:       328 (unrouted=1, trialRouted=0, noStatus=0, routed=327, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'soc_top' of instances=15643 and nets=15597 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design soc_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4217.152M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for wc:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
        Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
          cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.110pF, leaf=2.387pF, total=4.498pF
          wire lengths     : top=0.000um, trunk=12026.255um, leaf=13319.775um, total=25346.030um
          hp wire lengths  : top=0.000um, trunk=11913.680um, leaf=10920.085um, total=22833.765um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=10, worst=[8.209ns, 8.064ns, 2.022ns, 1.992ns, 1.394ns, 1.384ns, 0.051ns, 0.018ns, 0.008ns, 0.004ns]} avg=2.315ns sd=3.176ns sum=23.147ns
          Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.886ns count=131 avg=0.403ns sd=0.220ns min=0.000ns max=0.937ns {96 <= 0.532ns, 19 <= 0.709ns, 10 <= 0.797ns, 1 <= 0.842ns, 2 <= 0.886ns} {2 <= 0.930ns, 1 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
          Leaf  : target=0.886ns count=197 avg=0.844ns sd=0.878ns min=0.237ns max=9.095ns {7 <= 0.532ns, 61 <= 0.709ns, 85 <= 0.797ns, 27 <= 0.842ns, 10 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFX1: 325 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=4.865, max=5.117, avg=4.944, sd=0.049], skew [0.252 vs 0.221*], 99.4% {4.865, 5.086} (wid=0.905 ws=0.873) (gid=5.072 gs=0.918)
        Skew group summary eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=4.865, max=5.117, avg=4.944, sd=0.049], skew [0.252 vs 0.221*], 99.4% {4.865, 5.086} (wid=0.905 ws=0.873) (gid=5.072 gs=0.918)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         7
            Processed:             7
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             7
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
            sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
            misc counts      : r=1, pp=0
            cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
            cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
            sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
            wire capacitance : top=0.000pF, trunk=2.110pF, leaf=2.387pF, total=4.498pF
            wire lengths     : top=0.000um, trunk=12026.255um, leaf=13319.775um, total=25346.030um
            hp wire lengths  : top=0.000um, trunk=11913.680um, leaf=10920.085um, total=22833.765um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=10, worst=[8.209ns, 8.064ns, 2.022ns, 1.992ns, 1.394ns, 1.384ns, 0.051ns, 0.018ns, 0.008ns, 0.004ns]} avg=2.315ns sd=3.176ns sum=23.147ns
            Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.886ns count=131 avg=0.403ns sd=0.220ns min=0.000ns max=0.937ns {96 <= 0.532ns, 19 <= 0.709ns, 10 <= 0.797ns, 1 <= 0.842ns, 2 <= 0.886ns} {2 <= 0.930ns, 1 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
            Leaf  : target=0.886ns count=197 avg=0.844ns sd=0.878ns min=0.237ns max=9.095ns {7 <= 0.532ns, 61 <= 0.709ns, 85 <= 0.797ns, 27 <= 0.842ns, 10 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUFX1: 325 
             Invs: INVX2: 1 
           Logics: pad_in: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=4.865, max=5.117], skew [0.252 vs 0.221*]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=4.865, max=5.117], skew [0.252 vs 0.221*]
          Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 51 long paths. The largest offset applied was 0.076ns.
            
            
            Skew Group Offsets:
            
            --------------------------------------------------------------------------------------------
            Skew Group        Num.     Num.       Offset        Max        Previous Max.    Current Max.
                              Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            --------------------------------------------------------------------------------------------
            clk/constraint    1206       51         4.229%      0.076ns       5.117ns         5.042ns
            --------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.002        2
              0.002        0.012       12
              0.012        0.022       10
              0.022        0.032        1
              0.032        0.042        7
              0.042        0.052       12
              0.052        0.062        0
              0.062        0.072        6
              0.072      and above      1
            -------------------------------
            
            Mean=0.028ns Median=0.032ns Std.Dev=0.022ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 119, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 137, numSkippedDueToCloseToSkewTarget = 72
          CCOpt-eGRPC Downsizing: considered: 119, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 119, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
            sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
            misc counts      : r=1, pp=0
            cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
            cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
            sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
            wire capacitance : top=0.000pF, trunk=2.110pF, leaf=2.387pF, total=4.498pF
            wire lengths     : top=0.000um, trunk=12026.255um, leaf=13319.775um, total=25346.030um
            hp wire lengths  : top=0.000um, trunk=11913.680um, leaf=10920.085um, total=22833.765um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=10, worst=[8.209ns, 8.064ns, 2.022ns, 1.992ns, 1.394ns, 1.384ns, 0.051ns, 0.018ns, 0.008ns, 0.004ns]} avg=2.315ns sd=3.176ns sum=23.147ns
            Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.886ns count=131 avg=0.403ns sd=0.220ns min=0.000ns max=0.937ns {96 <= 0.532ns, 19 <= 0.709ns, 10 <= 0.797ns, 1 <= 0.842ns, 2 <= 0.886ns} {2 <= 0.930ns, 1 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
            Leaf  : target=0.886ns count=197 avg=0.844ns sd=0.878ns min=0.237ns max=9.095ns {7 <= 0.532ns, 61 <= 0.709ns, 85 <= 0.797ns, 27 <= 0.842ns, 10 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUFX1: 325 
             Invs: INVX2: 1 
           Logics: pad_in: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=4.865, max=5.117], skew [0.252 vs 0.221*]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=4.865, max=5.117], skew [0.252 vs 0.221*]
          Legalizer API calls during this step: 119 succeeded with high effort: 119 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 328, tested: 328, violation detected: 11, violation ignored (due to small violation): 0, cannot run: 1, attempted: 10, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
          -------------------------------------------------------------------------------------------------------------------
          top                0                    0           0            0                    0                  0
          trunk              3 [30.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
          leaf               7 [70.0%]            0           0            0                    0 (0.0%)           7 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
            sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
            misc counts      : r=1, pp=0
            cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
            cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
            sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
            wire capacitance : top=0.000pF, trunk=2.110pF, leaf=2.387pF, total=4.498pF
            wire lengths     : top=0.000um, trunk=12026.255um, leaf=13319.775um, total=25346.030um
            hp wire lengths  : top=0.000um, trunk=11913.680um, leaf=10920.085um, total=22833.765um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=10, worst=[8.209ns, 8.064ns, 2.022ns, 1.992ns, 1.394ns, 1.384ns, 0.051ns, 0.018ns, 0.008ns, 0.004ns]} avg=2.315ns sd=3.176ns sum=23.147ns
            Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.886ns count=131 avg=0.403ns sd=0.220ns min=0.000ns max=0.937ns {96 <= 0.532ns, 19 <= 0.709ns, 10 <= 0.797ns, 1 <= 0.842ns, 2 <= 0.886ns} {2 <= 0.930ns, 1 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
            Leaf  : target=0.886ns count=197 avg=0.844ns sd=0.878ns min=0.237ns max=9.095ns {7 <= 0.532ns, 61 <= 0.709ns, 85 <= 0.797ns, 27 <= 0.842ns, 10 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUFX1: 325 
             Invs: INVX2: 1 
           Logics: pad_in: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=4.865, max=5.117], skew [0.252 vs 0.221*]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=4.865, max=5.117], skew [0.252 vs 0.221*]
          Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=3, unsuccessful=0, alreadyClose=0, noImprovementFound=3, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 1 , succeeded = 1 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 3 ,succeeded = 3 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=326, i=1, icg=0, dcg=0, l=1, total=328
          sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
          misc counts      : r=1, pp=0
          cell areas       : b=3578.176um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24572.762um^2
          cell capacitance : b=0.376pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.398pF
          sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
          wire capacitance : top=0.000pF, trunk=2.113pF, leaf=2.387pF, total=4.500pF
          wire lengths     : top=0.000um, trunk=12044.887um, leaf=13319.775um, total=25364.663um
          hp wire lengths  : top=0.000um, trunk=11941.120um, leaf=10920.085um, total=22861.205um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=9, worst=[8.209ns, 8.064ns, 2.022ns, 1.992ns, 1.399ns, 1.384ns, 0.018ns, 0.008ns, 0.004ns]} avg=2.567ns sd=3.261ns sum=23.101ns
          Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.886ns count=132 avg=0.401ns sd=0.217ns min=0.000ns max=0.904ns {97 <= 0.532ns, 19 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 2 <= 0.886ns} {2 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
          Leaf  : target=0.886ns count=197 avg=0.844ns sd=0.878ns min=0.237ns max=9.095ns {7 <= 0.532ns, 61 <= 0.709ns, 85 <= 0.797ns, 27 <= 0.842ns, 10 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFX1: 326 
           Invs: INVX2: 1 
         Logics: pad_in: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/constraint: insertion delay [min=4.447, max=5.117, avg=4.929, sd=0.087], skew [0.670 vs 0.221*], 95.7% {4.865, 5.086} (wid=0.905 ws=0.873) (gid=5.072 gs=0.918)
        Skew group summary before routing clock trees:
          skew_group clk/constraint: insertion delay [min=4.447, max=5.117, avg=4.929, sd=0.087], skew [0.670 vs 0.221*], 95.7% {4.865, 5.086} (wid=0.905 ws=0.873) (gid=5.072 gs=0.918)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 328 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:20:14 mem=3211.5M) ***
Total net bbox length = 5.922e+05 (3.178e+05 2.744e+05) (ext = 1.297e+04)
Move report: Detail placement moves 205 insts, mean move: 1.76 um, max move: 5.60 um 
	Max move on inst (soc/g121001): (882.80, 591.60) --> (881.12, 587.68)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3211.5MB
Summary Report:
Instances move: 205 (out of 15296 movable)
Instances flipped: 0
Mean displacement: 1.76 um
Max displacement: 5.60 um (Instance: soc/g121001) (882.8, 591.6) -> (881.12, 587.68)
	Length: 7 sites, height: 1 rows, site name: core7T, cell type: NAND3X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 5.925e+05 (3.180e+05 2.745e+05) (ext = 1.297e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3211.5MB
*** Finished refinePlace (0:20:15 mem=3211.5M) ***
  ClockRefiner summary
  All clock instances: Moved 7, flipped 0 and cell swapped 0 (out of a total of 1532).
  The largest move was 2.8 um for soc/soc_cpu_decoded_rs1_reg[0].
  Restoring pStatusCts on 328 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.0 real=0:00:01.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       329 (unrouted=0, trialRouted=0, noStatus=0, routed=329, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 329 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 329 nets for routing of which 328 have one or more fixed wires.
(ccopt eGR): Start to route 329 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 5 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 5
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15450 nets ( ignored 15121 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 328 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 328
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 328 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.495472e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [2, 4]
[NR-eGR] Layer group 2: route 12 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 2.568776e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)         7( 0.01%)   ( 0.01%) 
[NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   46641 
[NR-eGR]  METAL2  (2V)        148209   60575 
[NR-eGR]  METAL3  (3H)        354769    9968 
[NR-eGR]  METAL4  (4V)        172422       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       675400  117184 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 592459um
[NR-eGR] Total length: 675400um, number of vias: 117184
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 25371um, number of vias: 5489
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  METAL1  (1H)             0  1854 
[NR-eGR]  METAL2  (2V)          3247  2630 
[NR-eGR]  METAL3  (3H)         12660  1005 
[NR-eGR]  METAL4  (4V)          9465     0 
[NR-eGR]  METAL5  (5H)             0     0 
[NR-eGR]  METAL6  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        25371  5489 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 22443um
[NR-eGR] Total length: 25371um, number of vias: 5489
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 25371um, number of vias: 5489
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.40 sec, Curr Mem: 3185.45 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 329 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
#% Begin globalDetailRoute (date=11/09 21:40:11, mem=2287.3M)

globalDetailRoute

#Start globalDetailRoute on Sat Nov  9 21:40:11 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=329)
#num needed restored net=0
#need_extraction net=0 (total=15598)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total wire length = 25371 um.
#Total half perimeter of net bounding box = 23007 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 3247 um.
#Total wire length on LAYER METAL3 = 12660 um.
#Total wire length on LAYER METAL4 = 9465 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 5489
#Up-Via Summary (total 5489):
#           
#-----------------------
# METAL1           1854
# METAL2           2630
# METAL3           1005
#-----------------------
#                  5489 
#
#Start routing data preparation on Sat Nov  9 21:40:11 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15596 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2296.32 (MB), peak = 2402.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2298.12 (MB), peak = 2402.11 (MB)
#Data initialization: cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.26 [2]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#    10897 ( 2         pin),   2008 ( 3         pin),   1124 ( 4         pin),
#      386 ( 5         pin),    234 ( 6         pin),    214 ( 7         pin),
#      161 ( 8         pin),    105 ( 9         pin),    146 (10-19      pin),
#       15 (20-29      pin),    101 (30-39      pin),     38 (40-49      pin),
#        3 (50-59      pin),      2 (60-69      pin),      0 (>=2000     pin).
#Total: 15598 nets, 15434 non-trivial nets, 328 fully global routed, 328 clocks,
#       328 nets have layer range, 328 nets have weight,
#       328 nets have avoid detour, 328 nets have priority.
#
#Nets in 1 layer range:
#   (METAL3, ------) :      328 ( 2.1%)
#
#328 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.3 GB --1.71 [2]--
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.55 (MB)
#Total memory = 2327.53 (MB)
#Peak memory = 2402.11 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:00, mem:2.3 GB, peak:2.3 GB --1.77 [2]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 3862
#  Total number of overlap segments     =   17 (  0.4%)
#  Total number of assigned segments    = 1726 ( 44.7%)
#  Total number of shifted segments     =   10 (  0.3%)
#  Average movement of shifted segments =    3.50 tracks
#
#  Total number of overlaps             =    6
#  Total length of overlaps             =   12 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total wire length = 25613 um.
#Total half perimeter of net bounding box = 23175 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 3446 um.
#Total wire length on LAYER METAL3 = 12925 um.
#Total wire length on LAYER METAL4 = 9242 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 5385
#Up-Via Summary (total 5385):
#           
#-----------------------
# METAL1           1854
# METAL2           2625
# METAL3            906
#-----------------------
#                  5385 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 28.93 (MB)
#Total memory = 2318.56 (MB)
#Peak memory = 2402.11 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 2 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   CShort   Totals
#	METAL1        0        0        0
#	METAL2        0        0        0
#	METAL3        2        2        4
#	Totals        2        2        4
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2319.69 (MB), peak = 2417.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 47
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2319.00 (MB), peak = 2417.79 (MB)
#Complete Detail Routing.
#Total wire length = 26985 um.
#Total half perimeter of net bounding box = 23175 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 1443 um.
#Total wire length on LAYER METAL3 = 14296 um.
#Total wire length on LAYER METAL4 = 11247 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 5158
#Up-Via Summary (total 5158):
#           
#-----------------------
# METAL1           1854
# METAL2           1853
# METAL3           1451
#-----------------------
#                  5158 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 0.44 (MB)
#Total memory = 2319.00 (MB)
#Peak memory = 2417.79 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 0.44 (MB)
#Total memory = 2319.00 (MB)
#Peak memory = 2417.79 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:03
#Increased memory = 30.21 (MB)
#Total memory = 2317.54 (MB)
#Peak memory = 2417.79 (MB)
#Number of warnings = 0
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  9 21:40:14 2024
#
#% End globalDetailRoute (date=11/09 21:40:14, total cpu=0:00:05.8, real=0:00:03.0, peak res=2417.8M, current mem=2316.0M)
        NanoRoute done. (took cpu=0:00:05.9 real=0:00:03.3)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 328 net(s)
Set FIXED placed status on 327 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3211.87 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has single uniform track structure
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 10047 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 28804
[NR-eGR] #PG Blockages       : 10047
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 328  Num Prerouted Wires = 7960
[NR-eGR] Read 15450 nets ( ignored 328 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15106
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15106 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.30% H + 0.01% V. EstWL: 6.246716e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2 ( 2)        35( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  METAL3 ( 3)       183( 0.23%)        45( 0.06%)         1( 0.00%)   ( 0.29%) 
[NR-eGR]  METAL4 ( 4)        27( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       245( 0.12%)        45( 0.02%)         1( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.29% H + 0.00% V
[NR-eGR]                 Length (um)    Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  METAL1  (1H)             0   46641 
[NR-eGR]  METAL2  (2V)        146925   59945 
[NR-eGR]  METAL3  (3H)        356787   10357 
[NR-eGR]  METAL4  (4V)        173775       0 
[NR-eGR]  METAL5  (5H)             0       0 
[NR-eGR]  METAL6  (6V)             0       0 
[NR-eGR] ------------------------------------
[NR-eGR]          Total       677487  116943 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 592459um
[NR-eGR] Total length: 677487um, number of vias: 116943
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 0.49 sec, Curr Mem: 3227.36 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.7 real=0:00:00.5)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       329 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=328, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.1 real=0:00:04.3)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'soc_top' of instances=15644 and nets=15598 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design soc_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 3214.363M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=326, i=1, icg=0, dcg=0, l=1, total=328
    sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
    misc counts      : r=1, pp=0
    cell areas       : b=3578.176um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24572.762um^2
    cell capacitance : b=0.376pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.398pF
    sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
    wire capacitance : top=0.000pF, trunk=2.132pF, leaf=2.705pF, total=4.837pF
    wire lengths     : top=0.000um, trunk=12087.260um, leaf=14898.080um, total=26985.340um
    hp wire lengths  : top=0.000um, trunk=11941.120um, leaf=10920.645um, total=22861.765um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=23, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.373ns, 0.138ns, 0.091ns, 0.061ns, 0.040ns, ...]} avg=1.034ns sd=2.339ns sum=23.781ns
    Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.886ns count=132 avg=0.404ns sd=0.220ns min=0.000ns max=0.906ns {92 <= 0.532ns, 25 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 1 <= 0.886ns} {3 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
    Leaf  : target=0.886ns count=197 avg=0.878ns sd=0.876ns min=0.248ns max=9.091ns {7 <= 0.532ns, 45 <= 0.709ns, 67 <= 0.797ns, 30 <= 0.842ns, 28 <= 0.886ns} {11 <= 0.930ns, 1 <= 0.975ns, 2 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFX1: 326 
     Invs: INVX2: 1 
   Logics: pad_in: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/constraint: insertion delay [min=4.456, max=5.123, avg=4.965, sd=0.093], skew [0.667 vs 0.221*], 93.9% {4.876, 5.097} (wid=0.902 ws=0.869) (gid=5.089 gs=0.937)
  Skew group summary after routing clock trees:
    skew_group clk/constraint: insertion delay [min=4.456, max=5.123, avg=4.965, sd=0.093], skew [0.667 vs 0.221*], 93.9% {4.876, 5.097} (wid=0.902 ws=0.869) (gid=5.089 gs=0.937)
  CCOpt::Phase::Routing done. (took cpu=0:00:07.5 real=0:00:04.7)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 329, tested: 329, violation detected: 24, violation ignored (due to small violation): 0, cannot run: 1, attempted: 23, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              3 [13.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
      leaf              20 [87.0%]            0           0            0                    0 (0.0%)          20 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             23 [100.0%]           0           0            0                    0 (0.0%)          23 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 23, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=326, i=1, icg=0, dcg=0, l=1, total=328
        sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
        misc counts      : r=1, pp=0
        cell areas       : b=3578.176um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24572.762um^2
        cell capacitance : b=0.376pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.398pF
        sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
        wire capacitance : top=0.000pF, trunk=2.132pF, leaf=2.705pF, total=4.837pF
        wire lengths     : top=0.000um, trunk=12087.260um, leaf=14898.080um, total=26985.340um
        hp wire lengths  : top=0.000um, trunk=11941.120um, leaf=10920.645um, total=22861.765um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=23, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.373ns, 0.138ns, 0.091ns, 0.061ns, 0.040ns, ...]} avg=1.034ns sd=2.339ns sum=23.781ns
        Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.886ns count=132 avg=0.404ns sd=0.220ns min=0.000ns max=0.906ns {92 <= 0.532ns, 25 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 1 <= 0.886ns} {3 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
        Leaf  : target=0.886ns count=197 avg=0.878ns sd=0.876ns min=0.248ns max=9.091ns {7 <= 0.532ns, 45 <= 0.709ns, 67 <= 0.797ns, 30 <= 0.842ns, 28 <= 0.886ns} {11 <= 0.930ns, 1 <= 0.975ns, 2 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUFX1: 326 
         Invs: INVX2: 1 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint: insertion delay [min=4.456, max=5.123], skew [0.667 vs 0.221*]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint: insertion delay [min=4.456, max=5.123], skew [0.667 vs 0.221*]
      Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 16 fraglets and 18 vertices; 107 variables and 340 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 329, tested: 329, violation detected: 24, violation ignored (due to small violation): 0, cannot run: 1, attempted: 23, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              3 [13.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
      leaf              20 [87.0%]            0           0            0                    0 (0.0%)          20 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             23 [100.0%]           0           0            0                    0 (0.0%)          23 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 23, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=326, i=1, icg=0, dcg=0, l=1, total=328
        sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
        misc counts      : r=1, pp=0
        cell areas       : b=3578.176um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24572.762um^2
        cell capacitance : b=0.376pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.398pF
        sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
        wire capacitance : top=0.000pF, trunk=2.132pF, leaf=2.705pF, total=4.837pF
        wire lengths     : top=0.000um, trunk=12087.260um, leaf=14898.080um, total=26985.340um
        hp wire lengths  : top=0.000um, trunk=11941.120um, leaf=10920.645um, total=22861.765um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=23, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.373ns, 0.138ns, 0.091ns, 0.061ns, 0.040ns, ...]} avg=1.034ns sd=2.339ns sum=23.781ns
        Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.886ns count=132 avg=0.404ns sd=0.220ns min=0.000ns max=0.906ns {92 <= 0.532ns, 25 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 1 <= 0.886ns} {3 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
        Leaf  : target=0.886ns count=197 avg=0.878ns sd=0.876ns min=0.248ns max=9.091ns {7 <= 0.532ns, 45 <= 0.709ns, 67 <= 0.797ns, 30 <= 0.842ns, 28 <= 0.886ns} {11 <= 0.930ns, 1 <= 0.975ns, 2 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUFX1: 326 
         Invs: INVX2: 1 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint: insertion delay [min=4.456, max=5.123], skew [0.667 vs 0.221*]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint: insertion delay [min=4.456, max=5.123], skew [0.667 vs 0.221*]
      Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 24 buffers and inverters.
    success count. Default: 0, QS: 2, QD: 10, FS: 2, MQS: 0
    CCOpt-PostConditioning: nets considered: 329, nets tested: 329, nets violation detected: 24, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 24, nets unsuccessful: 10, buffered: 14
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=350, i=1, icg=0, dcg=0, l=1, total=352
      sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
      misc counts      : r=1, pp=0
      cell areas       : b=3841.600um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24836.186um^2
      cell capacitance : b=0.403pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.425pF
      sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
      wire capacitance : top=0.000pF, trunk=2.176pF, leaf=2.703pF, total=4.879pF
      wire lengths     : top=0.000um, trunk=12211.490um, leaf=14773.850um, total=26985.340um
      hp wire lengths  : top=0.000um, trunk=12127.040um, leaf=10985.045um, total=23112.085um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=9, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.378ns, 0.091ns, 0.020ns, 0.007ns]} avg=2.593ns sd=3.248ns sum=23.336ns
      Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.886ns count=144 avg=0.383ns sd=0.217ns min=0.000ns max=0.906ns {104 <= 0.532ns, 26 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
      Leaf  : target=0.886ns count=209 avg=0.829ns sd=0.863ns min=0.116ns max=9.091ns {21 <= 0.532ns, 51 <= 0.709ns, 70 <= 0.797ns, 31 <= 0.842ns, 28 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUFX1: 350 
       Invs: INVX2: 1 
     Logics: pad_in: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint: insertion delay [min=4.307, max=5.173, avg=4.979, sd=0.105], skew [0.866 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.119 gs=0.967)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint: insertion delay [min=4.307, max=5.173, avg=4.979, sd=0.105], skew [0.866 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.119 gs=0.967)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              9 [81.8%]            0           0            0                    0 (0.0%)           9 (100.0%)
      leaf               2 [18.2%]            0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             11 [100.0%]           0           0            0                    0 (0.0%)          11 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 11, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=350, i=1, icg=0, dcg=0, l=1, total=352
        sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
        misc counts      : r=1, pp=0
        cell areas       : b=3841.600um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24836.186um^2
        cell capacitance : b=0.403pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.425pF
        sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
        wire capacitance : top=0.000pF, trunk=2.176pF, leaf=2.703pF, total=4.879pF
        wire lengths     : top=0.000um, trunk=12211.490um, leaf=14773.850um, total=26985.340um
        hp wire lengths  : top=0.000um, trunk=12127.040um, leaf=10985.045um, total=23112.085um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=9, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.378ns, 0.091ns, 0.020ns, 0.007ns]} avg=2.593ns sd=3.248ns sum=23.336ns
        Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.886ns count=144 avg=0.383ns sd=0.217ns min=0.000ns max=0.906ns {104 <= 0.532ns, 26 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
        Leaf  : target=0.886ns count=209 avg=0.829ns sd=0.863ns min=0.116ns max=9.091ns {21 <= 0.532ns, 51 <= 0.709ns, 70 <= 0.797ns, 31 <= 0.842ns, 28 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUFX1: 350 
         Invs: INVX2: 1 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint: insertion delay [min=4.307, max=5.173, avg=4.979, sd=0.105], skew [0.866 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.119 gs=0.967)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint: insertion delay [min=4.307, max=5.173, avg=4.979, sd=0.105], skew [0.866 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.119 gs=0.967)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 352 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:20:23 mem=3214.2M) ***
Total net bbox length = 5.927e+05 (3.181e+05 2.746e+05) (ext = 1.297e+04)
Move report: Detail placement moves 16 insts, mean move: 2.56 um, max move: 7.84 um 
	Max move on inst (soc/g122452): (418.56, 752.32) --> (422.48, 748.40)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3222.4MB
Summary Report:
Instances move: 16 (out of 15320 movable)
Instances flipped: 0
Mean displacement: 2.56 um
Max displacement: 7.84 um (Instance: soc/g122452) (418.56, 752.32) -> (422.48, 748.4)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
Total net bbox length = 5.928e+05 (3.181e+05 2.746e+05) (ext = 1.297e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3222.4MB
*** Finished refinePlace (0:20:23 mem=3222.4M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1556).
    Restoring pStatusCts on 352 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.3)
  PostConditioning done.
Net route status summary:
  Clock:       353 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=352, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=350, i=1, icg=0, dcg=0, l=1, total=352
    sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
    misc counts      : r=1, pp=0
    cell areas       : b=3841.600um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24836.186um^2
    cell capacitance : b=0.403pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.425pF
    sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
    wire capacitance : top=0.000pF, trunk=2.178pF, leaf=2.704pF, total=4.882pF
    wire lengths     : top=0.000um, trunk=12322.590um, leaf=14880.000um, total=27202.590um
    hp wire lengths  : top=0.000um, trunk=12127.040um, leaf=10985.045um, total=23112.085um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=9, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.378ns, 0.091ns, 0.020ns, 0.007ns]} avg=2.593ns sd=3.248ns sum=23.336ns
    Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.886ns count=144 avg=0.383ns sd=0.216ns min=0.000ns max=0.906ns {104 <= 0.532ns, 26 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
    Leaf  : target=0.886ns count=209 avg=0.830ns sd=0.863ns min=0.118ns max=9.091ns {21 <= 0.532ns, 51 <= 0.709ns, 70 <= 0.797ns, 31 <= 0.842ns, 28 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUFX1: 350 
     Invs: INVX2: 1 
   Logics: pad_in: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/constraint: insertion delay [min=4.309, max=5.174, avg=4.980, sd=0.105], skew [0.864 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.121 gs=0.969)
  Skew group summary after post-conditioning:
    skew_group clk/constraint: insertion delay [min=4.309, max=5.174, avg=4.980, sd=0.105], skew [0.864 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.121 gs=0.969)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.2 real=0:00:01.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                 Count    Area         Capacitance
  -----------------------------------------------------------
  Buffers                    350      3841.600       0.403
  Inverters                    1         6.586       0.002
  Integrated Clock Gates       0         0.000       0.000
  Discrete Clock Gates         0         0.000       0.000
  Clock Logic                  1     20988.000       1.019
  All                        352     24836.186       1.425
  -----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1206
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1206
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     12322.590
  Leaf      14880.000
  Total     27202.590
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk      12127.040
  Leaf       10985.045
  Total      23112.085
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    1.423    2.178     3.601
  Leaf     4.773    2.704     7.477
  Total    6.196    4.882    11.078
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  4.771     0.004       0.012      0.003    0.283
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum       Top 10 violations
  -------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         9       2.593       3.248      23.336    [8.205, 8.061, 2.182, 1.990, 1.403, 1.378, 0.091, 0.020, 0.007]
  Capacitance             pF         1       1.020       0.000       1.020    [1.020]
  -------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.886      144      0.383       0.216      0.000    0.906    {104 <= 0.532ns, 26 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 2 <= 0.886ns}      {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
  Leaf        0.886      209      0.830       0.863      0.118    9.091    {21 <= 0.532ns, 51 <= 0.709ns, 70 <= 0.797ns, 31 <= 0.842ns, 28 <= 0.886ns}    {1 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name      Type        Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  BUFX1     buffer       350      3841.600
  INVX2     inverter       1         6.586
  pad_in    logic          1     20988.000
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    4.309     5.174     0.864      0.221*         0.869           0.001           4.980        0.105     90.6% {4.899, 5.120}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    4.309     5.174     0.864      0.221*         0.869           0.001           4.980        0.105     90.6% {4.899, 5.120}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  -------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min/Max    Delay    Pin
  -------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    Min        4.309    soc/soc_cpu_timer_reg[0]/CLK
  wc:setup.late    clk/constraint    Max        5.174    soc/soc_cpu_cpuregs_reg_1/CLKB
  -------------------------------------------------------------------------------------
  
  
  Found a total of 33 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  -------------------------------------------------------------------------------------------------------
  wc:setup.late    8.205    0.886    9.091    N      N      auto computed  soc/soc_memory_sram_1/CLK
  wc:setup.late    8.061    0.886    8.947    N      N      auto computed  soc/soc_memory_sram_2/CLK
  wc:setup.late    5.192    0.886    6.078    N      N      auto computed  soc/CTS_ccl_a_buf_00740/Z
  wc:setup.late    5.189    0.886    6.075    N      N      auto computed  soc/CTS_ccl_a_buf_00739/Z
  wc:setup.late    2.182    0.886    3.068    N      N      auto computed  soc/soc_cpu_cpuregs_reg_2/CLKA
  wc:setup.late    1.990    0.886    2.876    N      N      auto computed  soc/soc_cpu_cpuregs_reg_1/CLKA
  wc:setup.late    1.403    0.886    2.288    N      N      auto computed  soc/soc_cpu_cpuregs_reg_2/CLKB
  wc:setup.late    1.378    0.886    2.264    N      N      auto computed  soc/soc_cpu_cpuregs_reg_1/CLKB
  wc:setup.late    1.089    0.886    1.976    N      N      auto computed  soc/CTS_ccl_a_buf_00741/Z
  wc:setup.late    1.066    0.886    1.952    N      N      auto computed  soc/CTS_cdb_buf_00975/Z
  -------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: soc_top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=4364.41)
Total number of fetched objects 15478
Total number of fetched objects 15478
End delay calculation. (MEM=4440.41 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4440.41 CPU=0:00:01.0 REAL=0:00:00.0)
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 4.97806
	 Executing: set_clock_latency -source -early -max -rise -4.97806 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 4.97806
	 Executing: set_clock_latency -source -late -max -rise -4.97806 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 4.4029
	 Executing: set_clock_latency -source -early -max -fall -4.4029 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 4.4029
	 Executing: set_clock_latency -source -late -max -fall -4.4029 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 2.13134
	 Executing: set_clock_latency -source -early -min -rise -2.13134 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 2.13134
	 Executing: set_clock_latency -source -late -min -rise -2.13134 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 2.07974
	 Executing: set_clock_latency -source -early -min -fall -2.07974 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 2.07974
	 Executing: set_clock_latency -source -late -min -fall -2.07974 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:02.5 real=0:00:01.6)
Clock DAG stats after update timingGraph:
  cell counts      : b=350, i=1, icg=0, dcg=0, l=1, total=352
  sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
  misc counts      : r=1, pp=0
  cell areas       : b=3841.600um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24836.186um^2
  cell capacitance : b=0.403pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.425pF
  sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
  wire capacitance : top=0.000pF, trunk=2.178pF, leaf=2.704pF, total=4.882pF
  wire lengths     : top=0.000um, trunk=12322.590um, leaf=14880.000um, total=27202.590um
  hp wire lengths  : top=0.000um, trunk=12127.040um, leaf=10985.045um, total=23112.085um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=9, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.378ns, 0.091ns, 0.020ns, 0.007ns]} avg=2.593ns sd=3.248ns sum=23.336ns
  Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.886ns count=144 avg=0.383ns sd=0.216ns min=0.000ns max=0.906ns {104 <= 0.532ns, 26 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
  Leaf  : target=0.886ns count=209 avg=0.830ns sd=0.863ns min=0.118ns max=9.091ns {21 <= 0.532ns, 51 <= 0.709ns, 70 <= 0.797ns, 31 <= 0.842ns, 28 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUFX1: 350 
   Invs: INVX2: 1 
 Logics: pad_in: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/constraint: insertion delay [min=4.309, max=5.174, avg=4.980, sd=0.105], skew [0.864 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.121 gs=0.969)
Skew group summary after update timingGraph:
  skew_group clk/constraint: insertion delay [min=4.309, max=5.174, avg=4.980, sd=0.105], skew [0.864 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.121 gs=0.969)
Logging CTS constraint violations...
  Clock tree clk has 1 max_capacitance violation and 9 slew violations.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (42.000,884.295), in power domain auto-default. Achieved capacitance of 1.020pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00740 (a lib_cell BUFX1) at (882.240,1042.400), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_memory_sram_1/CLK with a slew time target of 0.886ns. Achieved a slew time of 9.091ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00739 (a lib_cell BUFX1) at (811.120,489.680), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_memory_sram_2/CLK with a slew time target of 0.886ns. Achieved a slew time of 8.947ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00741 (a lib_cell BUFX1) at (400.080,956.160), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_2/CLKA with a slew time target of 0.886ns. Achieved a slew time of 3.068ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_cdb_buf_00975 (a lib_cell BUFX1) at (383.280,724.880), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_1/CLKA with a slew time target of 0.886ns. Achieved a slew time of 2.876ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00742 (a lib_cell BUFX1) at (431.440,795.440), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_2/CLKB with a slew time target of 0.886ns. Achieved a slew time of 2.288ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00744 (a lib_cell BUFX1) at (431.440,568.080), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_1/CLKB with a slew time target of 0.886ns. Achieved a slew time of 2.264ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 9 slew violations below cell soc/CTS_ccl_a_buf_00583 (a lib_cell BUFX1) at (939.360,560.240), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/CTS_ccl_a_buf_00583/Z with a slew time target of 0.886ns. Achieved a slew time of 0.977ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00792 (a lib_cell BUFX1) at (538.960,885.600), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/CTS_ccl_a_buf_00792/Z with a slew time target of 0.886ns. Achieved a slew time of 0.906ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 10 slew violations below cell soc/CTS_ccl_a_buf_00705 (a lib_cell BUFX1) at (964.560,775.840), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/CTS_ccl_a_buf_00705/Z with a slew time target of 0.886ns. Achieved a slew time of 0.893ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.221ns for skew group clk/constraint in half corner wc:setup.late. Achieved skew of 0.864ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.5 real=0:00:01.7)
Runtime done. (took cpu=0:00:33.0 real=0:00:24.8)
Runtime Summary
===============
Clock Runtime:  (61%) Core CTS          15.20 (Init 0.95, Construction 2.95, Implementation 9.13, eGRPC 0.63, PostConditioning 0.75, Other 0.79)
Clock Runtime:  (25%) CTS services       6.23 (RefinePlace 1.35, EarlyGlobalClock 1.02, NanoRoute 3.29, ExtractRC 0.58, TimingAnalysis 0.00)
Clock Runtime:  (13%) Other CTS          3.35 (Init 0.69, CongRepair/EGR-DP 1.03, TimingUpdate 1.63, Other 0.00)
Clock Runtime: (100%) Total             24.79

*** CTS #1 [finish] (ccopt_design #2) : cpu/real = 0:00:32.8/0:00:24.7 (1.3), totSession cpu/real = 0:20:26.0/2:21:09.9 (0.1), mem = 4411.7M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. Cl...
WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1007        9  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 44 warning(s), 0 error(s)

*** ccopt_design #2 [finish] : cpu/real = 0:00:33.0/0:00:24.9 (1.3), totSession cpu/real = 0:20:26.0/2:21:09.9 (0.1), mem = 4411.7M
<CMD> saveDesign DBS/soc_top-cts.enc
#% Begin save design ... (date=11/09 21:40:18, mem=2288.3M)
% Begin Save ccopt configuration ... (date=11/09 21:40:18, mem=2288.3M)
% End Save ccopt configuration ... (date=11/09 21:40:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=2288.8M, current mem=2288.8M)
% Begin Save netlist data ... (date=11/09 21:40:18, mem=2288.9M)
Writing Binary DB to DBS/soc_top-cts.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/09 21:40:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=2289.6M, current mem=2289.6M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-cts.enc.dat.tmp/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:40:18, mem=2289.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 21:40:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2289.6M, current mem=2289.6M)
Saving preference file DBS/soc_top-cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:40:19, mem=2289.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:40:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=2289.9M, current mem=2289.9M)
Saving PG file DBS/soc_top-cts.enc.dat.tmp/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:40:19 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3200.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/09 21:40:20, mem=2290.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:40:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=2290.2M, current mem=2290.2M)
% Begin Save routing data ... (date=11/09 21:40:20, mem=2290.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3200.2M) ***
% End Save routing data ... (date=11/09 21:40:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=2290.3M, current mem=2290.3M)
Saving property file DBS/soc_top-cts.enc.dat.tmp/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3203.2M) ***
#Saving pin access data to file DBS/soc_top-cts.enc.dat.tmp/soc_top.apa ...
#
% Begin Save power constraints data ... (date=11/09 21:40:20, mem=2290.3M)
% End Save power constraints data ... (date=11/09 21:40:20, total cpu=0:00:00.0, real=0:00:01.0, peak res=2290.3M, current mem=2290.3M)
wc bc
Generated self-contained design soc_top-cts.enc.dat.tmp
#% End save design ... (date=11/09 21:40:22, total cpu=0:00:01.1, real=0:00:04.0, peak res=2290.3M, current mem=2289.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDesignMode -topRoutingLayer 4
<CMD> setNanoRouteMode -routeWithTimingDriven true -routeTdrEffort 5 -routeWithSiDriven true -drouteFixAntenna true -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA -routeInsertDiodeForClockNets true
<CMD> routeDesign -globalDetail -wireOpt -viaOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2289.29 (MB), peak = 2417.79 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -drouteFixAntenna              true
setNanoRouteMode -routeAntennaCellName          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode       true
setNanoRouteMode -routeInsertDiodeForClockNets  true
setNanoRouteMode -routeTdrEffort                5
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setDesignMode -bottomRoutingLayer               2
setDesignMode -process                          180
setDesignMode -topRoutingLayer                  4
setExtractRCMode -coupling_c_th                 3
setExtractRCMode -engine                        preRoute
setExtractRCMode -relative_c_th                 0.03
setExtractRCMode -total_c_th                    5
setDelayCalMode -ignoreNetLoad                  false
setSIMode -separate_delta_delay_on_data         true

#wc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3200.2M, init mem=3216.2M)
*info: Placed = 15324          (Fixed = 355)
*info: Unplaced = 0           
Placement Density:46.57%(248001/532569)
Placement Density (including fixed std cells):46.57%(248001/532569)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3216.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (352) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3216.2M) ***

globalDetailRoute

#Start globalDetailRoute on Sat Nov  9 21:40:22 2024
#
#Generating timing data, please wait...
#15474 total nets, 15459 already routed, 15459 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 15478
End delay calculation. (MEM=3299.82 CPU=0:00:01.7 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2283.11 (MB), peak = 2417.79 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1696.72000 1536.56000 ).
#WARNING (NRDB-856)   around ( 42.00050 884.29500 ) of NET clk on LAYER METAL6 is off X minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 42.00050 884.29500 ) of NET clk on LAYER METAL5 is off X minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 42.00050 884.29500 ) of NET clk on LAYER METAL4 is off X minimum feature grid (0.00500).
#num needed restored net=0
#need_extraction net=0 (total=15622)
#Start reading timing information from file .timing_file_4732.tif.gz ...
#Read in timing information for 16 ports, 15346 instances from timing file .timing_file_4732.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 164 (skipped).
#Total number of routable nets = 15458.
#Total number of nets in the design = 15622.
#15144 routable nets do not have any wires.
#314 routable nets have routed wires.
#15144 nets will be global routed.
#38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#314 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 2 threads.
#Start routing data preparation on Sat Nov  9 21:40:25 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15620 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2290.60 (MB), peak = 2417.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer METAL2's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2292.40 (MB), peak = 2417.79 (MB)
#
#Finished routing data preparation on Sat Nov  9 21:40:26 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.52 (MB)
#Total memory = 2292.40 (MB)
#Peak memory = 2417.79 (MB)
#
#
#Start global routing on Sat Nov  9 21:40:26 2024
#
#
#Start global routing initialization on Sat Nov  9 21:40:26 2024
#
#Number of eco nets is 39
#
#Start global routing data preparation on Sat Nov  9 21:40:26 2024
#
#Start routing resource analysis on Sat Nov  9 21:40:26 2024
#
#Routing resource analysis is done on Sat Nov  9 21:40:26 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL2         V         820        2209       20687    65.16%
#  METAL3         H        1123        1620       20687    53.38%
#  METAL4         V         984        2045       20687    62.97%
#  --------------------------------------------------------------
#  Total                   2928      66.49%       62061    60.50%
#
#
#
#
#Global routing data preparation is done on Sat Nov  9 21:40:26 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.86 (MB), peak = 2417.79 (MB)
#
#
#Global routing initialization is done on Sat Nov  9 21:40:26 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.86 (MB), peak = 2417.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2309.44 (MB), peak = 2417.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2314.07 (MB), peak = 2417.79 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2314.81 (MB), peak = 2417.79 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2314.66 (MB), peak = 2417.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 164 (skipped).
#Total number of routable nets = 15458.
#Total number of nets in the design = 15622.
#
#15458 routable nets have routed wires.
#38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#314 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default           38           15106  
#------------------------------------------
#        Total           38           15106  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default          352           15106  
#------------------------------------------
#        Total          352           15106  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
#  --------------------------------------------------------------------------
#  METAL2      288(3.95%)    153(2.10%)     19(0.26%)      3(0.04%)   (6.35%)
#  METAL3      115(1.15%)      7(0.07%)      0(0.00%)      0(0.00%)   (1.22%)
#  METAL4        5(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#  --------------------------------------------------------------------------
#     Total    408(1.63%)    160(0.64%)     19(0.08%)      3(0.01%)   (2.36%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
#  Overflow after GR: 0.49% H + 1.87% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   METAL1(H)    |             10.44 |            171.33 |   580.15   548.79   627.20   580.15 |
[hotspot] |   METAL2(V)    |             56.11 |            238.33 |   642.88   689.91   815.36   862.39 |
[hotspot] |   METAL3(H)    |             16.44 |             46.00 |   658.56   721.27   689.91   878.08 |
[hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (METAL2)    56.11 | (METAL2)   238.33 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |             20.44 |             90.89 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 20.44/90.89 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   658.56   705.60   705.60   878.08 |       20.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   658.56   893.75   705.60  1019.20 |       16.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   878.08   674.24   925.12   752.63 |        9.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   768.32   736.96   815.36   799.68 |        8.22   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   878.08   768.32   925.12   815.36 |        6.33   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total wire length = 666617 um.
#Total half perimeter of net bounding box = 629626 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 121929 um.
#Total wire length on LAYER METAL3 = 345127 um.
#Total wire length on LAYER METAL4 = 199561 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 71177
#Up-Via Summary (total 71177):
#           
#-----------------------
# METAL1          40860
# METAL2          22134
# METAL3           8183
#-----------------------
#                 71177 
#
#Max overcon = 11 tracks.
#Total overcon = 2.36%.
#Worst layer Gcell overcon rate = 1.22%.
#
#Global routing statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:08
#Increased memory = 20.77 (MB)
#Total memory = 2313.16 (MB)
#Peak memory = 2417.79 (MB)
#
#Finished global routing on Sat Nov  9 21:40:34 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2311.89 (MB), peak = 2417.79 (MB)
#Start Track Assignment.
#Done with 13409 horizontal wires in 5 hboxes and 13930 vertical wires in 5 hboxes.
#Done with 3636 horizontal wires in 5 hboxes and 2908 vertical wires in 5 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL2    117458.06 	  0.47%  	  0.00% 	  0.43%
# METAL3    326935.22 	  0.11%  	  0.00% 	  0.04%
# METAL4    185617.38 	  7.40%  	  7.38% 	  7.38%
#------------------------------------------------------------------------
# All      630010.66  	  2.33% 	  2.17% 	  7.38%
#Complete Track Assignment.
#Total wire length = 654881 um.
#Total half perimeter of net bounding box = 629626 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 117543 um.
#Total wire length on LAYER METAL3 = 340654 um.
#Total wire length on LAYER METAL4 = 196684 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 71177
#Up-Via Summary (total 71177):
#           
#-----------------------
# METAL1          40860
# METAL2          22134
# METAL3           8183
#-----------------------
#                 71177 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2311.94 (MB), peak = 2417.79 (MB)
#
#number of short segments in preferred routing layers
#	METAL3    METAL4    Total 
#	6         5         11        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 25.32 (MB)
#Total memory = 2312.19 (MB)
#Peak memory = 2417.79 (MB)
#Using multithreading with 2 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 49
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   Totals
#	METAL1        0        0        0        0        0
#	METAL2        9        1       27        5       42
#	METAL3        1        0        4        1        6
#	METAL4        0        0        1        0        1
#	Totals       10        1       32        6       49
#40 out of 15668 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.0%.
#1.7% of the total area is being checked for drcs
#1.7% of the total area was checked
#   number of violations = 49
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   Totals
#	METAL1        0        0        0        0        0
#	METAL2        9        1       27        5       42
#	METAL3        1        0        4        1        6
#	METAL4        0        0        1        0        1
#	Totals       10        1       32        6       49
#cpu time = 00:01:20, elapsed time = 00:00:40, memory = 2331.09 (MB), peak = 2788.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	METAL1        0        0        0        0
#	METAL2        3       17        0       20
#	METAL3        0        0        2        2
#	METAL4        0        1        0        1
#	Totals        3       18        2       23
#    number of process antenna violations = 1482
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2329.39 (MB), peak = 2788.21 (MB)
#start 2nd optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	METAL1        0        0        0        0
#	METAL2       14        5        0       19
#	METAL3        1        0        3        4
#	METAL4        0        1        0        1
#	Totals       15        6        3       24
#    number of process antenna violations = 1482
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2328.70 (MB), peak = 2788.21 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1479
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2328.13 (MB), peak = 2788.21 (MB)
#Complete Detail Routing.
#Total wire length = 692521 um.
#Total half perimeter of net bounding box = 629626 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 170074 um.
#Total wire length on LAYER METAL3 = 338997 um.
#Total wire length on LAYER METAL4 = 183449 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 87834
#Up-Via Summary (total 87834):
#           
#-----------------------
# METAL1          46766
# METAL2          32243
# METAL3           8825
#-----------------------
#                 87834 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:28
#Elapsed time = 00:00:44
#Increased memory = 15.82 (MB)
#Total memory = 2328.02 (MB)
#Peak memory = 2788.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2328.97 (MB), peak = 2788.21 (MB)
#
#Total wire length = 693379 um.
#Total half perimeter of net bounding box = 629626 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 168804 um.
#Total wire length on LAYER METAL3 = 339003 um.
#Total wire length on LAYER METAL4 = 185573 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 89902
#Up-Via Summary (total 89902):
#           
#-----------------------
# METAL1          46766
# METAL2          32389
# METAL3          10747
#-----------------------
#                 89902 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 109
#Total number of net violated process antenna rule = 91
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list2'.
#
# ** Added 140 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 19.065 microns
#    Mean (X+Y): 2.577 microns
#
# 140 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2328.57 (MB), peak = 2788.21 (MB)
#
#Total wire length = 693708 um.
#Total half perimeter of net bounding box = 629826 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 168710 um.
#Total wire length on LAYER METAL3 = 339091 um.
#Total wire length on LAYER METAL4 = 185908 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 90165
#Up-Via Summary (total 90165):
#           
#-----------------------
# METAL1          46906
# METAL2          32478
# METAL3          10781
#-----------------------
#                 90165 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 43
#Total number of net violated process antenna rule = 40
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:23, elapsed time = 00:00:13, memory = 2331.29 (MB), peak = 2788.21 (MB)
#Total wire length = 692313 um.
#Total half perimeter of net bounding box = 629826 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 177592 um.
#Total wire length on LAYER METAL3 = 340746 um.
#Total wire length on LAYER METAL4 = 173976 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 90774
#Up-Via Summary (total 90774):
#           
#-----------------------
# METAL1          46906
# METAL2          33078
# METAL3          10790
#-----------------------
#                 90774 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#Total number of net violated process antenna rule = 2
#
#
#Total wire length = 692313 um.
#Total half perimeter of net bounding box = 629826 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 177592 um.
#Total wire length on LAYER METAL3 = 340746 um.
#Total wire length on LAYER METAL4 = 173976 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 90774
#Up-Via Summary (total 90774):
#           
#-----------------------
# METAL1          46906
# METAL2          33078
# METAL3          10790
#-----------------------
#                 90774 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#Total number of net violated process antenna rule = 2
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2330.69 (MB), peak = 2788.21 (MB)
#CELL_VIEW soc_top,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#Total number of net violated process antenna rule = 2
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov  9 21:41:52 2024
#
#
#Start Post Route Wire Spread.
#Done with 5822 horizontal wires in 9 hboxes and 3897 vertical wires in 10 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 701793 um.
#Total half perimeter of net bounding box = 629826 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178920 um.
#Total wire length on LAYER METAL3 = 346244 um.
#Total wire length on LAYER METAL4 = 176629 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 90774
#Up-Via Summary (total 90774):
#           
#-----------------------
# METAL1          46906
# METAL2          33078
# METAL3          10790
#-----------------------
#                 90774 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:04, memory = 2330.09 (MB), peak = 2788.21 (MB)
#CELL_VIEW soc_top,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#Total number of net violated process antenna rule = 2
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2330.23 (MB), peak = 2788.21 (MB)
#CELL_VIEW soc_top,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 7
#Total number of net violated process antenna rule = 7
#Post Route wire spread is done.
#Total wire length = 701793 um.
#Total half perimeter of net bounding box = 629826 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178920 um.
#Total wire length on LAYER METAL3 = 346244 um.
#Total wire length on LAYER METAL4 = 176629 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 90774
#Up-Via Summary (total 90774):
#           
#-----------------------
# METAL1          46906
# METAL2          33078
# METAL3          10790
#-----------------------
#                 90774 
#
#detailRoute Statistics:
#Cpu time = 00:02:34
#Elapsed time = 00:01:20
#Increased memory = 18.04 (MB)
#Total memory = 2330.23 (MB)
#Peak memory = 2788.21 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:02:52
#Elapsed time = 00:01:36
#Increased memory = 34.08 (MB)
#Total memory = 2323.57 (MB)
#Peak memory = 2788.21 (MB)
#Number of warnings = 5
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  9 21:41:58 2024
#
#Default setup view is reset to wc.

detailRoute

#Start detailRoute on Sat Nov  9 21:41:58 2024
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=15622)
#Start reading timing information from file .timing_file_4732.tif.gz ...
#Read in timing information for 16 ports, 15346 instances from timing file .timing_file_4732.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Using multithreading with 2 threads.
#Start routing data preparation on Sat Nov  9 21:41:58 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15620 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2317.58 (MB), peak = 2788.21 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer METAL2's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2319.31 (MB), peak = 2788.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2319.86 (MB), peak = 2788.21 (MB)
#Complete Detail Routing.
#Total wire length = 701793 um.
#Total half perimeter of net bounding box = 629658 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178920 um.
#Total wire length on LAYER METAL3 = 346244 um.
#Total wire length on LAYER METAL4 = 176629 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 90774
#Up-Via Summary (total 90774):
#           
#-----------------------
# METAL1          46906
# METAL2          33078
# METAL3          10790
#-----------------------
#                 90774 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.73 (MB)
#Total memory = 2319.98 (MB)
#Peak memory = 2788.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2320.20 (MB), peak = 2788.21 (MB)
#
#Total wire length = 701821 um.
#Total half perimeter of net bounding box = 629658 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178920 um.
#Total wire length on LAYER METAL3 = 346244 um.
#Total wire length on LAYER METAL4 = 176657 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 90788
#Up-Via Summary (total 90788):
#           
#-----------------------
# METAL1          46906
# METAL2          33078
# METAL3          10804
#-----------------------
#                 90788 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 4
#Total number of net violated process antenna rule = 4
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list3'.
#
# ** Added 5 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 4.623 microns
#    Mean (X+Y): 1.302 microns
#
# 5 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2320.42 (MB), peak = 2788.21 (MB)
#
#Total wire length = 701834 um.
#Total half perimeter of net bounding box = 629666 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178915 um.
#Total wire length on LAYER METAL3 = 346244 um.
#Total wire length on LAYER METAL4 = 176675 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 90802
#Up-Via Summary (total 90802):
#           
#-----------------------
# METAL1          46911
# METAL2          33081
# METAL3          10810
#-----------------------
#                 90802 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2320.68 (MB), peak = 2788.21 (MB)
#Total wire length = 701834 um.
#Total half perimeter of net bounding box = 629666 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178915 um.
#Total wire length on LAYER METAL3 = 346244 um.
#Total wire length on LAYER METAL4 = 176675 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 90802
#Up-Via Summary (total 90802):
#           
#-----------------------
# METAL1          46911
# METAL2          33081
# METAL3          10810
#-----------------------
#                 90802 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#
#Total wire length = 701834 um.
#Total half perimeter of net bounding box = 629666 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 178915 um.
#Total wire length on LAYER METAL3 = 346244 um.
#Total wire length on LAYER METAL4 = 176675 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 90802
#Up-Via Summary (total 90802):
#           
#-----------------------
# METAL1          46911
# METAL2          33081
# METAL3          10810
#-----------------------
#                 90802 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:09
#Increased memory = -7.30 (MB)
#Total memory = 2313.07 (MB)
#Peak memory = 2788.21 (MB)
#Number of warnings = 0
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sat Nov  9 21:42:07 2024
#
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:03:08, elapsed time = 00:01:45, memory = 2312.06 (MB), peak = 2788.21 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

All 15474 nets 47198 terms of cell soc_top are properly connected
<CMD> saveDesign DBS/soc_top-routed.enc
#% Begin save design ... (date=11/09 21:42:07, mem=2312.1M)
% Begin Save ccopt configuration ... (date=11/09 21:42:07, mem=2312.1M)
% End Save ccopt configuration ... (date=11/09 21:42:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2312.6M, current mem=2312.6M)
% Begin Save netlist data ... (date=11/09 21:42:07, mem=2312.6M)
Writing Binary DB to DBS/soc_top-routed.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/09 21:42:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2312.6M, current mem=2312.6M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-routed.enc.dat.tmp/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:42:08, mem=2313.0M)
Saving AAE Data ...
AAE DB initialization (MEM=3255.17 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=11/09 21:42:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2316.3M, current mem=2316.3M)
Saving preference file DBS/soc_top-routed.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:42:08, mem=2313.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:42:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2313.4M, current mem=2313.4M)
Saving PG file DBS/soc_top-routed.enc.dat.tmp/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:42:09 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3252.7M) ***
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/09 21:42:09, mem=2313.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:42:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2313.9M, current mem=2313.9M)
% Begin Save routing data ... (date=11/09 21:42:09, mem=2313.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=3252.7M) ***
% End Save routing data ... (date=11/09 21:42:10, total cpu=0:00:00.2, real=0:00:01.0, peak res=2314.1M, current mem=2314.1M)
Saving property file DBS/soc_top-routed.enc.dat.tmp/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3255.7M) ***
#Saving pin access data to file DBS/soc_top-routed.enc.dat.tmp/soc_top.apa ...
#
% Begin Save power constraints data ... (date=11/09 21:42:10, mem=2314.1M)
% End Save power constraints data ... (date=11/09 21:42:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2314.1M, current mem=2314.1M)
wc bc
Generated self-contained design soc_top-routed.enc.dat.tmp
#% End save design ... (date=11/09 21:42:11, total cpu=0:00:01.2, real=0:00:04.0, peak res=2316.3M, current mem=2314.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addFiller -cell {FILL32 FILL16 FILL8 FILL4 FILL2 FILL1} -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1291 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 1314 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 2677 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 5517 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 8050 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 7422 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 26271 filler insts added - prefix FILLER (CPU: 0:00:01.3).
For 26271 new insts, <CMD> setDrawView place
<CMD> saveDesign DBS/soc_top-filled.enc
#% Begin save design ... (date=11/09 21:42:12, mem=2318.1M)
% Begin Save ccopt configuration ... (date=11/09 21:42:12, mem=2318.1M)
% End Save ccopt configuration ... (date=11/09 21:42:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2318.3M, current mem=2318.3M)
% Begin Save netlist data ... (date=11/09 21:42:13, mem=2318.3M)
Writing Binary DB to DBS/soc_top-filled.enc.dat/vbin/soc_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/09 21:42:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2318.4M, current mem=2318.4M)
Saving symbol-table file ...
Saving congestion map file DBS/soc_top-filled.enc.dat/soc_top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 21:42:13, mem=2318.4M)
Saving AAE Data ...
% End Save AAE data ... (date=11/09 21:42:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2318.4M, current mem=2318.4M)
Saving preference file DBS/soc_top-filled.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 21:42:14, mem=2318.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/09 21:42:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=2318.9M, current mem=2318.9M)
Saving PG file DBS/soc_top-filled.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:42:14 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3249.9M) ***
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/09 21:42:15, mem=2319.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 21:42:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=2319.1M, current mem=2319.1M)
% Begin Save routing data ... (date=11/09 21:42:15, mem=2319.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3249.9M) ***
% End Save routing data ... (date=11/09 21:42:15, total cpu=0:00:00.2, real=0:00:00.0, peak res=2319.3M, current mem=2319.3M)
Saving property file DBS/soc_top-filled.enc.dat/soc_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3252.9M) ***
#Saving pin access data to file DBS/soc_top-filled.enc.dat/soc_top.apa ...
#
% Begin Save power constraints data ... (date=11/09 21:42:16, mem=2319.3M)
% End Save power constraints data ... (date=11/09 21:42:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2319.3M, current mem=2319.3M)
wc bc
Generated self-contained design soc_top-filled.enc.dat
#% End save design ... (date=11/09 21:42:16, total cpu=0:00:01.2, real=0:00:04.0, peak res=2319.6M, current mem=2319.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyConnectivity -type all -report ./RPT/connectivity.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Nov  9 21:42:16 2024

Design Name: soc_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1696.7200, 1536.5600)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 2 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Nov  9 21:42:17 2024
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.000M)

 *** Starting Verify Geometry (MEM: 3249.9) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
Multi-CPU acceleration using 2 CPU(s).
<CMD> saveDrc /tmp/innovus_temp_4732_lnissrv4_u1500738_Zyg4BO/vergQTmpqYBDDH/qthread_src.drc
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
<CMD> clearDrc
VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.1  MEM: 413.3M)

<CMD> set_verify_drc_mode -check_only regular
<CMD> verify_drc -report ./RPT/geometry.rpt
#-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report ./RPT/geometry.rpt              # string, default="", user setting
 *** Starting Verify DRC (MEM: 3506.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 1 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:02.3  ELAPSED TIME: 1.00  MEM: 272.1M) ***

<CMD> verifyProcessAntenna -report ./RPT/antenna.rpt

******* START VERIFY ANTENNA ********
Report File: ./RPT/antenna.rpt
LEF Macro File: soc_top.antenna.lef
5000 nets processed: 1 violations
10000 nets processed: 1 violations
15000 nets processed: 1 violations
Verification Complete: 1 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.7  MEM: 0.000M)

<CMD> verifyProcessAntenna -report ./RPT/antenna.rpt

******* START VERIFY ANTENNA ********
Report File: ./RPT/antenna.rpt
LEF Macro File: soc_top.antenna.lef
5000 nets processed: 1 violations
10000 nets processed: 1 violations
15000 nets processed: 1 violations
Verification Complete: 1 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.7  MEM: 0.000M)

<CMD> reportNetStat > ./RPT/netlist_stats_final.rpt
*** Statistics for net list soc_top ***
Number of cells      = 42084
Number of nets       = 15474
Number of tri-nets   = 4
Number of degen nets = 0
Number of pins       = 47198
Number of i/os       = 16

Number of nets with    2 terms = 10849 (70.1%)
Number of nets with    3 terms = 2033 (13.1%)
Number of nets with    4 terms = 1171 (7.6%)
Number of nets with    5 terms = 402 (2.6%)
Number of nets with    6 terms = 241 (1.6%)
Number of nets with    7 terms = 218 (1.4%)
Number of nets with    8 terms = 156 (1.0%)
Number of nets with    9 terms = 99 (0.6%)
Number of nets with >=10 terms = 305 (2.0%)

*** 34 Primitives used:
Primitive RF2SH (2 insts)
Primitive RA1SHD_RD (2 insts)
Primitive pad_vdd (1 insts)
Primitive pad_out (10 insts)
Primitive pad_in (2 insts)
Primitive pad_gnd (1 insts)
Primitive pad_fill_8 (10 insts)
Primitive pad_fill_4 (10 insts)
Primitive pad_fill_32 (88 insts)
Primitive pad_fill_2 (22 insts)
Primitive pad_fill_005 (192 insts)
Primitive pad_corner (4 insts)
Primitive pad_bidirhe (4 insts)
Primitive XOR2X1 (1725 insts)
Primitive OR2X1 (615 insts)
Primitive NOR2X1 (2794 insts)
Primitive NAND3X1 (1481 insts)
Primitive NAND2X1 (4529 insts)
Primitive MUX2X1 (599 insts)
Primitive INVX4 (10 insts)
Primitive INVX2 (994 insts)
Primitive INVX1 (1 insts)
Primitive FILL8 (2677 insts)
Primitive FILL4 (5517 insts)
Primitive FILL32 (1291 insts)
Primitive FILL2 (8050 insts)
Primitive FILL16 (1314 insts)
Primitive FILL1 (7422 insts)
Primitive DFFQX1 (1190 insts)
Primitive DFFQQBX1 (4 insts)
Primitive DFFQBX1 (6 insts)
Primitive BUFX1 (350 insts)
Primitive ANTENNA (145 insts)
Primitive AND2X1 (1022 insts)
************
<CMD> report_area > ./RPT/area_final.rpt
<CMD> report_timing > ${rpt_dir}/timing_final.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3520.09 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: soc_top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'soc_top' of instances=42084 and nets=15622 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design soc_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3260.090M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=3271.14)
Total number of fetched objects 15478
End delay calculation. (MEM=3416.21 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3416.21 CPU=0:00:02.2 REAL=0:00:02.0)
<CMD> summaryReport -noHtml -outfile ./RPT/summary_report.rpt
Start to collect the design information.
Build netlist information for Cell soc_top.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ./RPT/summary_report.rpt
<CMD> saveNetlist -includePowerGround -excludeLeafCell ./HDL/PLACED/soc_top_placed_virtuoso.v
Writing Netlist "./HDL/PLACED/soc_top_placed_virtuoso.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist -excludeLeafCell ../HDL/PLACED/soc_top_placed_modelsim.v
Writing Netlist "../HDL/PLACED/soc_top_placed_modelsim.v" ...
<CMD> write_sdf SDF/${design}_placed.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: soc_top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=3422.96)
Total number of fetched objects 15478
Total number of fetched objects 15478
End delay calculation. (MEM=3411.61 CPU=0:00:03.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3411.61 CPU=0:00:04.2 REAL=0:00:02.0)
<CMD> streamOut GDS/soc_top.gds -mapFile /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/gds2.map -libName DesignLib -structureName soc_top -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 85
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    59                              COMP
    62                           DIEAREA
    39                             VIA56
    45                            METAL6
    32                             VIA45
    38                            METAL6
    44                            METAL5
    29                             VIA34
    33                            METAL5
    43                            METAL4
    31                            METAL4
    28                            METAL3
    16                            METAL1
    18                            METAL2
    13                             POLY1
    15                              CONT
    17                             VIA12
    27                             VIA23
    42                            METAL3
    40                            METAL1
    41                            METAL2


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          42084

Ports/Pins                             0

Nets                              163554
    metal layer METAL2             90965
    metal layer METAL3             56217
    metal layer METAL4             16372

    Via Instances                  90804

Special Nets                         505
    metal layer METAL1               445
    metal layer METAL2                 1
    metal layer METAL3                 3
    metal layer METAL4                 1
    metal layer METAL5                27
    metal layer METAL6                28

    Via Instances                   8676

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  16
    metal layer METAL6                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
