Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Sep  8 16:54:21 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    83 |
|    Minimum number of control sets                        |    83 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    83 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     4 |
| >= 16              |    60 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             214 |           85 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              49 |           27 |
| Yes          | No                    | No                     |            1246 |          429 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1269 |          528 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/e_to_m_rd_fu_656[4]_i_2_n_0                                                                                              | design_1_i/multicycle_pipeline_0/inst/e_to_m_has_no_dest_fu_6041                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/msize_fu_416_reg[0]_0[0]                                                                  |                                                                                                                                                       |                6 |              7 |         1.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/m_from_e_rd_fu_420[4]_i_1_n_0                                                                                            |                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_5_reg_16481_reg[0][0]                                                              |                                                                                                                                                       |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/pc_2_fu_744                                                                                                              |                                                                                                                                                       |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/ap_condition_3873                                                                                                        |                                                                                                                                                       |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/aw_hs                                                                                                    |                                                                                                                                                       |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_func3_fu_7360                                                                | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/f_to_d_instruction_3_fu_788_reg[5]                                               |               10 |             19 |         1.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                       |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                       |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                    |               17 |             27 |         1.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_from_d_d_i_func3_fu_7360                                                                |                                                                                                                                                       |               11 |             29 |         2.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/reg_file_27_fu_568                                                                        | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_6[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_2[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/e_to_m_func3_4_reg_16220_reg[2]_1[0]                                                      | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/msize_fu_416_reg[0][0]                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_11[0]                                                                    | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_10[0]                                                                    | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_12[0]                                                                    | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_0[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_13[0]                                                                    | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[2]_2[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[2]_3[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[2]_1[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[2]_0[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/reg_file_14_fu_516                                                                        | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_14[0]                                                                    | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[0]_1[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_3[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[0]_2[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/E[0]                                                                                      | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[0]_3[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_9[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_5[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[0][0]                                                                       | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_1[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[0]_0[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1][0]                                                                       | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_7[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_8[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/reg_file_30_fu_584                                                                        | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_15                                                                       | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/reg_file_22_fu_548                                                                        | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                        |                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[2][0]                                                                       | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rd_fu_764_reg[1]_4[0]                                                                     | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                 | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_data_ram/ap_CS_fsm_reg[0]                                                                            |                                                                                                                                                       |               17 |             35 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/d_to_i_is_valid_fu_776208_out                                                                                            |                                                                                                                                                       |               11 |             35 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                8 |             39 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                8 |             39 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                7 |             39 |         5.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                9 |             39 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/i_wait_fu_772_reg[0][0]                                                                   |                                                                                                                                                       |               19 |             53 |         2.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/ap_CS_fsm_reg[1]_34                                                                       |                                                                                                                                                       |               19 |             54 |         2.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_nb_instruction[31]_i_1_n_0                                                                           | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                    |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_data_ram/ap_CS_fsm_reg[0]                                                                            | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_fu_776243_out                                                    |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/d_i_is_branch_fu_6240                                                                                                    |                                                                                                                                                       |               24 |             67 |         2.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/ap_CS_fsm_reg[1][0]                                                                       |                                                                                                                                                       |               43 |            113 |         2.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |               86 |            215 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/multicycle_pipeline_0/inst/ap_CS_fsm_pp0_stage1                                                                                                     |                                                                                                                                                       |              142 |            383 |         2.70 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


