INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/ip_repo/spi_to_ip_1_0/hdl/axis_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/new/spi_master_fsmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/spi_fifo_axis_module/ip/spi_fifo_axis_module_fifo_generator_0_0/sim/spi_fifo_axis_module_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_fifo_axis_module_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/spi_fifo_axis_module/ip/spi_fifo_axis_module_reset_not_gate_0/sim/spi_fifo_axis_module_reset_not_gate_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_fifo_axis_module_reset_not_gate_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/spi_fifo_axis_module/ip/spi_fifo_axis_module_axi_stream_master_0_0/sim/spi_fifo_axis_module_axi_stream_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_fifo_axis_module_axi_stream_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/spi_fifo_axis_module/ip/spi_fifo_axis_module_spi_master_1_0/sim/spi_fifo_axis_module_spi_master_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_fifo_axis_module_spi_master_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/spi_fifo_axis_module/sim/spi_fifo_axis_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_fifo_axis_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/spi_fifo_axis_module/hdl/spi_fifo_axis_module_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_fifo_axis_module_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_fifo_axis/new/tb_spi_fifo_axis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_fifo_axis
