# //  Questa Sim-64
# //  Version 2020.1 linux_x86_64 Jan 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project homework1
vsim work.dataflow
# vsim work.dataflow 
# Start time: 15:46:26 on Feb 01,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading work.dataflow#1
# Loading work.test_bench(converter_test)#1
# Loading work.converter(dataflow)#1
# Loading work.pulse_gen(alg)#1
add wave -r /*
run
# Causality operation skipped due to absence of debug database file
add list sim:/test_bench/*
write list -window .main_pane.list.interior.cs.body /home/student/asb0034/cpe526/homework1/data.lst
vsim work.structural
# End time: 15:57:48 on Feb 01,2021, Elapsed time: 0:11:22
# Errors: 0, Warnings: 1
# vsim work.structural 
# Start time: 15:57:48 on Feb 01,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading work.structural#1
# Loading work.test_bench(converter_test)#1
# Loading work.converter(structural)#1
# Loading work.inv(behave)#1
# Loading work.and2(behave)#1
# Loading work.and3(behave)#1
# Loading work.or3(behave)#1
# Loading work.or4(behave)#1
# Loading work.or5(behave)#1
# Loading work.pulse_gen(alg)#1
add wave -r /*
run
add list -r /*
add wave -position insertpoint sim:/test_bench/*
add wave sim:/test_bench/*
add list -r sim:/test_bench/*
add list sim:/test_bench/*
add list -r /*
add list sim:/test_bench/*
add list  \
sim:/test_bench/PG \
sim:/test_bench/Z
add list  \
sim:/test_bench/PG \
sim:/test_bench/Z
add wave  \
sim:/test_bench/PG \
sim:/test_bench/Z
add list -r /*
# Window not found.
add list -r /*
write list -window .main_pane.list.interior.cs.body /home/student/asb0034/cpe526/homework1/data.lst
vsim work.structural
# End time: 16:40:19 on Feb 01,2021, Elapsed time: 0:42:31
# Errors: 0, Warnings: 1
# vsim work.structural 
# Start time: 16:40:19 on Feb 01,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading work.structural#1
# Loading work.test_bench(converter_test)#1
# Loading work.converter(structural)#1
# Loading work.inv(behave)#1
# Loading work.and2(behave)#1
# Loading work.and3(behave)#1
# Loading work.or3(behave)#1
# Loading work.or4(behave)#1
# Loading work.or5(behave)#1
# Loading work.pulse_gen(alg)#1
add wave -r /*
run
add list -r /*
add list -r /*
write list -window .main_pane.list.interior.cs.body /home/student/asb0034/cpe526/homework1/struct.lst
# End time: 17:09:32 on Feb 01,2021, Elapsed time: 0:29:13
# Errors: 0, Warnings: 1
