// Seed: 3752900624
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  tri  id_6 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input tri id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6
);
  assign id_0 = 1;
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8
  );
endmodule
module module_2 (
    input tri1 id_0,
    input supply0 id_1,
    output tri id_2
);
  wire id_4;
endmodule
module module_3 (
    output tri0 id_0,
    output wire id_1,
    input tri0 id_2,
    output uwire id_3,
    output wire id_4,
    output supply1 id_5,
    input tri id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10,
    input wire id_11,
    input wor id_12,
    input tri id_13,
    input supply0 id_14,
    output tri0 id_15,
    output supply1 id_16,
    output tri id_17
);
  assign id_15 = 1;
  module_2(
      id_7, id_2, id_17
  );
  wire id_19;
endmodule
