INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga/soc_homework/soc_homework.srcs/sources_1/new/add_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga/soc_homework/soc_homework.srcs/sources_1/new/add_CLA_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_CLA_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga/soc_homework/soc_homework.srcs/sources_1/new/add_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_full
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga/soc_homework/soc_homework.srcs/sim_1/new/tb_add_CLA_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_add_CLA_top
