<div id="pf23a" class="pf w0 h0" data-page-no="23a"><div class="pc pc23a w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg23a.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">If (CnV = 0x0000) then the channel (n) output is a 0% duty cycle CPWM signal.</div><div class="t m0 x9 hf y503 ff3 fs5 fc0 sc0 ls0 ws0">If (CnV &gt; MOD), then the channel (n) output is a 100% duty cycle CPWM signal,</div><div class="t m0 x9 hf y504 ff3 fs5 fc0 sc0 ls0 ws0">although the CHnF bit is set when the counter changes from incrementing to</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">decrementing. Therefore, MOD must be less than 0xFFFF in order to get a 100% duty</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">cycle CPWM signal.</div><div class="t m0 x9 he y2b81 ff1 fs1 fc0 sc0 ls0 ws0">31.4.8<span class="_ _b"> </span>Registers Updated from Write Buffers</div><div class="t m0 x9 h1b y32f9 ff1 fsc fc0 sc0 ls0 ws0">31.4.8.1<span class="_ _b"> </span>MOD Register Update</div><div class="t m0 x9 hf ya04 ff3 fs5 fc0 sc0 ls0 ws0">If (CMOD[1:0] = 0:0) then MOD register is updated when MOD register is written.</div><div class="t m0 x9 hf y32fa ff3 fs5 fc0 sc0 ls0 ws0">If (CMOD[1:0] ≠ 0:0), then MOD register is updated according to the CPWMS bit, that</div><div class="t m0 x9 hf y32fb ff3 fs5 fc0 sc0 ls0">is:</div><div class="t m0 x33 hf y32fc ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If the selected mode is not CPWM then MOD register is updated after MOD register</div><div class="t m0 x117 hf y32fd ff3 fs5 fc0 sc0 ls0 ws0">was written and the TPM counter changes from MOD to zero.</div><div class="t m0 x33 hf y32fe ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If the selected mode is CPWM then MOD register is updated after MOD register was</div><div class="t m0 x117 hf y32ff ff3 fs5 fc0 sc0 ls0 ws0">written and the TPM counter changes from MOD to (MOD – 1).</div><div class="t m0 x9 h1b y3300 ff1 fsc fc0 sc0 ls0 ws0">31.4.8.2<span class="_ _b"> </span>CnV Register Update</div><div class="t m0 x9 hf y3301 ff3 fs5 fc0 sc0 ls0 ws0">If (CMOD[1:0] = 0:0) then CnV register is updated when CnV register is written.</div><div class="t m0 x9 hf y3302 ff3 fs5 fc0 sc0 ls0 ws0">If (CMOD[1:0] ≠ 0:0), then CnV register is updated according to the selected mode, that</div><div class="t m0 x9 hf y3303 ff3 fs5 fc0 sc0 ls0">is:</div><div class="t m0 x33 hf y3304 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If the selected mode is output compare then CnV register is updated on the next TPM</div><div class="t m0 x117 hf y3305 ff3 fs5 fc0 sc0 ls0 ws0">counter increment (end of the prescaler counting) after CnV register was written.</div><div class="t m0 x33 hf y3306 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If the selected mode is EPWM then CnV register is updated after CnV register was</div><div class="t m0 x117 hf y3307 ff3 fs5 fc0 sc0 ls0 ws0">written and the TPM counter changes from MOD to zero.</div><div class="t m0 x33 hf y3308 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>If the selected mode is CPWM then CnV register is updated after CnV register was</div><div class="t m0 x117 hf y3309 ff3 fs5 fc0 sc0 ls0 ws0">written and the TPM counter changes from MOD to (MOD – 1).</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional Description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">570<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
