lib_name: span_ion
cell_name: peak_detector_basic3
pins: [ "VOUT", "RST", "VIN", "VSS", "VDD" ]
instances:
  XAMP<1>:
    lib_name: bag2_analog
    cell_name: amp_diff_mirr
    instpins:
      VGTAIL:
        direction: input
        net_name: "VN<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "VOUT"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VOUT"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VIN1"
        num_bits: 1
  XAMP<0>:
    lib_name: bag2_analog
    cell_name: amp_diff_mirr
    instpins:
      VGTAIL:
        direction: input
        net_name: "VN<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "VOUT0"
        num_bits: 1
      VINN:
        direction: input
        net_name: "net29"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VIN"
        num_bits: 1
  XRST:
    lib_name: bag2_analog
    cell_name: switch_mos
    instpins:
      BN:
        direction: input
        net_name: "VSS"
        num_bits: 1
      CTRLb:
        direction: input
        net_name: "net37"
        num_bits: 1
      CTRL:
        direction: input
        net_name: "RST"
        num_bits: 1
      BP:
        direction: input
        net_name: "net38"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VIN1"
        num_bits: 1
  XCAP:
    lib_name: bag2_wrappers
    cell_name: cap_ideal
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VIN1"
        num_bits: 1
  PIN0:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  XCONSTGM<1>:
    lib_name: bag2_analog
    cell_name: constant_gm
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VN:
        direction: output
        net_name: "VN<1>"
        num_bits: 1
      VP:
        direction: output
        net_name: "VP<1>"
        num_bits: 1
  XCONSTGM<0>:
    lib_name: bag2_analog
    cell_name: constant_gm
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VN:
        direction: output
        net_name: "VN<0>"
        num_bits: 1
      VP:
        direction: output
        net_name: "VP<0>"
        num_bits: 1
  XRESFB<0>:
    lib_name: bag2_analog
    cell_name: res_multistrip
    instpins:
      BULK:
        direction: inputOutput
        net_name: "BULK"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net29"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VOUT"
        num_bits: 1
  XRESRC:
    lib_name: bag2_analog
    cell_name: res_multistrip
    instpins:
      BULK:
        direction: inputOutput
        net_name: "BULK"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net36"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VIN1"
        num_bits: 1
  XRESFB<1>:
    lib_name: bag2_analog
    cell_name: res_multistrip
    instpins:
      BULK:
        direction: inputOutput
        net_name: "BULK"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net03"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VOUT"
        num_bits: 1
