-- This file was auto-generated by YML2HDL tool.
-- https://gitlab.com/tcpaiva/yml2hdl
-- 2022-03-23 15:04:37

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

library shared_lib;
use shared_lib.common_ieee_pkg.all;

package FM_CTRL is

   -- Custom types and functions --

   type FM_SPY_CTRL_CTRL_t is record
      GLOBAL_FREEZE : std_logic;
      GLOBAL_PLAYBACK_MODE : std_logic_vector(2 - 1 downto 0);
   end record FM_SPY_CTRL_CTRL_t;
   attribute w of FM_SPY_CTRL_CTRL_t : type is 3;
   function width(x: FM_SPY_CTRL_CTRL_t) return natural;
   function convert(x: FM_SPY_CTRL_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SPY_CTRL_CTRL_t) return FM_SPY_CTRL_CTRL_t;
   function zero(tpl: FM_SPY_CTRL_CTRL_t) return FM_SPY_CTRL_CTRL_t;

   type FM_CTRL_t is record
      SPY_CTRL : FM_SPY_CTRL_CTRL_t;
      FREEZE_MASK_0 : std_logic_vector(32 - 1 downto 0);
      FREEZE_MASK_1 : std_logic_vector(32 - 1 downto 0);
      PLAYBACK_MASK_0 : std_logic_vector(32 - 1 downto 0);
      PLAYBACK_MASK_1 : std_logic_vector(32 - 1 downto 0);
   end record FM_CTRL_t;
   attribute w of FM_CTRL_t : type is 131;
   function width(x: FM_CTRL_t) return natural;
   function convert(x: FM_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_CTRL_t) return FM_CTRL_t;
   function zero(tpl: FM_CTRL_t) return FM_CTRL_t;

end package FM_CTRL;

------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

library shared_lib;
use shared_lib.common_ieee_pkg.all;

package body FM_CTRL is

   -- Custom types and functions --

   function width(x: FM_SPY_CTRL_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.GLOBAL_FREEZE);
      w := w + width(x.GLOBAL_PLAYBACK_MODE);
      return w;
   end function width;
   function convert(x: FM_SPY_CTRL_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.GLOBAL_FREEZE);
         y(u to u+w-1) := convert(x.GLOBAL_FREEZE, y(u to u+w-1));
         u := u + w;
         w := width(x.GLOBAL_PLAYBACK_MODE);
         y(u to u+w-1) := convert(x.GLOBAL_PLAYBACK_MODE, y(u to u+w-1));
      else
         w := width(x.GLOBAL_FREEZE);
         y(u downto u-w+1) := convert(x.GLOBAL_FREEZE, y(u downto u-w+1));
         u := u - w;
         w := width(x.GLOBAL_PLAYBACK_MODE);
         y(u downto u-w+1) := convert(x.GLOBAL_PLAYBACK_MODE, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SPY_CTRL_CTRL_t) return FM_SPY_CTRL_CTRL_t is
      variable y : FM_SPY_CTRL_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.GLOBAL_FREEZE);
         y.GLOBAL_FREEZE := convert(x(u to u+w-1), tpl.GLOBAL_FREEZE);
         u := u + w;
         w := width(tpl.GLOBAL_PLAYBACK_MODE);
         y.GLOBAL_PLAYBACK_MODE := convert(x(u to u+w-1), tpl.GLOBAL_PLAYBACK_MODE);
      else
         w := width(tpl.GLOBAL_FREEZE);
         y.GLOBAL_FREEZE := convert(x(u downto u-w+1), tpl.GLOBAL_FREEZE);
         u := u - w;
         w := width(tpl.GLOBAL_PLAYBACK_MODE);
         y.GLOBAL_PLAYBACK_MODE := convert(x(u downto u-w+1), tpl.GLOBAL_PLAYBACK_MODE);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SPY_CTRL_CTRL_t) return FM_SPY_CTRL_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SPY_CTRL);
      w := w + width(x.FREEZE_MASK_0);
      w := w + width(x.FREEZE_MASK_1);
      w := w + width(x.PLAYBACK_MASK_0);
      w := w + width(x.PLAYBACK_MASK_1);
      return w;
   end function width;
   function convert(x: FM_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SPY_CTRL);
         y(u to u+w-1) := convert(x.SPY_CTRL, y(u to u+w-1));
         u := u + w;
         w := width(x.FREEZE_MASK_0);
         y(u to u+w-1) := convert(x.FREEZE_MASK_0, y(u to u+w-1));
         u := u + w;
         w := width(x.FREEZE_MASK_1);
         y(u to u+w-1) := convert(x.FREEZE_MASK_1, y(u to u+w-1));
         u := u + w;
         w := width(x.PLAYBACK_MASK_0);
         y(u to u+w-1) := convert(x.PLAYBACK_MASK_0, y(u to u+w-1));
         u := u + w;
         w := width(x.PLAYBACK_MASK_1);
         y(u to u+w-1) := convert(x.PLAYBACK_MASK_1, y(u to u+w-1));
      else
         w := width(x.SPY_CTRL);
         y(u downto u-w+1) := convert(x.SPY_CTRL, y(u downto u-w+1));
         u := u - w;
         w := width(x.FREEZE_MASK_0);
         y(u downto u-w+1) := convert(x.FREEZE_MASK_0, y(u downto u-w+1));
         u := u - w;
         w := width(x.FREEZE_MASK_1);
         y(u downto u-w+1) := convert(x.FREEZE_MASK_1, y(u downto u-w+1));
         u := u - w;
         w := width(x.PLAYBACK_MASK_0);
         y(u downto u-w+1) := convert(x.PLAYBACK_MASK_0, y(u downto u-w+1));
         u := u - w;
         w := width(x.PLAYBACK_MASK_1);
         y(u downto u-w+1) := convert(x.PLAYBACK_MASK_1, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_CTRL_t) return FM_CTRL_t is
      variable y : FM_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SPY_CTRL);
         y.SPY_CTRL := convert(x(u to u+w-1), tpl.SPY_CTRL);
         u := u + w;
         w := width(tpl.FREEZE_MASK_0);
         y.FREEZE_MASK_0 := convert(x(u to u+w-1), tpl.FREEZE_MASK_0);
         u := u + w;
         w := width(tpl.FREEZE_MASK_1);
         y.FREEZE_MASK_1 := convert(x(u to u+w-1), tpl.FREEZE_MASK_1);
         u := u + w;
         w := width(tpl.PLAYBACK_MASK_0);
         y.PLAYBACK_MASK_0 := convert(x(u to u+w-1), tpl.PLAYBACK_MASK_0);
         u := u + w;
         w := width(tpl.PLAYBACK_MASK_1);
         y.PLAYBACK_MASK_1 := convert(x(u to u+w-1), tpl.PLAYBACK_MASK_1);
      else
         w := width(tpl.SPY_CTRL);
         y.SPY_CTRL := convert(x(u downto u-w+1), tpl.SPY_CTRL);
         u := u - w;
         w := width(tpl.FREEZE_MASK_0);
         y.FREEZE_MASK_0 := convert(x(u downto u-w+1), tpl.FREEZE_MASK_0);
         u := u - w;
         w := width(tpl.FREEZE_MASK_1);
         y.FREEZE_MASK_1 := convert(x(u downto u-w+1), tpl.FREEZE_MASK_1);
         u := u - w;
         w := width(tpl.PLAYBACK_MASK_0);
         y.PLAYBACK_MASK_0 := convert(x(u downto u-w+1), tpl.PLAYBACK_MASK_0);
         u := u - w;
         w := width(tpl.PLAYBACK_MASK_1);
         y.PLAYBACK_MASK_1 := convert(x(u downto u-w+1), tpl.PLAYBACK_MASK_1);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_CTRL_t) return FM_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

end package body FM_CTRL;
  type FM_SB0_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB0_SB_MEM_MOSI_t;
  type FM_SB0_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB0_SB_MEM_MISO_t;
  constant Default_FM_SB0_SB_MEM_MOSI_t : FM_SB0_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB0_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB0_SB_META_MOSI_t;
  type FM_SB0_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB0_SB_META_MISO_t;
  constant Default_FM_SB0_SB_META_MOSI_t : FM_SB0_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB1_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB1_SB_MEM_MOSI_t;
  type FM_SB1_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB1_SB_MEM_MISO_t;
  constant Default_FM_SB1_SB_MEM_MOSI_t : FM_SB1_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB1_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB1_SB_META_MOSI_t;
  type FM_SB1_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB1_SB_META_MISO_t;
  constant Default_FM_SB1_SB_META_MOSI_t : FM_SB1_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB2_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB2_SB_MEM_MOSI_t;
  type FM_SB2_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB2_SB_MEM_MISO_t;
  constant Default_FM_SB2_SB_MEM_MOSI_t : FM_SB2_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB2_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB2_SB_META_MOSI_t;
  type FM_SB2_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB2_SB_META_MISO_t;
  constant Default_FM_SB2_SB_META_MOSI_t : FM_SB2_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB3_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB3_SB_MEM_MOSI_t;
  type FM_SB3_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB3_SB_MEM_MISO_t;
  constant Default_FM_SB3_SB_MEM_MOSI_t : FM_SB3_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB3_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB3_SB_META_MOSI_t;
  type FM_SB3_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB3_SB_META_MISO_t;
  constant Default_FM_SB3_SB_META_MOSI_t : FM_SB3_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB4_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB4_SB_MEM_MOSI_t;
  type FM_SB4_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB4_SB_MEM_MISO_t;
  constant Default_FM_SB4_SB_MEM_MOSI_t : FM_SB4_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB4_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB4_SB_META_MOSI_t;
  type FM_SB4_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB4_SB_META_MISO_t;
  constant Default_FM_SB4_SB_META_MOSI_t : FM_SB4_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB5_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB5_SB_MEM_MOSI_t;
  type FM_SB5_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB5_SB_MEM_MISO_t;
  constant Default_FM_SB5_SB_MEM_MOSI_t : FM_SB5_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB5_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB5_SB_META_MOSI_t;
  type FM_SB5_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB5_SB_META_MISO_t;
  constant Default_FM_SB5_SB_META_MOSI_t : FM_SB5_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB6_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB6_SB_MEM_MOSI_t;
  type FM_SB6_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB6_SB_MEM_MISO_t;
  constant Default_FM_SB6_SB_MEM_MOSI_t : FM_SB6_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB6_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB6_SB_META_MOSI_t;
  type FM_SB6_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB6_SB_META_MISO_t;
  constant Default_FM_SB6_SB_META_MOSI_t : FM_SB6_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB7_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB7_SB_MEM_MOSI_t;
  type FM_SB7_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB7_SB_MEM_MISO_t;
  constant Default_FM_SB7_SB_MEM_MOSI_t : FM_SB7_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB7_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB7_SB_META_MOSI_t;
  type FM_SB7_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB7_SB_META_MISO_t;
  constant Default_FM_SB7_SB_META_MOSI_t : FM_SB7_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB8_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB8_SB_MEM_MOSI_t;
  type FM_SB8_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB8_SB_MEM_MISO_t;
  constant Default_FM_SB8_SB_MEM_MOSI_t : FM_SB8_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB8_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB8_SB_META_MOSI_t;
  type FM_SB8_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB8_SB_META_MISO_t;
  constant Default_FM_SB8_SB_META_MOSI_t : FM_SB8_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB9_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB9_SB_MEM_MOSI_t;
  type FM_SB9_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB9_SB_MEM_MISO_t;
  constant Default_FM_SB9_SB_MEM_MOSI_t : FM_SB9_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB9_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB9_SB_META_MOSI_t;
  type FM_SB9_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB9_SB_META_MISO_t;
  constant Default_FM_SB9_SB_META_MOSI_t : FM_SB9_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB10_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB10_SB_MEM_MOSI_t;
  type FM_SB10_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB10_SB_MEM_MISO_t;
  constant Default_FM_SB10_SB_MEM_MOSI_t : FM_SB10_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB10_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB10_SB_META_MOSI_t;
  type FM_SB10_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB10_SB_META_MISO_t;
  constant Default_FM_SB10_SB_META_MOSI_t : FM_SB10_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB11_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB11_SB_MEM_MOSI_t;
  type FM_SB11_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB11_SB_MEM_MISO_t;
  constant Default_FM_SB11_SB_MEM_MOSI_t : FM_SB11_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB11_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB11_SB_META_MOSI_t;
  type FM_SB11_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB11_SB_META_MISO_t;
  constant Default_FM_SB11_SB_META_MOSI_t : FM_SB11_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB12_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB12_SB_MEM_MOSI_t;
  type FM_SB12_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB12_SB_MEM_MISO_t;
  constant Default_FM_SB12_SB_MEM_MOSI_t : FM_SB12_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB12_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB12_SB_META_MOSI_t;
  type FM_SB12_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB12_SB_META_MISO_t;
  constant Default_FM_SB12_SB_META_MOSI_t : FM_SB12_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB13_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB13_SB_MEM_MOSI_t;
  type FM_SB13_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB13_SB_MEM_MISO_t;
  constant Default_FM_SB13_SB_MEM_MOSI_t : FM_SB13_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB13_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB13_SB_META_MOSI_t;
  type FM_SB13_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB13_SB_META_MISO_t;
  constant Default_FM_SB13_SB_META_MOSI_t : FM_SB13_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB14_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB14_SB_MEM_MOSI_t;
  type FM_SB14_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB14_SB_MEM_MISO_t;
  constant Default_FM_SB14_SB_MEM_MOSI_t : FM_SB14_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB14_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB14_SB_META_MOSI_t;
  type FM_SB14_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB14_SB_META_MISO_t;
  constant Default_FM_SB14_SB_META_MOSI_t : FM_SB14_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB15_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB15_SB_MEM_MOSI_t;
  type FM_SB15_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB15_SB_MEM_MISO_t;
  constant Default_FM_SB15_SB_MEM_MOSI_t : FM_SB15_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB15_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB15_SB_META_MOSI_t;
  type FM_SB15_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB15_SB_META_MISO_t;
  constant Default_FM_SB15_SB_META_MOSI_t : FM_SB15_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB16_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB16_SB_MEM_MOSI_t;
  type FM_SB16_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB16_SB_MEM_MISO_t;
  constant Default_FM_SB16_SB_MEM_MOSI_t : FM_SB16_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB16_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB16_SB_META_MOSI_t;
  type FM_SB16_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB16_SB_META_MISO_t;
  constant Default_FM_SB16_SB_META_MOSI_t : FM_SB16_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB17_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB17_SB_MEM_MOSI_t;
  type FM_SB17_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB17_SB_MEM_MISO_t;
  constant Default_FM_SB17_SB_MEM_MOSI_t : FM_SB17_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB17_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB17_SB_META_MOSI_t;
  type FM_SB17_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB17_SB_META_MISO_t;
  constant Default_FM_SB17_SB_META_MOSI_t : FM_SB17_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB18_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB18_SB_MEM_MOSI_t;
  type FM_SB18_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB18_SB_MEM_MISO_t;
  constant Default_FM_SB18_SB_MEM_MOSI_t : FM_SB18_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB18_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB18_SB_META_MOSI_t;
  type FM_SB18_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB18_SB_META_MISO_t;
  constant Default_FM_SB18_SB_META_MOSI_t : FM_SB18_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB19_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB19_SB_MEM_MOSI_t;
  type FM_SB19_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB19_SB_MEM_MISO_t;
  constant Default_FM_SB19_SB_MEM_MOSI_t : FM_SB19_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB19_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB19_SB_META_MOSI_t;
  type FM_SB19_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB19_SB_META_MISO_t;
  constant Default_FM_SB19_SB_META_MOSI_t : FM_SB19_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB20_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB20_SB_MEM_MOSI_t;
  type FM_SB20_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB20_SB_MEM_MISO_t;
  constant Default_FM_SB20_SB_MEM_MOSI_t : FM_SB20_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB20_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB20_SB_META_MOSI_t;
  type FM_SB20_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB20_SB_META_MISO_t;
  constant Default_FM_SB20_SB_META_MOSI_t : FM_SB20_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB21_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB21_SB_MEM_MOSI_t;
  type FM_SB21_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB21_SB_MEM_MISO_t;
  constant Default_FM_SB21_SB_MEM_MOSI_t : FM_SB21_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB21_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB21_SB_META_MOSI_t;
  type FM_SB21_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB21_SB_META_MISO_t;
  constant Default_FM_SB21_SB_META_MOSI_t : FM_SB21_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB22_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB22_SB_MEM_MOSI_t;
  type FM_SB22_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB22_SB_MEM_MISO_t;
  constant Default_FM_SB22_SB_MEM_MOSI_t : FM_SB22_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB22_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB22_SB_META_MOSI_t;
  type FM_SB22_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB22_SB_META_MISO_t;
  constant Default_FM_SB22_SB_META_MOSI_t : FM_SB22_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB23_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB23_SB_MEM_MOSI_t;
  type FM_SB23_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB23_SB_MEM_MISO_t;
  constant Default_FM_SB23_SB_MEM_MOSI_t : FM_SB23_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB23_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB23_SB_META_MOSI_t;
  type FM_SB23_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB23_SB_META_MISO_t;
  constant Default_FM_SB23_SB_META_MOSI_t : FM_SB23_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB24_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB24_SB_MEM_MOSI_t;
  type FM_SB24_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB24_SB_MEM_MISO_t;
  constant Default_FM_SB24_SB_MEM_MOSI_t : FM_SB24_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB24_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB24_SB_META_MOSI_t;
  type FM_SB24_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB24_SB_META_MISO_t;
  constant Default_FM_SB24_SB_META_MOSI_t : FM_SB24_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB25_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB25_SB_MEM_MOSI_t;
  type FM_SB25_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB25_SB_MEM_MISO_t;
  constant Default_FM_SB25_SB_MEM_MOSI_t : FM_SB25_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB25_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB25_SB_META_MOSI_t;
  type FM_SB25_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB25_SB_META_MISO_t;
  constant Default_FM_SB25_SB_META_MOSI_t : FM_SB25_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB26_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB26_SB_MEM_MOSI_t;
  type FM_SB26_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB26_SB_MEM_MISO_t;
  constant Default_FM_SB26_SB_MEM_MOSI_t : FM_SB26_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB26_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB26_SB_META_MOSI_t;
  type FM_SB26_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB26_SB_META_MISO_t;
  constant Default_FM_SB26_SB_META_MOSI_t : FM_SB26_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB0_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB0_SB_MEM_MOSI_t;
  type FM_SB0_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB0_SB_MEM_MISO_t;
  constant Default_FM_SB0_SB_MEM_MOSI_t : FM_SB0_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB0_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB0_SB_META_MOSI_t;
  type FM_SB0_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB0_SB_META_MISO_t;
  constant Default_FM_SB0_SB_META_MOSI_t : FM_SB0_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB1_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB1_SB_MEM_MOSI_t;
  type FM_SB1_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB1_SB_MEM_MISO_t;
  constant Default_FM_SB1_SB_MEM_MOSI_t : FM_SB1_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB1_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB1_SB_META_MOSI_t;
  type FM_SB1_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB1_SB_META_MISO_t;
  constant Default_FM_SB1_SB_META_MOSI_t : FM_SB1_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB2_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB2_SB_MEM_MOSI_t;
  type FM_SB2_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB2_SB_MEM_MISO_t;
  constant Default_FM_SB2_SB_MEM_MOSI_t : FM_SB2_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB2_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB2_SB_META_MOSI_t;
  type FM_SB2_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB2_SB_META_MISO_t;
  constant Default_FM_SB2_SB_META_MOSI_t : FM_SB2_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB3_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB3_SB_MEM_MOSI_t;
  type FM_SB3_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB3_SB_MEM_MISO_t;
  constant Default_FM_SB3_SB_MEM_MOSI_t : FM_SB3_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB3_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB3_SB_META_MOSI_t;
  type FM_SB3_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB3_SB_META_MISO_t;
  constant Default_FM_SB3_SB_META_MOSI_t : FM_SB3_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB4_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB4_SB_MEM_MOSI_t;
  type FM_SB4_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB4_SB_MEM_MISO_t;
  constant Default_FM_SB4_SB_MEM_MOSI_t : FM_SB4_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB4_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB4_SB_META_MOSI_t;
  type FM_SB4_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB4_SB_META_MISO_t;
  constant Default_FM_SB4_SB_META_MOSI_t : FM_SB4_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB5_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB5_SB_MEM_MOSI_t;
  type FM_SB5_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB5_SB_MEM_MISO_t;
  constant Default_FM_SB5_SB_MEM_MOSI_t : FM_SB5_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB5_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB5_SB_META_MOSI_t;
  type FM_SB5_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB5_SB_META_MISO_t;
  constant Default_FM_SB5_SB_META_MOSI_t : FM_SB5_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB6_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB6_SB_MEM_MOSI_t;
  type FM_SB6_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB6_SB_MEM_MISO_t;
  constant Default_FM_SB6_SB_MEM_MOSI_t : FM_SB6_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB6_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB6_SB_META_MOSI_t;
  type FM_SB6_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB6_SB_META_MISO_t;
  constant Default_FM_SB6_SB_META_MOSI_t : FM_SB6_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB7_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB7_SB_MEM_MOSI_t;
  type FM_SB7_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB7_SB_MEM_MISO_t;
  constant Default_FM_SB7_SB_MEM_MOSI_t : FM_SB7_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB7_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB7_SB_META_MOSI_t;
  type FM_SB7_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB7_SB_META_MISO_t;
  constant Default_FM_SB7_SB_META_MOSI_t : FM_SB7_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB8_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB8_SB_MEM_MOSI_t;
  type FM_SB8_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB8_SB_MEM_MISO_t;
  constant Default_FM_SB8_SB_MEM_MOSI_t : FM_SB8_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB8_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB8_SB_META_MOSI_t;
  type FM_SB8_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB8_SB_META_MISO_t;
  constant Default_FM_SB8_SB_META_MOSI_t : FM_SB8_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB9_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB9_SB_MEM_MOSI_t;
  type FM_SB9_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB9_SB_MEM_MISO_t;
  constant Default_FM_SB9_SB_MEM_MOSI_t : FM_SB9_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB9_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB9_SB_META_MOSI_t;
  type FM_SB9_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB9_SB_META_MISO_t;
  constant Default_FM_SB9_SB_META_MOSI_t : FM_SB9_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB10_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB10_SB_MEM_MOSI_t;
  type FM_SB10_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB10_SB_MEM_MISO_t;
  constant Default_FM_SB10_SB_MEM_MOSI_t : FM_SB10_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB10_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB10_SB_META_MOSI_t;
  type FM_SB10_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB10_SB_META_MISO_t;
  constant Default_FM_SB10_SB_META_MOSI_t : FM_SB10_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB11_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB11_SB_MEM_MOSI_t;
  type FM_SB11_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB11_SB_MEM_MISO_t;
  constant Default_FM_SB11_SB_MEM_MOSI_t : FM_SB11_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB11_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB11_SB_META_MOSI_t;
  type FM_SB11_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB11_SB_META_MISO_t;
  constant Default_FM_SB11_SB_META_MOSI_t : FM_SB11_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB12_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB12_SB_MEM_MOSI_t;
  type FM_SB12_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB12_SB_MEM_MISO_t;
  constant Default_FM_SB12_SB_MEM_MOSI_t : FM_SB12_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB12_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB12_SB_META_MOSI_t;
  type FM_SB12_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB12_SB_META_MISO_t;
  constant Default_FM_SB12_SB_META_MOSI_t : FM_SB12_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB13_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB13_SB_MEM_MOSI_t;
  type FM_SB13_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB13_SB_MEM_MISO_t;
  constant Default_FM_SB13_SB_MEM_MOSI_t : FM_SB13_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB13_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB13_SB_META_MOSI_t;
  type FM_SB13_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB13_SB_META_MISO_t;
  constant Default_FM_SB13_SB_META_MOSI_t : FM_SB13_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB14_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB14_SB_MEM_MOSI_t;
  type FM_SB14_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB14_SB_MEM_MISO_t;
  constant Default_FM_SB14_SB_MEM_MOSI_t : FM_SB14_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB14_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB14_SB_META_MOSI_t;
  type FM_SB14_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB14_SB_META_MISO_t;
  constant Default_FM_SB14_SB_META_MOSI_t : FM_SB14_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB15_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB15_SB_MEM_MOSI_t;
  type FM_SB15_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB15_SB_MEM_MISO_t;
  constant Default_FM_SB15_SB_MEM_MOSI_t : FM_SB15_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB15_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB15_SB_META_MOSI_t;
  type FM_SB15_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB15_SB_META_MISO_t;
  constant Default_FM_SB15_SB_META_MOSI_t : FM_SB15_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB16_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB16_SB_MEM_MOSI_t;
  type FM_SB16_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB16_SB_MEM_MISO_t;
  constant Default_FM_SB16_SB_MEM_MOSI_t : FM_SB16_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB16_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB16_SB_META_MOSI_t;
  type FM_SB16_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB16_SB_META_MISO_t;
  constant Default_FM_SB16_SB_META_MOSI_t : FM_SB16_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB17_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB17_SB_MEM_MOSI_t;
  type FM_SB17_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB17_SB_MEM_MISO_t;
  constant Default_FM_SB17_SB_MEM_MOSI_t : FM_SB17_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB17_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB17_SB_META_MOSI_t;
  type FM_SB17_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB17_SB_META_MISO_t;
  constant Default_FM_SB17_SB_META_MOSI_t : FM_SB17_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB18_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB18_SB_MEM_MOSI_t;
  type FM_SB18_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB18_SB_MEM_MISO_t;
  constant Default_FM_SB18_SB_MEM_MOSI_t : FM_SB18_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB18_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB18_SB_META_MOSI_t;
  type FM_SB18_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB18_SB_META_MISO_t;
  constant Default_FM_SB18_SB_META_MOSI_t : FM_SB18_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB19_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB19_SB_MEM_MOSI_t;
  type FM_SB19_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB19_SB_MEM_MISO_t;
  constant Default_FM_SB19_SB_MEM_MOSI_t : FM_SB19_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB19_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB19_SB_META_MOSI_t;
  type FM_SB19_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB19_SB_META_MISO_t;
  constant Default_FM_SB19_SB_META_MOSI_t : FM_SB19_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB20_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB20_SB_MEM_MOSI_t;
  type FM_SB20_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB20_SB_MEM_MISO_t;
  constant Default_FM_SB20_SB_MEM_MOSI_t : FM_SB20_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB20_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB20_SB_META_MOSI_t;
  type FM_SB20_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB20_SB_META_MISO_t;
  constant Default_FM_SB20_SB_META_MOSI_t : FM_SB20_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB21_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB21_SB_MEM_MOSI_t;
  type FM_SB21_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB21_SB_MEM_MISO_t;
  constant Default_FM_SB21_SB_MEM_MOSI_t : FM_SB21_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB21_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB21_SB_META_MOSI_t;
  type FM_SB21_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB21_SB_META_MISO_t;
  constant Default_FM_SB21_SB_META_MOSI_t : FM_SB21_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB22_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB22_SB_MEM_MOSI_t;
  type FM_SB22_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB22_SB_MEM_MISO_t;
  constant Default_FM_SB22_SB_MEM_MOSI_t : FM_SB22_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB22_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB22_SB_META_MOSI_t;
  type FM_SB22_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB22_SB_META_MISO_t;
  constant Default_FM_SB22_SB_META_MOSI_t : FM_SB22_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB23_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB23_SB_MEM_MOSI_t;
  type FM_SB23_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB23_SB_MEM_MISO_t;
  constant Default_FM_SB23_SB_MEM_MOSI_t : FM_SB23_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB23_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB23_SB_META_MOSI_t;
  type FM_SB23_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB23_SB_META_MISO_t;
  constant Default_FM_SB23_SB_META_MOSI_t : FM_SB23_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB24_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB24_SB_MEM_MOSI_t;
  type FM_SB24_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB24_SB_MEM_MISO_t;
  constant Default_FM_SB24_SB_MEM_MOSI_t : FM_SB24_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB24_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB24_SB_META_MOSI_t;
  type FM_SB24_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB24_SB_META_MISO_t;
  constant Default_FM_SB24_SB_META_MOSI_t : FM_SB24_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB25_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(10-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB25_SB_MEM_MOSI_t;
  type FM_SB25_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB25_SB_MEM_MISO_t;
  constant Default_FM_SB25_SB_MEM_MOSI_t : FM_SB25_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB25_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(4-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB25_SB_META_MOSI_t;
  type FM_SB25_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB25_SB_META_MISO_t;
  constant Default_FM_SB25_SB_META_MOSI_t : FM_SB25_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB26_SB_MEM_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB26_SB_MEM_MOSI_t;
  type FM_SB26_SB_MEM_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB26_SB_MEM_MISO_t;
  constant Default_FM_SB26_SB_MEM_MOSI_t : FM_SB26_SB_MEM_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
  type FM_SB26_SB_META_MOSI_t is record
    clk       : std_logic;
    enable    : std_logic;
    wr_enable : std_logic;
    address   : std_logic_vector(5-1 downto 0);
    wr_data   : std_logic_vector(32-1 downto 0);
  end record FM_SB26_SB_META_MOSI_t;
  type FM_SB26_SB_META_MISO_t is record
    rd_data         : std_logic_vector(32-1 downto 0);
    rd_data_valid   : std_logic;
  end record FM_SB26_SB_META_MISO_t;
  constant Default_FM_SB26_SB_META_MOSI_t : FM_SB26_SB_META_MOSI_t := ( 
                                                     clk       => '0',
                                                     enable    => '0',
                                                     wr_enable => '0',
                                                     address   => (others => '0'),
                                                     wr_data   => (others => '0')
  );
