// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Thu Apr 20 21:55:50 2023
// Host        : Wang running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ip/design_1_Pool_0_1/design_1_Pool_0_1_sim_netlist.v
// Design      : design_1_Pool_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ORIG_REF_NAME = "floating_point_v7_1_7" *) 
module floating_point_v7_1_7_HD11
   (aclk,
    aclken,
    aresetn,
    m_axis_result_tlast,
    m_axis_result_tready,
    m_axis_result_tvalid,
    s_axis_a_tlast,
    s_axis_a_tready,
    s_axis_a_tvalid,
    s_axis_b_tlast,
    s_axis_b_tready,
    s_axis_b_tvalid,
    s_axis_c_tlast,
    s_axis_c_tready,
    s_axis_c_tvalid,
    s_axis_operation_tlast,
    s_axis_operation_tready,
    s_axis_operation_tvalid,
    m_axis_result_tdata,
    m_axis_result_tuser,
    s_axis_a_tdata,
    s_axis_a_tuser,
    s_axis_b_tdata,
    s_axis_b_tuser,
    s_axis_c_tdata,
    s_axis_c_tuser,
    s_axis_operation_tdata,
    s_axis_operation_tuser);
  input aclk;
  input aclken;
  input aresetn;
  output m_axis_result_tlast;
  input m_axis_result_tready;
  output m_axis_result_tvalid;
  input s_axis_a_tlast;
  output s_axis_a_tready;
  input s_axis_a_tvalid;
  input s_axis_b_tlast;
  output s_axis_b_tready;
  input s_axis_b_tvalid;
  input s_axis_c_tlast;
  output s_axis_c_tready;
  input s_axis_c_tvalid;
  input s_axis_operation_tlast;
  output s_axis_operation_tready;
  input s_axis_operation_tvalid;
  output [31:0]m_axis_result_tdata;
  output [0:0]m_axis_result_tuser;
  input [31:0]s_axis_a_tdata;
  input [0:0]s_axis_a_tuser;
  input [31:0]s_axis_b_tdata;
  input [0:0]s_axis_b_tuser;
  input [31:0]s_axis_c_tdata;
  input [0:0]s_axis_c_tuser;
  input [7:0]s_axis_operation_tdata;
  input [0:0]s_axis_operation_tuser;


endmodule

(* CHECK_LICENSE_TYPE = "design_1_Pool_0_1,Pool,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "Pool,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_Pool_0_1
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [6:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [6:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [31:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [31:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_AXILiteS_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_AXILiteS_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "76'b0000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "76'b0000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "76'b0000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "76'b0000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "76'b0000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "76'b0000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "76'b0000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "76'b0000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "76'b0000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "76'b0000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "76'b0000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "76'b0000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "76'b0000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "76'b0000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "76'b0000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "76'b0000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "76'b0000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "76'b0000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "76'b0000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "76'b0000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "76'b0000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "76'b0000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "76'b0000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "76'b0000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "76'b0000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "76'b0000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "76'b0000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "76'b0000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "76'b0000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "76'b0000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "76'b0000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "76'b0000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "76'b0000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "76'b0000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "76'b0000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "76'b0000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "76'b0000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "76'b0000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "76'b0000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "76'b0000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "76'b0000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "76'b0000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "76'b0000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "76'b0000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "76'b0000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "76'b0000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "76'b0000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "76'b0000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "76'b0000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "76'b0000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "76'b0000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "76'b0000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "76'b0000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "76'b0000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "76'b0000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "76'b0000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "76'b0000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "76'b0000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "76'b0000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "76'b0000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "76'b0000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "76'b0000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "76'b0000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "76'b0000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "76'b0000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "76'b0000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "76'b0000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "76'b0000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "76'b0000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "76'b0000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "76'b0001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "76'b0010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "76'b0100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "76'b1000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "76'b0000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "76'b0000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  design_1_Pool_0_1_Pool inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(NLW_inst_s_axi_AXILiteS_BRESP_UNCONNECTED[1:0]),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(NLW_inst_s_axi_AXILiteS_RRESP_UNCONNECTED[1:0]),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "7" *) 
(* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "Pool" *) (* ap_ST_fsm_state1 = "76'b0000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "76'b0000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "76'b0000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "76'b0000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "76'b0000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "76'b0000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "76'b0000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "76'b0000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "76'b0000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "76'b0000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "76'b0000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "76'b0000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "76'b0000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "76'b0000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "76'b0000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "76'b0000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "76'b0000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "76'b0000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "76'b0000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "76'b0000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "76'b0000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "76'b0000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "76'b0000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "76'b0000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "76'b0000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "76'b0000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "76'b0000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "76'b0000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "76'b0000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "76'b0000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "76'b0000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "76'b0000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "76'b0000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "76'b0000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "76'b0000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "76'b0000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "76'b0000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "76'b0000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "76'b0000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "76'b0000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "76'b0000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "76'b0000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "76'b0000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "76'b0000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "76'b0000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "76'b0000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state51 = "76'b0000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "76'b0000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "76'b0000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state54 = "76'b0000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "76'b0000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "76'b0000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state57 = "76'b0000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "76'b0000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "76'b0000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "76'b0000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "76'b0000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "76'b0000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state62 = "76'b0000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "76'b0000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "76'b0000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state65 = "76'b0000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "76'b0000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "76'b0000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state68 = "76'b0000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "76'b0000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "76'b0000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state70 = "76'b0000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "76'b0000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "76'b0000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state73 = "76'b0001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "76'b0010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state75 = "76'b0100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state76 = "76'b1000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "76'b0000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "76'b0000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
(* hls_module = "yes" *) 
module design_1_Pool_0_1_Pool
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_OPERATION:M_AXIS_RESULT:S_AXIS_C:S_AXIS_B:S_AXIS_A, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [31:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [31:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [6:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [6:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [15:0]B;
  wire CEP;
  wire [15:0]CHin_V;
  wire [15:0]CHin_V_read_reg_938;
  wire [15:0]Hin_V;
  wire I_RREADY2;
  wire I_RREADY233_out;
  wire [7:0]Kx_V_read_reg_922;
  wire [7:0]Ky_V_read_reg_917;
  wire Pool_fcmp_32ns_32eOg_U4_n_0;
  wire Pool_fcmp_32ns_32eOg_U4_n_1;
  wire Pool_fdiv_32ns_32cud_U2_n_0;
  wire Pool_fdiv_32ns_32cud_U2_n_1;
  wire Pool_fdiv_32ns_32cud_U2_n_10;
  wire Pool_fdiv_32ns_32cud_U2_n_11;
  wire Pool_fdiv_32ns_32cud_U2_n_12;
  wire Pool_fdiv_32ns_32cud_U2_n_13;
  wire Pool_fdiv_32ns_32cud_U2_n_14;
  wire Pool_fdiv_32ns_32cud_U2_n_15;
  wire Pool_fdiv_32ns_32cud_U2_n_16;
  wire Pool_fdiv_32ns_32cud_U2_n_17;
  wire Pool_fdiv_32ns_32cud_U2_n_18;
  wire Pool_fdiv_32ns_32cud_U2_n_19;
  wire Pool_fdiv_32ns_32cud_U2_n_2;
  wire Pool_fdiv_32ns_32cud_U2_n_20;
  wire Pool_fdiv_32ns_32cud_U2_n_21;
  wire Pool_fdiv_32ns_32cud_U2_n_22;
  wire Pool_fdiv_32ns_32cud_U2_n_23;
  wire Pool_fdiv_32ns_32cud_U2_n_24;
  wire Pool_fdiv_32ns_32cud_U2_n_25;
  wire Pool_fdiv_32ns_32cud_U2_n_26;
  wire Pool_fdiv_32ns_32cud_U2_n_27;
  wire Pool_fdiv_32ns_32cud_U2_n_28;
  wire Pool_fdiv_32ns_32cud_U2_n_29;
  wire Pool_fdiv_32ns_32cud_U2_n_3;
  wire Pool_fdiv_32ns_32cud_U2_n_30;
  wire Pool_fdiv_32ns_32cud_U2_n_31;
  wire Pool_fdiv_32ns_32cud_U2_n_4;
  wire Pool_fdiv_32ns_32cud_U2_n_5;
  wire Pool_fdiv_32ns_32cud_U2_n_6;
  wire Pool_fdiv_32ns_32cud_U2_n_7;
  wire Pool_fdiv_32ns_32cud_U2_n_8;
  wire Pool_fdiv_32ns_32cud_U2_n_9;
  wire Pool_mac_muladd_1hbi_U8_n_0;
  wire Pool_udiv_16ns_8nfYi_U6_n_1;
  wire Pool_udiv_16ns_8nfYi_U6_n_10;
  wire Pool_udiv_16ns_8nfYi_U6_n_3;
  wire Pool_udiv_16ns_8nfYi_U6_n_4;
  wire Pool_udiv_16ns_8nfYi_U6_n_5;
  wire Pool_udiv_16ns_8nfYi_U6_n_6;
  wire Pool_udiv_16ns_8nfYi_U6_n_7;
  wire Pool_udiv_16ns_8nfYi_U6_n_8;
  wire Pool_udiv_16ns_8nfYi_U6_n_9;
  wire [15:0]Win_V;
  wire \ap_CS_fsm[1]_i_10_n_0 ;
  wire \ap_CS_fsm[1]_i_11_n_0 ;
  wire \ap_CS_fsm[1]_i_12_n_0 ;
  wire \ap_CS_fsm[1]_i_13_n_0 ;
  wire \ap_CS_fsm[1]_i_14_n_0 ;
  wire \ap_CS_fsm[1]_i_15_n_0 ;
  wire \ap_CS_fsm[1]_i_16_n_0 ;
  wire \ap_CS_fsm[1]_i_17_n_0 ;
  wire \ap_CS_fsm[1]_i_18_n_0 ;
  wire \ap_CS_fsm[1]_i_19_n_0 ;
  wire \ap_CS_fsm[1]_i_20_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_8_n_0 ;
  wire \ap_CS_fsm[1]_i_9_n_0 ;
  wire \ap_CS_fsm[22]_i_4_n_0 ;
  wire \ap_CS_fsm[22]_i_5_n_0 ;
  wire \ap_CS_fsm[22]_i_6_n_0 ;
  wire \ap_CS_fsm[22]_i_7_n_0 ;
  wire \ap_CS_fsm[22]_i_8_n_0 ;
  wire \ap_CS_fsm[22]_i_9_n_0 ;
  wire \ap_CS_fsm[23]_i_4_n_0 ;
  wire \ap_CS_fsm[23]_i_5_n_0 ;
  wire \ap_CS_fsm[23]_i_6_n_0 ;
  wire \ap_CS_fsm[23]_i_7_n_0 ;
  wire \ap_CS_fsm[23]_i_8_n_0 ;
  wire \ap_CS_fsm[23]_i_9_n_0 ;
  wire \ap_CS_fsm[24]_i_1_n_0 ;
  wire \ap_CS_fsm[37]_i_1_n_0 ;
  wire \ap_CS_fsm[52]_i_2_n_0 ;
  wire \ap_CS_fsm[67]_i_2_n_0 ;
  wire \ap_CS_fsm[67]_i_3_n_0 ;
  wire \ap_CS_fsm[67]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[22]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[22]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[22]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[22]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[22]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[23]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[23]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[23]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[23]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[23]_i_3_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[40] ;
  wire \ap_CS_fsm_reg_n_0_[41] ;
  wire \ap_CS_fsm_reg_n_0_[42] ;
  wire \ap_CS_fsm_reg_n_0_[43] ;
  wire \ap_CS_fsm_reg_n_0_[44] ;
  wire \ap_CS_fsm_reg_n_0_[46] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[48] ;
  wire \ap_CS_fsm_reg_n_0_[49] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[53] ;
  wire \ap_CS_fsm_reg_n_0_[54] ;
  wire \ap_CS_fsm_reg_n_0_[55] ;
  wire \ap_CS_fsm_reg_n_0_[56] ;
  wire \ap_CS_fsm_reg_n_0_[57] ;
  wire \ap_CS_fsm_reg_n_0_[58] ;
  wire \ap_CS_fsm_reg_n_0_[59] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[60] ;
  wire \ap_CS_fsm_reg_n_0_[61] ;
  wire \ap_CS_fsm_reg_n_0_[62] ;
  wire \ap_CS_fsm_reg_n_0_[63] ;
  wire \ap_CS_fsm_reg_n_0_[64] ;
  wire \ap_CS_fsm_reg_n_0_[65] ;
  wire \ap_CS_fsm_reg_n_0_[66] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[71] ;
  wire \ap_CS_fsm_reg_n_0_[72] ;
  wire \ap_CS_fsm_reg_n_0_[73] ;
  wire \ap_CS_fsm_reg_n_0_[74] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state76;
  wire [75:0]ap_NS_fsm;
  wire ap_NS_fsm127_out;
  wire ap_NS_fsm128_out;
  wire ap_clk;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire ap_reg_ioackin_gmem_ARREADY_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]c_fu_494_p2;
  wire [15:0]c_reg_1047;
  wire \c_reg_1047_reg[12]_i_1_n_0 ;
  wire \c_reg_1047_reg[12]_i_1_n_1 ;
  wire \c_reg_1047_reg[12]_i_1_n_2 ;
  wire \c_reg_1047_reg[12]_i_1_n_3 ;
  wire \c_reg_1047_reg[15]_i_1_n_2 ;
  wire \c_reg_1047_reg[15]_i_1_n_3 ;
  wire \c_reg_1047_reg[4]_i_1_n_0 ;
  wire \c_reg_1047_reg[4]_i_1_n_1 ;
  wire \c_reg_1047_reg[4]_i_1_n_2 ;
  wire \c_reg_1047_reg[4]_i_1_n_3 ;
  wire \c_reg_1047_reg[8]_i_1_n_0 ;
  wire \c_reg_1047_reg[8]_i_1_n_1 ;
  wire \c_reg_1047_reg[8]_i_1_n_2 ;
  wire \c_reg_1047_reg[8]_i_1_n_3 ;
  wire [15:0]din0_buf1;
  wire done0;
  wire exitcond1_fu_489_p2;
  wire exitcond2_fu_514_p2;
  wire exitcond_fu_544_p2;
  wire [31:2]feature_in;
  wire [29:0]feature_in2_sum6_cas_fu_843_p1;
  wire [31:2]feature_out;
  wire [29:0]feature_out4_sum_fu_870_p2;
  wire gmem_BREADY;
  wire [31:0]gmem_RDATA;
  wire [31:0]gmem_addr_1_read_reg_1187;
  wire [29:0]gmem_addr_1_reg_1181;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[0] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[10] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[11] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[12] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[13] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[14] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[15] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[16] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[17] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[18] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[19] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[1] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[20] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[21] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[22] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[2] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[31] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[3] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[4] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[5] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[6] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[7] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[8] ;
  wire \gmem_addr_2_read_reg_1154_reg_n_0_[9] ;
  wire [29:0]gmem_addr_2_reg_1141;
  wire gmem_addr_2_reg_11410;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[0] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[10] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[11] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[12] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[13] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[14] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[15] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[16] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[17] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[18] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[19] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[1] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[20] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[21] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[22] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[2] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[31] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[3] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[4] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[5] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[6] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[7] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[8] ;
  wire \gmem_addr_3_read_reg_1147_reg_n_0_[9] ;
  wire [29:0]gmem_addr_3_reg_1135;
  wire gmem_addr_3_reg_11350;
  wire [29:0]gmem_addr_reg_1207;
  wire \gmem_addr_reg_1207[11]_i_2_n_0 ;
  wire \gmem_addr_reg_1207[11]_i_3_n_0 ;
  wire \gmem_addr_reg_1207[11]_i_4_n_0 ;
  wire \gmem_addr_reg_1207[11]_i_5_n_0 ;
  wire \gmem_addr_reg_1207[15]_i_2_n_0 ;
  wire \gmem_addr_reg_1207[15]_i_3_n_0 ;
  wire \gmem_addr_reg_1207[15]_i_4_n_0 ;
  wire \gmem_addr_reg_1207[15]_i_5_n_0 ;
  wire \gmem_addr_reg_1207[19]_i_2_n_0 ;
  wire \gmem_addr_reg_1207[19]_i_3_n_0 ;
  wire \gmem_addr_reg_1207[19]_i_4_n_0 ;
  wire \gmem_addr_reg_1207[19]_i_5_n_0 ;
  wire \gmem_addr_reg_1207[23]_i_2_n_0 ;
  wire \gmem_addr_reg_1207[23]_i_3_n_0 ;
  wire \gmem_addr_reg_1207[23]_i_4_n_0 ;
  wire \gmem_addr_reg_1207[23]_i_5_n_0 ;
  wire \gmem_addr_reg_1207[27]_i_2_n_0 ;
  wire \gmem_addr_reg_1207[27]_i_3_n_0 ;
  wire \gmem_addr_reg_1207[27]_i_4_n_0 ;
  wire \gmem_addr_reg_1207[27]_i_5_n_0 ;
  wire \gmem_addr_reg_1207[29]_i_2_n_0 ;
  wire \gmem_addr_reg_1207[29]_i_3_n_0 ;
  wire \gmem_addr_reg_1207[3]_i_2_n_0 ;
  wire \gmem_addr_reg_1207[3]_i_3_n_0 ;
  wire \gmem_addr_reg_1207[3]_i_4_n_0 ;
  wire \gmem_addr_reg_1207[3]_i_5_n_0 ;
  wire \gmem_addr_reg_1207[7]_i_2_n_0 ;
  wire \gmem_addr_reg_1207[7]_i_3_n_0 ;
  wire \gmem_addr_reg_1207[7]_i_4_n_0 ;
  wire \gmem_addr_reg_1207[7]_i_5_n_0 ;
  wire \gmem_addr_reg_1207_reg[11]_i_1_n_0 ;
  wire \gmem_addr_reg_1207_reg[11]_i_1_n_1 ;
  wire \gmem_addr_reg_1207_reg[11]_i_1_n_2 ;
  wire \gmem_addr_reg_1207_reg[11]_i_1_n_3 ;
  wire \gmem_addr_reg_1207_reg[15]_i_1_n_0 ;
  wire \gmem_addr_reg_1207_reg[15]_i_1_n_1 ;
  wire \gmem_addr_reg_1207_reg[15]_i_1_n_2 ;
  wire \gmem_addr_reg_1207_reg[15]_i_1_n_3 ;
  wire \gmem_addr_reg_1207_reg[19]_i_1_n_0 ;
  wire \gmem_addr_reg_1207_reg[19]_i_1_n_1 ;
  wire \gmem_addr_reg_1207_reg[19]_i_1_n_2 ;
  wire \gmem_addr_reg_1207_reg[19]_i_1_n_3 ;
  wire \gmem_addr_reg_1207_reg[23]_i_1_n_0 ;
  wire \gmem_addr_reg_1207_reg[23]_i_1_n_1 ;
  wire \gmem_addr_reg_1207_reg[23]_i_1_n_2 ;
  wire \gmem_addr_reg_1207_reg[23]_i_1_n_3 ;
  wire \gmem_addr_reg_1207_reg[27]_i_1_n_0 ;
  wire \gmem_addr_reg_1207_reg[27]_i_1_n_1 ;
  wire \gmem_addr_reg_1207_reg[27]_i_1_n_2 ;
  wire \gmem_addr_reg_1207_reg[27]_i_1_n_3 ;
  wire \gmem_addr_reg_1207_reg[29]_i_1_n_3 ;
  wire \gmem_addr_reg_1207_reg[3]_i_1_n_0 ;
  wire \gmem_addr_reg_1207_reg[3]_i_1_n_1 ;
  wire \gmem_addr_reg_1207_reg[3]_i_1_n_2 ;
  wire \gmem_addr_reg_1207_reg[3]_i_1_n_3 ;
  wire \gmem_addr_reg_1207_reg[7]_i_1_n_0 ;
  wire \gmem_addr_reg_1207_reg[7]_i_1_n_1 ;
  wire \gmem_addr_reg_1207_reg[7]_i_1_n_2 ;
  wire \gmem_addr_reg_1207_reg[7]_i_1_n_3 ;
  wire grp_fu_410_ap_start;
  wire [15:0]grp_fu_410_p2;
  wire [15:0]grp_fu_420_p2;
  wire [15:0]grp_fu_890_p0;
  wire [15:0]i_fu_519_p2;
  wire [15:0]i_op_assign_18_cast6_reg_1039_reg;
  wire [15:0]i_op_assign_1_reg_261;
  wire \i_op_assign_1_reg_261[15]_i_1_n_0 ;
  wire [7:0]i_op_assign_2_reg_306;
  wire i_op_assign_2_reg_3060;
  wire \i_op_assign_2_reg_306[7]_i_2_n_0 ;
  wire i_op_assign_3_reg_329;
  wire \i_op_assign_3_reg_329_reg_n_0_[0] ;
  wire \i_op_assign_3_reg_329_reg_n_0_[1] ;
  wire \i_op_assign_3_reg_329_reg_n_0_[2] ;
  wire \i_op_assign_3_reg_329_reg_n_0_[3] ;
  wire \i_op_assign_3_reg_329_reg_n_0_[4] ;
  wire \i_op_assign_3_reg_329_reg_n_0_[5] ;
  wire \i_op_assign_3_reg_329_reg_n_0_[6] ;
  wire \i_op_assign_3_reg_329_reg_n_0_[7] ;
  wire [31:0]i_op_assign_reg_296;
  wire \i_op_assign_reg_296[13]_i_1_n_0 ;
  wire \i_op_assign_reg_296[15]_i_1_n_0 ;
  wire \i_op_assign_reg_296[16]_i_1_n_0 ;
  wire \i_op_assign_reg_296[20]_i_1_n_0 ;
  wire \i_op_assign_reg_296[21]_i_1_n_0 ;
  wire \i_op_assign_reg_296[23]_i_1_n_0 ;
  wire \i_op_assign_reg_296[24]_i_1_n_0 ;
  wire \i_op_assign_reg_296[25]_i_1_n_0 ;
  wire \i_op_assign_reg_296[27]_i_1_n_0 ;
  wire \i_op_assign_reg_296[28]_i_1_n_0 ;
  wire \i_op_assign_reg_296[29]_i_1_n_0 ;
  wire \i_op_assign_reg_296[2]_i_1_n_0 ;
  wire \i_op_assign_reg_296[30]_i_1_n_0 ;
  wire \i_op_assign_reg_296[31]_i_1_n_0 ;
  wire \i_op_assign_reg_296[31]_i_2_n_0 ;
  wire \i_op_assign_reg_296[3]_i_1_n_0 ;
  wire \i_op_assign_reg_296[4]_i_1_n_0 ;
  wire \i_op_assign_reg_296[5]_i_1_n_0 ;
  wire \i_op_assign_reg_296[7]_i_1_n_0 ;
  wire \i_op_assign_reg_296[9]_i_1_n_0 ;
  wire i_op_assign_s_reg_227;
  wire \i_op_assign_s_reg_227_reg_n_0_[0] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[10] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[11] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[12] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[13] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[14] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[15] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[1] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[2] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[3] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[4] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[5] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[6] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[7] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[8] ;
  wire \i_op_assign_s_reg_227_reg_n_0_[9] ;
  wire [15:0]i_reg_1072;
  wire \i_reg_1072_reg[12]_i_1_n_0 ;
  wire \i_reg_1072_reg[12]_i_1_n_1 ;
  wire \i_reg_1072_reg[12]_i_1_n_2 ;
  wire \i_reg_1072_reg[12]_i_1_n_3 ;
  wire \i_reg_1072_reg[15]_i_1_n_2 ;
  wire \i_reg_1072_reg[15]_i_1_n_3 ;
  wire \i_reg_1072_reg[4]_i_1_n_0 ;
  wire \i_reg_1072_reg[4]_i_1_n_1 ;
  wire \i_reg_1072_reg[4]_i_1_n_2 ;
  wire \i_reg_1072_reg[4]_i_1_n_3 ;
  wire \i_reg_1072_reg[8]_i_1_n_0 ;
  wire \i_reg_1072_reg[8]_i_1_n_1 ;
  wire \i_reg_1072_reg[8]_i_1_n_2 ;
  wire \i_reg_1072_reg[8]_i_1_n_3 ;
  wire [7:0]ii_fu_560_p2;
  wire [7:0]ii_reg_1103;
  wire \ii_reg_1103[7]_i_2_n_0 ;
  wire interrupt;
  wire [15:0]j_fu_549_p2;
  wire [15:0]j_reg_1095;
  wire \j_reg_1095_reg[12]_i_1_n_0 ;
  wire \j_reg_1095_reg[12]_i_1_n_1 ;
  wire \j_reg_1095_reg[12]_i_1_n_2 ;
  wire \j_reg_1095_reg[12]_i_1_n_3 ;
  wire \j_reg_1095_reg[15]_i_1_n_2 ;
  wire \j_reg_1095_reg[15]_i_1_n_3 ;
  wire \j_reg_1095_reg[4]_i_1_n_0 ;
  wire \j_reg_1095_reg[4]_i_1_n_1 ;
  wire \j_reg_1095_reg[4]_i_1_n_2 ;
  wire \j_reg_1095_reg[4]_i_1_n_3 ;
  wire \j_reg_1095_reg[8]_i_1_n_0 ;
  wire \j_reg_1095_reg[8]_i_1_n_1 ;
  wire \j_reg_1095_reg[8]_i_1_n_2 ;
  wire \j_reg_1095_reg[8]_i_1_n_3 ;
  wire [7:0]jj_fu_593_p2;
  wire [7:0]jj_reg_1123;
  wire \jj_reg_1123[7]_i_2_n_0 ;
  wire [7:0]lhs_V_fu_406_p1;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [1:0]mode_V;
  wire [1:0]mode_V_read_reg_911;
  wire [31:0]next_mul1_fu_504_p2;
  wire next_mul1_reg_1059_reg__0_i_1_n_1;
  wire next_mul1_reg_1059_reg__0_i_1_n_2;
  wire next_mul1_reg_1059_reg__0_i_1_n_3;
  wire next_mul1_reg_1059_reg__0_n_0;
  wire next_mul1_reg_1059_reg__10_n_0;
  wire next_mul1_reg_1059_reg__11_i_1_n_0;
  wire next_mul1_reg_1059_reg__11_i_1_n_1;
  wire next_mul1_reg_1059_reg__11_i_1_n_2;
  wire next_mul1_reg_1059_reg__11_i_1_n_3;
  wire next_mul1_reg_1059_reg__11_n_0;
  wire next_mul1_reg_1059_reg__12_n_0;
  wire next_mul1_reg_1059_reg__13_n_0;
  wire next_mul1_reg_1059_reg__14_n_0;
  wire next_mul1_reg_1059_reg__1_n_0;
  wire next_mul1_reg_1059_reg__2_n_0;
  wire next_mul1_reg_1059_reg__3_n_0;
  wire next_mul1_reg_1059_reg__4_n_0;
  wire next_mul1_reg_1059_reg__5_n_0;
  wire next_mul1_reg_1059_reg__6_n_0;
  wire next_mul1_reg_1059_reg__7_i_1_n_0;
  wire next_mul1_reg_1059_reg__7_i_1_n_1;
  wire next_mul1_reg_1059_reg__7_i_1_n_2;
  wire next_mul1_reg_1059_reg__7_i_1_n_3;
  wire next_mul1_reg_1059_reg__7_n_0;
  wire next_mul1_reg_1059_reg__8_n_0;
  wire next_mul1_reg_1059_reg__9_n_0;
  wire [15:0]next_mul2_fu_509_p2;
  wire [15:0]next_mul2_reg_1064;
  wire \next_mul2_reg_1064[3]_i_2_n_0 ;
  wire \next_mul2_reg_1064[3]_i_3_n_0 ;
  wire \next_mul2_reg_1064[3]_i_4_n_0 ;
  wire \next_mul2_reg_1064[3]_i_5_n_0 ;
  wire \next_mul2_reg_1064[7]_i_2_n_0 ;
  wire \next_mul2_reg_1064[7]_i_3_n_0 ;
  wire \next_mul2_reg_1064[7]_i_4_n_0 ;
  wire \next_mul2_reg_1064[7]_i_5_n_0 ;
  wire \next_mul2_reg_1064_reg[11]_i_1_n_0 ;
  wire \next_mul2_reg_1064_reg[11]_i_1_n_1 ;
  wire \next_mul2_reg_1064_reg[11]_i_1_n_2 ;
  wire \next_mul2_reg_1064_reg[11]_i_1_n_3 ;
  wire \next_mul2_reg_1064_reg[15]_i_1_n_1 ;
  wire \next_mul2_reg_1064_reg[15]_i_1_n_2 ;
  wire \next_mul2_reg_1064_reg[15]_i_1_n_3 ;
  wire \next_mul2_reg_1064_reg[3]_i_1_n_0 ;
  wire \next_mul2_reg_1064_reg[3]_i_1_n_1 ;
  wire \next_mul2_reg_1064_reg[3]_i_1_n_2 ;
  wire \next_mul2_reg_1064_reg[3]_i_1_n_3 ;
  wire \next_mul2_reg_1064_reg[7]_i_1_n_0 ;
  wire \next_mul2_reg_1064_reg[7]_i_1_n_1 ;
  wire \next_mul2_reg_1064_reg[7]_i_1_n_2 ;
  wire \next_mul2_reg_1064_reg[7]_i_1_n_3 ;
  wire [15:0]next_mul9_fu_534_p2;
  wire [15:0]next_mul9_reg_1082;
  wire \next_mul9_reg_1082[3]_i_2_n_0 ;
  wire \next_mul9_reg_1082[3]_i_3_n_0 ;
  wire \next_mul9_reg_1082[3]_i_4_n_0 ;
  wire \next_mul9_reg_1082[3]_i_5_n_0 ;
  wire \next_mul9_reg_1082[7]_i_2_n_0 ;
  wire \next_mul9_reg_1082[7]_i_3_n_0 ;
  wire \next_mul9_reg_1082[7]_i_4_n_0 ;
  wire \next_mul9_reg_1082[7]_i_5_n_0 ;
  wire \next_mul9_reg_1082_reg[11]_i_1_n_0 ;
  wire \next_mul9_reg_1082_reg[11]_i_1_n_1 ;
  wire \next_mul9_reg_1082_reg[11]_i_1_n_2 ;
  wire \next_mul9_reg_1082_reg[11]_i_1_n_3 ;
  wire \next_mul9_reg_1082_reg[15]_i_1_n_1 ;
  wire \next_mul9_reg_1082_reg[15]_i_1_n_2 ;
  wire \next_mul9_reg_1082_reg[15]_i_1_n_3 ;
  wire \next_mul9_reg_1082_reg[3]_i_1_n_0 ;
  wire \next_mul9_reg_1082_reg[3]_i_1_n_1 ;
  wire \next_mul9_reg_1082_reg[3]_i_1_n_2 ;
  wire \next_mul9_reg_1082_reg[3]_i_1_n_3 ;
  wire \next_mul9_reg_1082_reg[7]_i_1_n_0 ;
  wire \next_mul9_reg_1082_reg[7]_i_1_n_1 ;
  wire \next_mul9_reg_1082_reg[7]_i_1_n_2 ;
  wire \next_mul9_reg_1082_reg[7]_i_1_n_3 ;
  wire [29:0]next_mul_fu_539_p2;
  wire [29:0]next_mul_reg_1087;
  wire \next_mul_reg_1087[11]_i_2_n_0 ;
  wire \next_mul_reg_1087[11]_i_3_n_0 ;
  wire \next_mul_reg_1087[11]_i_4_n_0 ;
  wire \next_mul_reg_1087[11]_i_5_n_0 ;
  wire \next_mul_reg_1087[15]_i_2_n_0 ;
  wire \next_mul_reg_1087[15]_i_3_n_0 ;
  wire \next_mul_reg_1087[15]_i_4_n_0 ;
  wire \next_mul_reg_1087[15]_i_5_n_0 ;
  wire \next_mul_reg_1087[3]_i_2_n_0 ;
  wire \next_mul_reg_1087[3]_i_3_n_0 ;
  wire \next_mul_reg_1087[3]_i_4_n_0 ;
  wire \next_mul_reg_1087[3]_i_5_n_0 ;
  wire \next_mul_reg_1087[7]_i_2_n_0 ;
  wire \next_mul_reg_1087[7]_i_3_n_0 ;
  wire \next_mul_reg_1087[7]_i_4_n_0 ;
  wire \next_mul_reg_1087[7]_i_5_n_0 ;
  wire \next_mul_reg_1087_reg[11]_i_1_n_0 ;
  wire \next_mul_reg_1087_reg[11]_i_1_n_1 ;
  wire \next_mul_reg_1087_reg[11]_i_1_n_2 ;
  wire \next_mul_reg_1087_reg[11]_i_1_n_3 ;
  wire \next_mul_reg_1087_reg[15]_i_1_n_0 ;
  wire \next_mul_reg_1087_reg[15]_i_1_n_1 ;
  wire \next_mul_reg_1087_reg[15]_i_1_n_2 ;
  wire \next_mul_reg_1087_reg[15]_i_1_n_3 ;
  wire \next_mul_reg_1087_reg[19]_i_1_n_0 ;
  wire \next_mul_reg_1087_reg[19]_i_1_n_1 ;
  wire \next_mul_reg_1087_reg[19]_i_1_n_2 ;
  wire \next_mul_reg_1087_reg[19]_i_1_n_3 ;
  wire \next_mul_reg_1087_reg[23]_i_1_n_0 ;
  wire \next_mul_reg_1087_reg[23]_i_1_n_1 ;
  wire \next_mul_reg_1087_reg[23]_i_1_n_2 ;
  wire \next_mul_reg_1087_reg[23]_i_1_n_3 ;
  wire \next_mul_reg_1087_reg[27]_i_1_n_0 ;
  wire \next_mul_reg_1087_reg[27]_i_1_n_1 ;
  wire \next_mul_reg_1087_reg[27]_i_1_n_2 ;
  wire \next_mul_reg_1087_reg[27]_i_1_n_3 ;
  wire \next_mul_reg_1087_reg[29]_i_1_n_3 ;
  wire \next_mul_reg_1087_reg[3]_i_1_n_0 ;
  wire \next_mul_reg_1087_reg[3]_i_1_n_1 ;
  wire \next_mul_reg_1087_reg[3]_i_1_n_2 ;
  wire \next_mul_reg_1087_reg[3]_i_1_n_3 ;
  wire \next_mul_reg_1087_reg[7]_i_1_n_0 ;
  wire \next_mul_reg_1087_reg[7]_i_1_n_1 ;
  wire \next_mul_reg_1087_reg[7]_i_1_n_2 ;
  wire \next_mul_reg_1087_reg[7]_i_1_n_3 ;
  wire op_assign_reg_216;
  wire \op_assign_reg_216_reg_n_0_[0] ;
  wire \op_assign_reg_216_reg_n_0_[10] ;
  wire \op_assign_reg_216_reg_n_0_[11] ;
  wire \op_assign_reg_216_reg_n_0_[12] ;
  wire \op_assign_reg_216_reg_n_0_[13] ;
  wire \op_assign_reg_216_reg_n_0_[14] ;
  wire \op_assign_reg_216_reg_n_0_[15] ;
  wire \op_assign_reg_216_reg_n_0_[1] ;
  wire \op_assign_reg_216_reg_n_0_[2] ;
  wire \op_assign_reg_216_reg_n_0_[3] ;
  wire \op_assign_reg_216_reg_n_0_[4] ;
  wire \op_assign_reg_216_reg_n_0_[5] ;
  wire \op_assign_reg_216_reg_n_0_[6] ;
  wire \op_assign_reg_216_reg_n_0_[7] ;
  wire \op_assign_reg_216_reg_n_0_[8] ;
  wire \op_assign_reg_216_reg_n_0_[9] ;
  wire p_1_in;
  wire [15:15]p_sum_fu_477_p3;
  wire [31:15]p_sum_reg_1034;
  wire [15:0]phi_mul1_reg_238;
  wire [15:0]phi_mul8_reg_284;
  wire [31:0]r_tdata;
  wire [31:0]r_tdata_0;
  wire [14:7]remd_tmp;
  wire [29:0]ret_V_10_reg_272;
  wire [15:0]ret_V_16_reg_991;
  wire ret_V_2_fu_529_p2__0_i_1_n_0;
  wire ret_V_2_fu_529_p2__0_i_1_n_1;
  wire ret_V_2_fu_529_p2__0_i_1_n_2;
  wire ret_V_2_fu_529_p2__0_i_1_n_3;
  wire ret_V_2_fu_529_p2__0_n_0;
  wire ret_V_2_fu_529_p2__10_n_0;
  wire ret_V_2_fu_529_p2__11_n_0;
  wire ret_V_2_fu_529_p2__12_i_1_n_0;
  wire ret_V_2_fu_529_p2__12_i_1_n_1;
  wire ret_V_2_fu_529_p2__12_i_1_n_2;
  wire ret_V_2_fu_529_p2__12_i_1_n_3;
  wire ret_V_2_fu_529_p2__12_i_2_n_0;
  wire ret_V_2_fu_529_p2__12_i_3_n_0;
  wire ret_V_2_fu_529_p2__12_i_4_n_0;
  wire ret_V_2_fu_529_p2__12_i_5_n_0;
  wire ret_V_2_fu_529_p2__12_n_0;
  wire ret_V_2_fu_529_p2__13_n_0;
  wire ret_V_2_fu_529_p2__14_n_0;
  wire ret_V_2_fu_529_p2__15_n_0;
  wire ret_V_2_fu_529_p2__16_i_1_n_0;
  wire ret_V_2_fu_529_p2__16_i_1_n_1;
  wire ret_V_2_fu_529_p2__16_i_1_n_2;
  wire ret_V_2_fu_529_p2__16_i_1_n_3;
  wire ret_V_2_fu_529_p2__16_i_2_n_0;
  wire ret_V_2_fu_529_p2__16_i_3_n_0;
  wire ret_V_2_fu_529_p2__16_i_4_n_0;
  wire ret_V_2_fu_529_p2__16_i_5_n_0;
  wire ret_V_2_fu_529_p2__16_n_0;
  wire ret_V_2_fu_529_p2__1_n_0;
  wire ret_V_2_fu_529_p2__2_n_0;
  wire ret_V_2_fu_529_p2__3_n_0;
  wire ret_V_2_fu_529_p2__4_i_1_n_0;
  wire ret_V_2_fu_529_p2__4_i_1_n_1;
  wire ret_V_2_fu_529_p2__4_i_1_n_2;
  wire ret_V_2_fu_529_p2__4_i_1_n_3;
  wire ret_V_2_fu_529_p2__4_i_2_n_0;
  wire ret_V_2_fu_529_p2__4_i_3_n_0;
  wire ret_V_2_fu_529_p2__4_i_4_n_0;
  wire ret_V_2_fu_529_p2__4_i_5_n_0;
  wire ret_V_2_fu_529_p2__4_n_0;
  wire ret_V_2_fu_529_p2__5_n_0;
  wire ret_V_2_fu_529_p2__6_n_0;
  wire ret_V_2_fu_529_p2__7_n_0;
  wire ret_V_2_fu_529_p2__8_i_1_n_0;
  wire ret_V_2_fu_529_p2__8_i_1_n_1;
  wire ret_V_2_fu_529_p2__8_i_1_n_2;
  wire ret_V_2_fu_529_p2__8_i_1_n_3;
  wire ret_V_2_fu_529_p2__8_i_2_n_0;
  wire ret_V_2_fu_529_p2__8_i_3_n_0;
  wire ret_V_2_fu_529_p2__8_i_4_n_0;
  wire ret_V_2_fu_529_p2__8_i_5_n_0;
  wire ret_V_2_fu_529_p2__8_n_0;
  wire ret_V_2_fu_529_p2__9_n_0;
  wire ret_V_2_fu_529_p2_n_100;
  wire ret_V_2_fu_529_p2_n_101;
  wire ret_V_2_fu_529_p2_n_102;
  wire ret_V_2_fu_529_p2_n_103;
  wire ret_V_2_fu_529_p2_n_104;
  wire ret_V_2_fu_529_p2_n_105;
  wire ret_V_2_fu_529_p2_n_106;
  wire ret_V_2_fu_529_p2_n_107;
  wire ret_V_2_fu_529_p2_n_108;
  wire ret_V_2_fu_529_p2_n_109;
  wire ret_V_2_fu_529_p2_n_110;
  wire ret_V_2_fu_529_p2_n_111;
  wire ret_V_2_fu_529_p2_n_112;
  wire ret_V_2_fu_529_p2_n_113;
  wire ret_V_2_fu_529_p2_n_114;
  wire ret_V_2_fu_529_p2_n_115;
  wire ret_V_2_fu_529_p2_n_116;
  wire ret_V_2_fu_529_p2_n_117;
  wire ret_V_2_fu_529_p2_n_118;
  wire ret_V_2_fu_529_p2_n_119;
  wire ret_V_2_fu_529_p2_n_120;
  wire ret_V_2_fu_529_p2_n_121;
  wire ret_V_2_fu_529_p2_n_122;
  wire ret_V_2_fu_529_p2_n_123;
  wire ret_V_2_fu_529_p2_n_124;
  wire ret_V_2_fu_529_p2_n_125;
  wire ret_V_2_fu_529_p2_n_126;
  wire ret_V_2_fu_529_p2_n_127;
  wire ret_V_2_fu_529_p2_n_128;
  wire ret_V_2_fu_529_p2_n_129;
  wire ret_V_2_fu_529_p2_n_130;
  wire ret_V_2_fu_529_p2_n_131;
  wire ret_V_2_fu_529_p2_n_132;
  wire ret_V_2_fu_529_p2_n_133;
  wire ret_V_2_fu_529_p2_n_134;
  wire ret_V_2_fu_529_p2_n_135;
  wire ret_V_2_fu_529_p2_n_136;
  wire ret_V_2_fu_529_p2_n_137;
  wire ret_V_2_fu_529_p2_n_138;
  wire ret_V_2_fu_529_p2_n_139;
  wire ret_V_2_fu_529_p2_n_140;
  wire ret_V_2_fu_529_p2_n_141;
  wire ret_V_2_fu_529_p2_n_142;
  wire ret_V_2_fu_529_p2_n_143;
  wire ret_V_2_fu_529_p2_n_144;
  wire ret_V_2_fu_529_p2_n_145;
  wire ret_V_2_fu_529_p2_n_146;
  wire ret_V_2_fu_529_p2_n_147;
  wire ret_V_2_fu_529_p2_n_148;
  wire ret_V_2_fu_529_p2_n_149;
  wire ret_V_2_fu_529_p2_n_150;
  wire ret_V_2_fu_529_p2_n_151;
  wire ret_V_2_fu_529_p2_n_152;
  wire ret_V_2_fu_529_p2_n_153;
  wire ret_V_2_fu_529_p2_n_58;
  wire ret_V_2_fu_529_p2_n_59;
  wire ret_V_2_fu_529_p2_n_60;
  wire ret_V_2_fu_529_p2_n_61;
  wire ret_V_2_fu_529_p2_n_62;
  wire ret_V_2_fu_529_p2_n_63;
  wire ret_V_2_fu_529_p2_n_64;
  wire ret_V_2_fu_529_p2_n_65;
  wire ret_V_2_fu_529_p2_n_66;
  wire ret_V_2_fu_529_p2_n_67;
  wire ret_V_2_fu_529_p2_n_68;
  wire ret_V_2_fu_529_p2_n_69;
  wire ret_V_2_fu_529_p2_n_70;
  wire ret_V_2_fu_529_p2_n_71;
  wire ret_V_2_fu_529_p2_n_72;
  wire ret_V_2_fu_529_p2_n_73;
  wire ret_V_2_fu_529_p2_n_74;
  wire ret_V_2_fu_529_p2_n_75;
  wire ret_V_2_fu_529_p2_n_76;
  wire ret_V_2_fu_529_p2_n_77;
  wire ret_V_2_fu_529_p2_n_78;
  wire ret_V_2_fu_529_p2_n_79;
  wire ret_V_2_fu_529_p2_n_80;
  wire ret_V_2_fu_529_p2_n_81;
  wire ret_V_2_fu_529_p2_n_82;
  wire ret_V_2_fu_529_p2_n_83;
  wire ret_V_2_fu_529_p2_n_84;
  wire ret_V_2_fu_529_p2_n_85;
  wire ret_V_2_fu_529_p2_n_86;
  wire ret_V_2_fu_529_p2_n_87;
  wire ret_V_2_fu_529_p2_n_88;
  wire ret_V_2_fu_529_p2_n_89;
  wire ret_V_2_fu_529_p2_n_90;
  wire ret_V_2_fu_529_p2_n_91;
  wire ret_V_2_fu_529_p2_n_92;
  wire ret_V_2_fu_529_p2_n_93;
  wire ret_V_2_fu_529_p2_n_94;
  wire ret_V_2_fu_529_p2_n_95;
  wire ret_V_2_fu_529_p2_n_96;
  wire ret_V_2_fu_529_p2_n_97;
  wire ret_V_2_fu_529_p2_n_98;
  wire ret_V_2_fu_529_p2_n_99;
  wire [29:0]ret_V_2_reg_1077_reg__0;
  wire ret_V_2_reg_1077_reg_n_58;
  wire ret_V_2_reg_1077_reg_n_59;
  wire ret_V_2_reg_1077_reg_n_60;
  wire ret_V_2_reg_1077_reg_n_61;
  wire ret_V_2_reg_1077_reg_n_62;
  wire ret_V_2_reg_1077_reg_n_63;
  wire ret_V_2_reg_1077_reg_n_64;
  wire ret_V_2_reg_1077_reg_n_65;
  wire ret_V_2_reg_1077_reg_n_66;
  wire ret_V_2_reg_1077_reg_n_67;
  wire ret_V_2_reg_1077_reg_n_68;
  wire ret_V_2_reg_1077_reg_n_69;
  wire ret_V_2_reg_1077_reg_n_70;
  wire ret_V_2_reg_1077_reg_n_71;
  wire ret_V_2_reg_1077_reg_n_72;
  wire ret_V_2_reg_1077_reg_n_73;
  wire ret_V_2_reg_1077_reg_n_74;
  wire ret_V_2_reg_1077_reg_n_75;
  wire ret_V_2_reg_1077_reg_n_76;
  wire ret_V_2_reg_1077_reg_n_77;
  wire ret_V_2_reg_1077_reg_n_78;
  wire ret_V_2_reg_1077_reg_n_79;
  wire ret_V_2_reg_1077_reg_n_80;
  wire ret_V_2_reg_1077_reg_n_81;
  wire ret_V_2_reg_1077_reg_n_82;
  wire ret_V_2_reg_1077_reg_n_83;
  wire ret_V_2_reg_1077_reg_n_84;
  wire ret_V_2_reg_1077_reg_n_85;
  wire ret_V_2_reg_1077_reg_n_86;
  wire ret_V_2_reg_1077_reg_n_87;
  wire ret_V_2_reg_1077_reg_n_88;
  wire ret_V_2_reg_1077_reg_n_89;
  wire ret_V_2_reg_1077_reg_n_90;
  wire ret_V_2_reg_1077_reg_n_91;
  wire ret_V_2_reg_1077_reg_n_92;
  wire ret_V_3_reg_1108_reg_i_10_n_0;
  wire ret_V_3_reg_1108_reg_i_11_n_0;
  wire ret_V_3_reg_1108_reg_i_12_n_0;
  wire ret_V_3_reg_1108_reg_i_1_n_1;
  wire ret_V_3_reg_1108_reg_i_1_n_2;
  wire ret_V_3_reg_1108_reg_i_1_n_3;
  wire ret_V_3_reg_1108_reg_i_2_n_0;
  wire ret_V_3_reg_1108_reg_i_2_n_1;
  wire ret_V_3_reg_1108_reg_i_2_n_2;
  wire ret_V_3_reg_1108_reg_i_2_n_3;
  wire ret_V_3_reg_1108_reg_i_3_n_0;
  wire ret_V_3_reg_1108_reg_i_3_n_1;
  wire ret_V_3_reg_1108_reg_i_3_n_2;
  wire ret_V_3_reg_1108_reg_i_3_n_3;
  wire ret_V_3_reg_1108_reg_i_4_n_0;
  wire ret_V_3_reg_1108_reg_i_4_n_1;
  wire ret_V_3_reg_1108_reg_i_4_n_2;
  wire ret_V_3_reg_1108_reg_i_4_n_3;
  wire ret_V_3_reg_1108_reg_i_5_n_0;
  wire ret_V_3_reg_1108_reg_i_6_n_0;
  wire ret_V_3_reg_1108_reg_i_7_n_0;
  wire ret_V_3_reg_1108_reg_i_8_n_0;
  wire ret_V_3_reg_1108_reg_i_9_n_0;
  wire ret_V_3_reg_1108_reg_n_100;
  wire ret_V_3_reg_1108_reg_n_101;
  wire ret_V_3_reg_1108_reg_n_102;
  wire ret_V_3_reg_1108_reg_n_103;
  wire ret_V_3_reg_1108_reg_n_104;
  wire ret_V_3_reg_1108_reg_n_105;
  wire ret_V_3_reg_1108_reg_n_74;
  wire ret_V_3_reg_1108_reg_n_75;
  wire ret_V_3_reg_1108_reg_n_76;
  wire ret_V_3_reg_1108_reg_n_77;
  wire ret_V_3_reg_1108_reg_n_78;
  wire ret_V_3_reg_1108_reg_n_79;
  wire ret_V_3_reg_1108_reg_n_80;
  wire ret_V_3_reg_1108_reg_n_81;
  wire ret_V_3_reg_1108_reg_n_82;
  wire ret_V_3_reg_1108_reg_n_83;
  wire ret_V_3_reg_1108_reg_n_84;
  wire ret_V_3_reg_1108_reg_n_85;
  wire ret_V_3_reg_1108_reg_n_86;
  wire ret_V_3_reg_1108_reg_n_87;
  wire ret_V_3_reg_1108_reg_n_88;
  wire ret_V_3_reg_1108_reg_n_89;
  wire ret_V_3_reg_1108_reg_n_90;
  wire ret_V_3_reg_1108_reg_n_91;
  wire ret_V_3_reg_1108_reg_n_92;
  wire ret_V_3_reg_1108_reg_n_93;
  wire ret_V_3_reg_1108_reg_n_94;
  wire ret_V_3_reg_1108_reg_n_95;
  wire ret_V_3_reg_1108_reg_n_96;
  wire ret_V_3_reg_1108_reg_n_97;
  wire ret_V_3_reg_1108_reg_n_98;
  wire ret_V_3_reg_1108_reg_n_99;
  wire ret_V_4_fu_583_p2_n_100;
  wire ret_V_4_fu_583_p2_n_101;
  wire ret_V_4_fu_583_p2_n_102;
  wire ret_V_4_fu_583_p2_n_103;
  wire ret_V_4_fu_583_p2_n_104;
  wire ret_V_4_fu_583_p2_n_105;
  wire ret_V_4_fu_583_p2_n_106;
  wire ret_V_4_fu_583_p2_n_107;
  wire ret_V_4_fu_583_p2_n_108;
  wire ret_V_4_fu_583_p2_n_109;
  wire ret_V_4_fu_583_p2_n_110;
  wire ret_V_4_fu_583_p2_n_111;
  wire ret_V_4_fu_583_p2_n_112;
  wire ret_V_4_fu_583_p2_n_113;
  wire ret_V_4_fu_583_p2_n_114;
  wire ret_V_4_fu_583_p2_n_115;
  wire ret_V_4_fu_583_p2_n_116;
  wire ret_V_4_fu_583_p2_n_117;
  wire ret_V_4_fu_583_p2_n_118;
  wire ret_V_4_fu_583_p2_n_119;
  wire ret_V_4_fu_583_p2_n_120;
  wire ret_V_4_fu_583_p2_n_121;
  wire ret_V_4_fu_583_p2_n_122;
  wire ret_V_4_fu_583_p2_n_123;
  wire ret_V_4_fu_583_p2_n_124;
  wire ret_V_4_fu_583_p2_n_125;
  wire ret_V_4_fu_583_p2_n_126;
  wire ret_V_4_fu_583_p2_n_127;
  wire ret_V_4_fu_583_p2_n_128;
  wire ret_V_4_fu_583_p2_n_129;
  wire ret_V_4_fu_583_p2_n_130;
  wire ret_V_4_fu_583_p2_n_131;
  wire ret_V_4_fu_583_p2_n_132;
  wire ret_V_4_fu_583_p2_n_133;
  wire ret_V_4_fu_583_p2_n_134;
  wire ret_V_4_fu_583_p2_n_135;
  wire ret_V_4_fu_583_p2_n_136;
  wire ret_V_4_fu_583_p2_n_137;
  wire ret_V_4_fu_583_p2_n_138;
  wire ret_V_4_fu_583_p2_n_139;
  wire ret_V_4_fu_583_p2_n_140;
  wire ret_V_4_fu_583_p2_n_141;
  wire ret_V_4_fu_583_p2_n_142;
  wire ret_V_4_fu_583_p2_n_143;
  wire ret_V_4_fu_583_p2_n_144;
  wire ret_V_4_fu_583_p2_n_145;
  wire ret_V_4_fu_583_p2_n_146;
  wire ret_V_4_fu_583_p2_n_147;
  wire ret_V_4_fu_583_p2_n_148;
  wire ret_V_4_fu_583_p2_n_149;
  wire ret_V_4_fu_583_p2_n_150;
  wire ret_V_4_fu_583_p2_n_151;
  wire ret_V_4_fu_583_p2_n_152;
  wire ret_V_4_fu_583_p2_n_153;
  wire ret_V_4_fu_583_p2_n_58;
  wire ret_V_4_fu_583_p2_n_59;
  wire ret_V_4_fu_583_p2_n_60;
  wire ret_V_4_fu_583_p2_n_61;
  wire ret_V_4_fu_583_p2_n_62;
  wire ret_V_4_fu_583_p2_n_63;
  wire ret_V_4_fu_583_p2_n_64;
  wire ret_V_4_fu_583_p2_n_65;
  wire ret_V_4_fu_583_p2_n_66;
  wire ret_V_4_fu_583_p2_n_67;
  wire ret_V_4_fu_583_p2_n_68;
  wire ret_V_4_fu_583_p2_n_69;
  wire ret_V_4_fu_583_p2_n_70;
  wire ret_V_4_fu_583_p2_n_71;
  wire ret_V_4_fu_583_p2_n_72;
  wire ret_V_4_fu_583_p2_n_73;
  wire ret_V_4_fu_583_p2_n_74;
  wire ret_V_4_fu_583_p2_n_75;
  wire ret_V_4_fu_583_p2_n_76;
  wire ret_V_4_fu_583_p2_n_77;
  wire ret_V_4_fu_583_p2_n_78;
  wire ret_V_4_fu_583_p2_n_79;
  wire ret_V_4_fu_583_p2_n_80;
  wire ret_V_4_fu_583_p2_n_81;
  wire ret_V_4_fu_583_p2_n_82;
  wire ret_V_4_fu_583_p2_n_83;
  wire ret_V_4_fu_583_p2_n_84;
  wire ret_V_4_fu_583_p2_n_85;
  wire ret_V_4_fu_583_p2_n_86;
  wire ret_V_4_fu_583_p2_n_87;
  wire ret_V_4_fu_583_p2_n_88;
  wire ret_V_4_fu_583_p2_n_89;
  wire ret_V_4_fu_583_p2_n_90;
  wire ret_V_4_fu_583_p2_n_91;
  wire ret_V_4_fu_583_p2_n_92;
  wire ret_V_4_fu_583_p2_n_93;
  wire ret_V_4_fu_583_p2_n_94;
  wire ret_V_4_fu_583_p2_n_95;
  wire ret_V_4_fu_583_p2_n_96;
  wire ret_V_4_fu_583_p2_n_97;
  wire ret_V_4_fu_583_p2_n_98;
  wire ret_V_4_fu_583_p2_n_99;
  wire [31:0]ret_V_4_reg_1113_reg__0;
  wire ret_V_4_reg_1113_reg_n_58;
  wire ret_V_4_reg_1113_reg_n_59;
  wire ret_V_4_reg_1113_reg_n_60;
  wire ret_V_4_reg_1113_reg_n_61;
  wire ret_V_4_reg_1113_reg_n_62;
  wire ret_V_4_reg_1113_reg_n_63;
  wire ret_V_4_reg_1113_reg_n_64;
  wire ret_V_4_reg_1113_reg_n_65;
  wire ret_V_4_reg_1113_reg_n_66;
  wire ret_V_4_reg_1113_reg_n_67;
  wire ret_V_4_reg_1113_reg_n_68;
  wire ret_V_4_reg_1113_reg_n_69;
  wire ret_V_4_reg_1113_reg_n_70;
  wire ret_V_4_reg_1113_reg_n_71;
  wire ret_V_4_reg_1113_reg_n_72;
  wire ret_V_4_reg_1113_reg_n_73;
  wire ret_V_4_reg_1113_reg_n_74;
  wire ret_V_4_reg_1113_reg_n_75;
  wire ret_V_4_reg_1113_reg_n_76;
  wire ret_V_4_reg_1113_reg_n_77;
  wire ret_V_4_reg_1113_reg_n_78;
  wire ret_V_4_reg_1113_reg_n_79;
  wire ret_V_4_reg_1113_reg_n_80;
  wire ret_V_4_reg_1113_reg_n_81;
  wire ret_V_4_reg_1113_reg_n_82;
  wire ret_V_4_reg_1113_reg_n_83;
  wire ret_V_4_reg_1113_reg_n_84;
  wire ret_V_4_reg_1113_reg_n_85;
  wire ret_V_4_reg_1113_reg_n_86;
  wire ret_V_4_reg_1113_reg_n_87;
  wire ret_V_4_reg_1113_reg_n_88;
  wire ret_V_4_reg_1113_reg_n_89;
  wire ret_V_4_reg_1113_reg_n_90;
  wire [31:0]ret_V_5_reg_250;
  wire [15:0]rhs_V_7_cast_reg_1052;
  wire [7:0]rhs_V_fu_416_p1;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire start0;
  wire [31:0]sum_2_reg_1192;
  wire [31:0]sum_3_be_reg_340;
  wire \sum_3_be_reg_340[0]_i_1_n_0 ;
  wire \sum_3_be_reg_340[0]_i_2_n_0 ;
  wire \sum_3_be_reg_340[10]_i_1_n_0 ;
  wire \sum_3_be_reg_340[10]_i_2_n_0 ;
  wire \sum_3_be_reg_340[11]_i_1_n_0 ;
  wire \sum_3_be_reg_340[11]_i_2_n_0 ;
  wire \sum_3_be_reg_340[12]_i_1_n_0 ;
  wire \sum_3_be_reg_340[12]_i_2_n_0 ;
  wire \sum_3_be_reg_340[13]_i_1_n_0 ;
  wire \sum_3_be_reg_340[13]_i_2_n_0 ;
  wire \sum_3_be_reg_340[14]_i_1_n_0 ;
  wire \sum_3_be_reg_340[14]_i_2_n_0 ;
  wire \sum_3_be_reg_340[15]_i_1_n_0 ;
  wire \sum_3_be_reg_340[15]_i_2_n_0 ;
  wire \sum_3_be_reg_340[16]_i_1_n_0 ;
  wire \sum_3_be_reg_340[16]_i_2_n_0 ;
  wire \sum_3_be_reg_340[17]_i_1_n_0 ;
  wire \sum_3_be_reg_340[17]_i_2_n_0 ;
  wire \sum_3_be_reg_340[18]_i_1_n_0 ;
  wire \sum_3_be_reg_340[18]_i_2_n_0 ;
  wire \sum_3_be_reg_340[19]_i_1_n_0 ;
  wire \sum_3_be_reg_340[19]_i_2_n_0 ;
  wire \sum_3_be_reg_340[1]_i_1_n_0 ;
  wire \sum_3_be_reg_340[1]_i_2_n_0 ;
  wire \sum_3_be_reg_340[20]_i_1_n_0 ;
  wire \sum_3_be_reg_340[20]_i_2_n_0 ;
  wire \sum_3_be_reg_340[21]_i_1_n_0 ;
  wire \sum_3_be_reg_340[21]_i_2_n_0 ;
  wire \sum_3_be_reg_340[22]_i_1_n_0 ;
  wire \sum_3_be_reg_340[22]_i_2_n_0 ;
  wire \sum_3_be_reg_340[23]_i_1_n_0 ;
  wire \sum_3_be_reg_340[23]_i_2_n_0 ;
  wire \sum_3_be_reg_340[24]_i_1_n_0 ;
  wire \sum_3_be_reg_340[24]_i_2_n_0 ;
  wire \sum_3_be_reg_340[25]_i_1_n_0 ;
  wire \sum_3_be_reg_340[25]_i_2_n_0 ;
  wire \sum_3_be_reg_340[26]_i_1_n_0 ;
  wire \sum_3_be_reg_340[26]_i_2_n_0 ;
  wire \sum_3_be_reg_340[27]_i_1_n_0 ;
  wire \sum_3_be_reg_340[27]_i_2_n_0 ;
  wire \sum_3_be_reg_340[28]_i_1_n_0 ;
  wire \sum_3_be_reg_340[28]_i_2_n_0 ;
  wire \sum_3_be_reg_340[29]_i_1_n_0 ;
  wire \sum_3_be_reg_340[29]_i_2_n_0 ;
  wire \sum_3_be_reg_340[2]_i_1_n_0 ;
  wire \sum_3_be_reg_340[2]_i_2_n_0 ;
  wire \sum_3_be_reg_340[30]_i_1_n_0 ;
  wire \sum_3_be_reg_340[30]_i_2_n_0 ;
  wire \sum_3_be_reg_340[31]_i_10_n_0 ;
  wire \sum_3_be_reg_340[31]_i_11_n_0 ;
  wire \sum_3_be_reg_340[31]_i_12_n_0 ;
  wire \sum_3_be_reg_340[31]_i_13_n_0 ;
  wire \sum_3_be_reg_340[31]_i_14_n_0 ;
  wire \sum_3_be_reg_340[31]_i_15_n_0 ;
  wire \sum_3_be_reg_340[31]_i_16_n_0 ;
  wire \sum_3_be_reg_340[31]_i_17_n_0 ;
  wire \sum_3_be_reg_340[31]_i_18_n_0 ;
  wire \sum_3_be_reg_340[31]_i_19_n_0 ;
  wire \sum_3_be_reg_340[31]_i_1_n_0 ;
  wire \sum_3_be_reg_340[31]_i_20_n_0 ;
  wire \sum_3_be_reg_340[31]_i_21_n_0 ;
  wire \sum_3_be_reg_340[31]_i_22_n_0 ;
  wire \sum_3_be_reg_340[31]_i_23_n_0 ;
  wire \sum_3_be_reg_340[31]_i_24_n_0 ;
  wire \sum_3_be_reg_340[31]_i_25_n_0 ;
  wire \sum_3_be_reg_340[31]_i_26_n_0 ;
  wire \sum_3_be_reg_340[31]_i_27_n_0 ;
  wire \sum_3_be_reg_340[31]_i_28_n_0 ;
  wire \sum_3_be_reg_340[31]_i_29_n_0 ;
  wire \sum_3_be_reg_340[31]_i_2_n_0 ;
  wire \sum_3_be_reg_340[31]_i_30_n_0 ;
  wire \sum_3_be_reg_340[31]_i_31_n_0 ;
  wire \sum_3_be_reg_340[31]_i_32_n_0 ;
  wire \sum_3_be_reg_340[31]_i_33_n_0 ;
  wire \sum_3_be_reg_340[31]_i_34_n_0 ;
  wire \sum_3_be_reg_340[31]_i_35_n_0 ;
  wire \sum_3_be_reg_340[31]_i_3_n_0 ;
  wire \sum_3_be_reg_340[31]_i_4_n_0 ;
  wire \sum_3_be_reg_340[31]_i_5_n_0 ;
  wire \sum_3_be_reg_340[31]_i_6_n_0 ;
  wire \sum_3_be_reg_340[31]_i_7_n_0 ;
  wire \sum_3_be_reg_340[31]_i_8_n_0 ;
  wire \sum_3_be_reg_340[31]_i_9_n_0 ;
  wire \sum_3_be_reg_340[3]_i_1_n_0 ;
  wire \sum_3_be_reg_340[3]_i_2_n_0 ;
  wire \sum_3_be_reg_340[4]_i_1_n_0 ;
  wire \sum_3_be_reg_340[4]_i_2_n_0 ;
  wire \sum_3_be_reg_340[5]_i_1_n_0 ;
  wire \sum_3_be_reg_340[5]_i_2_n_0 ;
  wire \sum_3_be_reg_340[6]_i_1_n_0 ;
  wire \sum_3_be_reg_340[6]_i_2_n_0 ;
  wire \sum_3_be_reg_340[7]_i_1_n_0 ;
  wire \sum_3_be_reg_340[7]_i_2_n_0 ;
  wire \sum_3_be_reg_340[8]_i_1_n_0 ;
  wire \sum_3_be_reg_340[8]_i_2_n_0 ;
  wire \sum_3_be_reg_340[9]_i_1_n_0 ;
  wire \sum_3_be_reg_340[9]_i_2_n_0 ;
  wire \sum_3_reg_317[0]_i_1_n_0 ;
  wire \sum_3_reg_317[10]_i_1_n_0 ;
  wire \sum_3_reg_317[11]_i_1_n_0 ;
  wire \sum_3_reg_317[12]_i_1_n_0 ;
  wire \sum_3_reg_317[13]_i_1_n_0 ;
  wire \sum_3_reg_317[14]_i_1_n_0 ;
  wire \sum_3_reg_317[15]_i_1_n_0 ;
  wire \sum_3_reg_317[16]_i_1_n_0 ;
  wire \sum_3_reg_317[17]_i_1_n_0 ;
  wire \sum_3_reg_317[18]_i_1_n_0 ;
  wire \sum_3_reg_317[19]_i_1_n_0 ;
  wire \sum_3_reg_317[1]_i_1_n_0 ;
  wire \sum_3_reg_317[20]_i_1_n_0 ;
  wire \sum_3_reg_317[21]_i_1_n_0 ;
  wire \sum_3_reg_317[22]_i_1_n_0 ;
  wire \sum_3_reg_317[23]_i_1_n_0 ;
  wire \sum_3_reg_317[24]_i_1_n_0 ;
  wire \sum_3_reg_317[25]_i_1_n_0 ;
  wire \sum_3_reg_317[26]_i_1_n_0 ;
  wire \sum_3_reg_317[27]_i_1_n_0 ;
  wire \sum_3_reg_317[28]_i_1_n_0 ;
  wire \sum_3_reg_317[29]_i_1_n_0 ;
  wire \sum_3_reg_317[2]_i_1_n_0 ;
  wire \sum_3_reg_317[30]_i_1_n_0 ;
  wire \sum_3_reg_317[31]_i_1_n_0 ;
  wire \sum_3_reg_317[3]_i_1_n_0 ;
  wire \sum_3_reg_317[4]_i_1_n_0 ;
  wire \sum_3_reg_317[5]_i_1_n_0 ;
  wire \sum_3_reg_317[6]_i_1_n_0 ;
  wire \sum_3_reg_317[7]_i_1_n_0 ;
  wire \sum_3_reg_317[8]_i_1_n_0 ;
  wire \sum_3_reg_317[9]_i_1_n_0 ;
  wire \sum_3_reg_317_reg_n_0_[0] ;
  wire \sum_3_reg_317_reg_n_0_[10] ;
  wire \sum_3_reg_317_reg_n_0_[11] ;
  wire \sum_3_reg_317_reg_n_0_[12] ;
  wire \sum_3_reg_317_reg_n_0_[13] ;
  wire \sum_3_reg_317_reg_n_0_[14] ;
  wire \sum_3_reg_317_reg_n_0_[15] ;
  wire \sum_3_reg_317_reg_n_0_[16] ;
  wire \sum_3_reg_317_reg_n_0_[17] ;
  wire \sum_3_reg_317_reg_n_0_[18] ;
  wire \sum_3_reg_317_reg_n_0_[19] ;
  wire \sum_3_reg_317_reg_n_0_[1] ;
  wire \sum_3_reg_317_reg_n_0_[20] ;
  wire \sum_3_reg_317_reg_n_0_[21] ;
  wire \sum_3_reg_317_reg_n_0_[22] ;
  wire \sum_3_reg_317_reg_n_0_[2] ;
  wire \sum_3_reg_317_reg_n_0_[31] ;
  wire \sum_3_reg_317_reg_n_0_[3] ;
  wire \sum_3_reg_317_reg_n_0_[4] ;
  wire \sum_3_reg_317_reg_n_0_[5] ;
  wire \sum_3_reg_317_reg_n_0_[6] ;
  wire \sum_3_reg_317_reg_n_0_[7] ;
  wire \sum_3_reg_317_reg_n_0_[8] ;
  wire \sum_3_reg_317_reg_n_0_[9] ;
  wire [31:0]sum_5_reg_356;
  wire \sum_5_reg_356[31]_i_1_n_0 ;
  wire [7:0]tmp_12_fu_763_p4;
  wire tmp_17_reg_1166;
  wire [7:0]tmp_19_fu_657_p4;
  wire [7:0]tmp_21_fu_674_p4;
  wire tmp_26_reg_1161;
  wire [29:0]tmp_2_reg_945;
  wire [29:0]tmp_30_cast_reg_979;
  wire [29:0]tmp_31_cast_reg_984;
  wire [29:0]tmp_3_reg_950;
  wire [15:0]tmp_4_reg_996;
  wire tmp_6_fu_440_p2;
  wire tmp_6_reg_1001;
  wire [29:0]tmp_8_fu_862_p2;
  wire [29:0]tmp_8_reg_1202;
  wire \tmp_8_reg_1202[11]_i_2_n_0 ;
  wire \tmp_8_reg_1202[11]_i_3_n_0 ;
  wire \tmp_8_reg_1202[11]_i_4_n_0 ;
  wire \tmp_8_reg_1202[11]_i_5_n_0 ;
  wire \tmp_8_reg_1202[11]_i_6_n_0 ;
  wire \tmp_8_reg_1202[11]_i_7_n_0 ;
  wire \tmp_8_reg_1202[11]_i_8_n_0 ;
  wire \tmp_8_reg_1202[11]_i_9_n_0 ;
  wire \tmp_8_reg_1202[15]_i_2_n_0 ;
  wire \tmp_8_reg_1202[15]_i_3_n_0 ;
  wire \tmp_8_reg_1202[15]_i_4_n_0 ;
  wire \tmp_8_reg_1202[15]_i_5_n_0 ;
  wire \tmp_8_reg_1202[15]_i_6_n_0 ;
  wire \tmp_8_reg_1202[15]_i_7_n_0 ;
  wire \tmp_8_reg_1202[15]_i_8_n_0 ;
  wire \tmp_8_reg_1202[15]_i_9_n_0 ;
  wire \tmp_8_reg_1202[19]_i_2_n_0 ;
  wire \tmp_8_reg_1202[19]_i_3_n_0 ;
  wire \tmp_8_reg_1202[19]_i_4_n_0 ;
  wire \tmp_8_reg_1202[19]_i_5_n_0 ;
  wire \tmp_8_reg_1202[19]_i_6_n_0 ;
  wire \tmp_8_reg_1202[19]_i_7_n_0 ;
  wire \tmp_8_reg_1202[19]_i_8_n_0 ;
  wire \tmp_8_reg_1202[19]_i_9_n_0 ;
  wire \tmp_8_reg_1202[23]_i_2_n_0 ;
  wire \tmp_8_reg_1202[23]_i_3_n_0 ;
  wire \tmp_8_reg_1202[23]_i_4_n_0 ;
  wire \tmp_8_reg_1202[23]_i_5_n_0 ;
  wire \tmp_8_reg_1202[23]_i_6_n_0 ;
  wire \tmp_8_reg_1202[23]_i_7_n_0 ;
  wire \tmp_8_reg_1202[23]_i_8_n_0 ;
  wire \tmp_8_reg_1202[23]_i_9_n_0 ;
  wire \tmp_8_reg_1202[27]_i_2_n_0 ;
  wire \tmp_8_reg_1202[27]_i_3_n_0 ;
  wire \tmp_8_reg_1202[27]_i_4_n_0 ;
  wire \tmp_8_reg_1202[27]_i_5_n_0 ;
  wire \tmp_8_reg_1202[27]_i_6_n_0 ;
  wire \tmp_8_reg_1202[27]_i_7_n_0 ;
  wire \tmp_8_reg_1202[27]_i_8_n_0 ;
  wire \tmp_8_reg_1202[27]_i_9_n_0 ;
  wire \tmp_8_reg_1202[29]_i_2_n_0 ;
  wire \tmp_8_reg_1202[29]_i_3_n_0 ;
  wire \tmp_8_reg_1202[29]_i_4_n_0 ;
  wire \tmp_8_reg_1202[3]_i_2_n_0 ;
  wire \tmp_8_reg_1202[3]_i_3_n_0 ;
  wire \tmp_8_reg_1202[3]_i_4_n_0 ;
  wire \tmp_8_reg_1202[3]_i_5_n_0 ;
  wire \tmp_8_reg_1202[3]_i_6_n_0 ;
  wire \tmp_8_reg_1202[3]_i_7_n_0 ;
  wire \tmp_8_reg_1202[3]_i_8_n_0 ;
  wire \tmp_8_reg_1202[7]_i_2_n_0 ;
  wire \tmp_8_reg_1202[7]_i_3_n_0 ;
  wire \tmp_8_reg_1202[7]_i_4_n_0 ;
  wire \tmp_8_reg_1202[7]_i_5_n_0 ;
  wire \tmp_8_reg_1202[7]_i_6_n_0 ;
  wire \tmp_8_reg_1202[7]_i_7_n_0 ;
  wire \tmp_8_reg_1202[7]_i_8_n_0 ;
  wire \tmp_8_reg_1202[7]_i_9_n_0 ;
  wire \tmp_8_reg_1202_reg[11]_i_1_n_0 ;
  wire \tmp_8_reg_1202_reg[11]_i_1_n_1 ;
  wire \tmp_8_reg_1202_reg[11]_i_1_n_2 ;
  wire \tmp_8_reg_1202_reg[11]_i_1_n_3 ;
  wire \tmp_8_reg_1202_reg[15]_i_1_n_0 ;
  wire \tmp_8_reg_1202_reg[15]_i_1_n_1 ;
  wire \tmp_8_reg_1202_reg[15]_i_1_n_2 ;
  wire \tmp_8_reg_1202_reg[15]_i_1_n_3 ;
  wire \tmp_8_reg_1202_reg[19]_i_1_n_0 ;
  wire \tmp_8_reg_1202_reg[19]_i_1_n_1 ;
  wire \tmp_8_reg_1202_reg[19]_i_1_n_2 ;
  wire \tmp_8_reg_1202_reg[19]_i_1_n_3 ;
  wire \tmp_8_reg_1202_reg[23]_i_1_n_0 ;
  wire \tmp_8_reg_1202_reg[23]_i_1_n_1 ;
  wire \tmp_8_reg_1202_reg[23]_i_1_n_2 ;
  wire \tmp_8_reg_1202_reg[23]_i_1_n_3 ;
  wire \tmp_8_reg_1202_reg[27]_i_1_n_0 ;
  wire \tmp_8_reg_1202_reg[27]_i_1_n_1 ;
  wire \tmp_8_reg_1202_reg[27]_i_1_n_2 ;
  wire \tmp_8_reg_1202_reg[27]_i_1_n_3 ;
  wire \tmp_8_reg_1202_reg[29]_i_1_n_3 ;
  wire \tmp_8_reg_1202_reg[3]_i_1_n_0 ;
  wire \tmp_8_reg_1202_reg[3]_i_1_n_1 ;
  wire \tmp_8_reg_1202_reg[3]_i_1_n_2 ;
  wire \tmp_8_reg_1202_reg[3]_i_1_n_3 ;
  wire \tmp_8_reg_1202_reg[7]_i_1_n_0 ;
  wire \tmp_8_reg_1202_reg[7]_i_1_n_1 ;
  wire \tmp_8_reg_1202_reg[7]_i_1_n_2 ;
  wire \tmp_8_reg_1202_reg[7]_i_1_n_3 ;
  wire [31:0]tmp_s_reg_1019;
  wire [3:2]\NLW_ap_CS_fsm_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[22]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[23]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[23]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_c_reg_1047_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_c_reg_1047_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_reg_1207_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_1207_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_1072_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_1072_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_j_reg_1095_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_1095_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_next_mul1_reg_1059_reg__0_i_1_CO_UNCONNECTED;
  wire [3:3]\NLW_next_mul2_reg_1064_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul9_reg_1082_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_1087_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_1087_reg[29]_i_1_O_UNCONNECTED ;
  wire NLW_ret_V_2_fu_529_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_V_2_fu_529_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_V_2_fu_529_p2_OVERFLOW_UNCONNECTED;
  wire NLW_ret_V_2_fu_529_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_V_2_fu_529_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_V_2_fu_529_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_V_2_fu_529_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_V_2_fu_529_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_V_2_fu_529_p2_CARRYOUT_UNCONNECTED;
  wire NLW_ret_V_2_reg_1077_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_V_2_reg_1077_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_V_2_reg_1077_reg_OVERFLOW_UNCONNECTED;
  wire NLW_ret_V_2_reg_1077_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_V_2_reg_1077_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_V_2_reg_1077_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_V_2_reg_1077_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_V_2_reg_1077_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_V_2_reg_1077_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_ret_V_2_reg_1077_reg_PCOUT_UNCONNECTED;
  wire NLW_ret_V_3_reg_1108_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_V_3_reg_1108_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_V_3_reg_1108_reg_OVERFLOW_UNCONNECTED;
  wire NLW_ret_V_3_reg_1108_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_V_3_reg_1108_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_V_3_reg_1108_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_V_3_reg_1108_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_V_3_reg_1108_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_V_3_reg_1108_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ret_V_3_reg_1108_reg_P_UNCONNECTED;
  wire [47:0]NLW_ret_V_3_reg_1108_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_ret_V_3_reg_1108_reg_i_1_CO_UNCONNECTED;
  wire NLW_ret_V_4_fu_583_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_V_4_fu_583_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_V_4_fu_583_p2_OVERFLOW_UNCONNECTED;
  wire NLW_ret_V_4_fu_583_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_V_4_fu_583_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_V_4_fu_583_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_V_4_fu_583_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_V_4_fu_583_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_V_4_fu_583_p2_CARRYOUT_UNCONNECTED;
  wire NLW_ret_V_4_reg_1113_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_V_4_reg_1113_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_V_4_reg_1113_reg_OVERFLOW_UNCONNECTED;
  wire NLW_ret_V_4_reg_1113_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_V_4_reg_1113_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_V_4_reg_1113_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_V_4_reg_1113_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_V_4_reg_1113_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_V_4_reg_1113_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_ret_V_4_reg_1113_reg_PCOUT_UNCONNECTED;
  wire NLW_ret_V_reg_969_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_V_reg_969_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_V_reg_969_reg_OVERFLOW_UNCONNECTED;
  wire NLW_ret_V_reg_969_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_V_reg_969_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_V_reg_969_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_V_reg_969_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_V_reg_969_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_V_reg_969_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_ret_V_reg_969_reg_P_UNCONNECTED;
  wire [47:0]NLW_ret_V_reg_969_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_tmp_8_reg_1202_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_8_reg_1202_reg[29]_i_1_O_UNCONNECTED ;

  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  FDRE \CHin_V_read_reg_938_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[0]),
        .Q(CHin_V_read_reg_938[0]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[10]),
        .Q(CHin_V_read_reg_938[10]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[11]),
        .Q(CHin_V_read_reg_938[11]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[12]),
        .Q(CHin_V_read_reg_938[12]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[13]),
        .Q(CHin_V_read_reg_938[13]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[14]),
        .Q(CHin_V_read_reg_938[14]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[15]),
        .Q(CHin_V_read_reg_938[15]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[1]),
        .Q(CHin_V_read_reg_938[1]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[2]),
        .Q(CHin_V_read_reg_938[2]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[3]),
        .Q(CHin_V_read_reg_938[3]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[4]),
        .Q(CHin_V_read_reg_938[4]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[5]),
        .Q(CHin_V_read_reg_938[5]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[6]),
        .Q(CHin_V_read_reg_938[6]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[7]),
        .Q(CHin_V_read_reg_938[7]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[8]),
        .Q(CHin_V_read_reg_938[8]),
        .R(1'b0));
  FDRE \CHin_V_read_reg_938_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(CHin_V[9]),
        .Q(CHin_V_read_reg_938[9]),
        .R(1'b0));
  GND GND
       (.G(\<const0> ));
  FDRE \Kx_V_read_reg_922_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(lhs_V_fu_406_p1[0]),
        .Q(Kx_V_read_reg_922[0]),
        .R(1'b0));
  FDRE \Kx_V_read_reg_922_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(lhs_V_fu_406_p1[1]),
        .Q(Kx_V_read_reg_922[1]),
        .R(1'b0));
  FDRE \Kx_V_read_reg_922_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(lhs_V_fu_406_p1[2]),
        .Q(Kx_V_read_reg_922[2]),
        .R(1'b0));
  FDRE \Kx_V_read_reg_922_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(lhs_V_fu_406_p1[3]),
        .Q(Kx_V_read_reg_922[3]),
        .R(1'b0));
  FDRE \Kx_V_read_reg_922_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(lhs_V_fu_406_p1[4]),
        .Q(Kx_V_read_reg_922[4]),
        .R(1'b0));
  FDRE \Kx_V_read_reg_922_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(lhs_V_fu_406_p1[5]),
        .Q(Kx_V_read_reg_922[5]),
        .R(1'b0));
  FDRE \Kx_V_read_reg_922_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(lhs_V_fu_406_p1[6]),
        .Q(Kx_V_read_reg_922[6]),
        .R(1'b0));
  FDRE \Kx_V_read_reg_922_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(lhs_V_fu_406_p1[7]),
        .Q(Kx_V_read_reg_922[7]),
        .R(1'b0));
  FDRE \Ky_V_read_reg_917_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(rhs_V_fu_416_p1[0]),
        .Q(Ky_V_read_reg_917[0]),
        .R(1'b0));
  FDRE \Ky_V_read_reg_917_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(rhs_V_fu_416_p1[1]),
        .Q(Ky_V_read_reg_917[1]),
        .R(1'b0));
  FDRE \Ky_V_read_reg_917_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(rhs_V_fu_416_p1[2]),
        .Q(Ky_V_read_reg_917[2]),
        .R(1'b0));
  FDRE \Ky_V_read_reg_917_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(rhs_V_fu_416_p1[3]),
        .Q(Ky_V_read_reg_917[3]),
        .R(1'b0));
  FDRE \Ky_V_read_reg_917_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(rhs_V_fu_416_p1[4]),
        .Q(Ky_V_read_reg_917[4]),
        .R(1'b0));
  FDRE \Ky_V_read_reg_917_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(rhs_V_fu_416_p1[5]),
        .Q(Ky_V_read_reg_917[5]),
        .R(1'b0));
  FDRE \Ky_V_read_reg_917_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(rhs_V_fu_416_p1[6]),
        .Q(Ky_V_read_reg_917[6]),
        .R(1'b0));
  FDRE \Ky_V_read_reg_917_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(rhs_V_fu_416_p1[7]),
        .Q(Ky_V_read_reg_917[7]),
        .R(1'b0));
  design_1_Pool_0_1_Pool_AXILiteS_s_axi Pool_AXILiteS_s_axi_U
       (.CO(exitcond1_fu_489_p2),
        .D(mode_V),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q(Hin_V),
        .\ap_CS_fsm[1]_i_2_0 ({ap_CS_fsm_state53,ap_CS_fsm_state52,ap_CS_fsm_state46,\ap_CS_fsm_reg_n_0_[44] ,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state28,ap_CS_fsm_state25,ap_CS_fsm_state21,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_3_n_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_4_n_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_5_n_0 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm[1]_i_6_n_0 ),
        .\ap_CS_fsm_reg[1]_3 (\ap_CS_fsm[1]_i_8_n_0 ),
        .\ap_CS_fsm_reg[51] (ap_NS_fsm[1:0]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_fu_410_ap_start(grp_fu_410_ap_start),
        .\int_CHin_V_reg[15]_0 (CHin_V),
        .\int_Kx_V_reg[7]_0 (lhs_V_fu_406_p1),
        .\int_Ky_V_reg[7]_0 (rhs_V_fu_416_p1),
        .\int_Win_V_reg[15]_0 (Win_V),
        .int_ap_start_reg_i_2_0({\op_assign_reg_216_reg_n_0_[15] ,\op_assign_reg_216_reg_n_0_[14] ,\op_assign_reg_216_reg_n_0_[13] ,\op_assign_reg_216_reg_n_0_[12] ,\op_assign_reg_216_reg_n_0_[11] ,\op_assign_reg_216_reg_n_0_[10] ,\op_assign_reg_216_reg_n_0_[9] ,\op_assign_reg_216_reg_n_0_[8] ,\op_assign_reg_216_reg_n_0_[7] ,\op_assign_reg_216_reg_n_0_[6] ,\op_assign_reg_216_reg_n_0_[5] ,\op_assign_reg_216_reg_n_0_[4] ,\op_assign_reg_216_reg_n_0_[3] ,\op_assign_reg_216_reg_n_0_[2] ,\op_assign_reg_216_reg_n_0_[1] ,\op_assign_reg_216_reg_n_0_[0] }),
        .int_ap_start_reg_i_2_1(CHin_V_read_reg_938),
        .\int_feature_in_reg[31]_0 (feature_in),
        .\int_feature_out_reg[31]_0 (feature_out),
        .interrupt(interrupt),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  design_1_Pool_0_1_Pool_fadd_32ns_32bkb Pool_fadd_32ns_32bkb_U1
       (.D(r_tdata),
        .Q({\sum_3_reg_317_reg_n_0_[31] ,tmp_19_fu_657_p4,\sum_3_reg_317_reg_n_0_[22] ,\sum_3_reg_317_reg_n_0_[21] ,\sum_3_reg_317_reg_n_0_[20] ,\sum_3_reg_317_reg_n_0_[19] ,\sum_3_reg_317_reg_n_0_[18] ,\sum_3_reg_317_reg_n_0_[17] ,\sum_3_reg_317_reg_n_0_[16] ,\sum_3_reg_317_reg_n_0_[15] ,\sum_3_reg_317_reg_n_0_[14] ,\sum_3_reg_317_reg_n_0_[13] ,\sum_3_reg_317_reg_n_0_[12] ,\sum_3_reg_317_reg_n_0_[11] ,\sum_3_reg_317_reg_n_0_[10] ,\sum_3_reg_317_reg_n_0_[9] ,\sum_3_reg_317_reg_n_0_[8] ,\sum_3_reg_317_reg_n_0_[7] ,\sum_3_reg_317_reg_n_0_[6] ,\sum_3_reg_317_reg_n_0_[5] ,\sum_3_reg_317_reg_n_0_[4] ,\sum_3_reg_317_reg_n_0_[3] ,\sum_3_reg_317_reg_n_0_[2] ,\sum_3_reg_317_reg_n_0_[1] ,\sum_3_reg_317_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .\din1_buf1_reg[31]_0 (gmem_addr_1_read_reg_1187));
  design_1_Pool_0_1_Pool_fcmp_32ns_32eOg Pool_fcmp_32ns_32eOg_U4
       (.Q({\sum_3_reg_317_reg_n_0_[31] ,tmp_19_fu_657_p4,\sum_3_reg_317_reg_n_0_[22] ,\sum_3_reg_317_reg_n_0_[21] ,\sum_3_reg_317_reg_n_0_[20] ,\sum_3_reg_317_reg_n_0_[19] ,\sum_3_reg_317_reg_n_0_[18] ,\sum_3_reg_317_reg_n_0_[17] ,\sum_3_reg_317_reg_n_0_[16] ,\sum_3_reg_317_reg_n_0_[15] ,\sum_3_reg_317_reg_n_0_[14] ,\sum_3_reg_317_reg_n_0_[13] ,\sum_3_reg_317_reg_n_0_[12] ,\sum_3_reg_317_reg_n_0_[11] ,\sum_3_reg_317_reg_n_0_[10] ,\sum_3_reg_317_reg_n_0_[9] ,\sum_3_reg_317_reg_n_0_[8] ,\sum_3_reg_317_reg_n_0_[7] ,\sum_3_reg_317_reg_n_0_[6] ,\sum_3_reg_317_reg_n_0_[5] ,\sum_3_reg_317_reg_n_0_[4] ,\sum_3_reg_317_reg_n_0_[3] ,\sum_3_reg_317_reg_n_0_[2] ,\sum_3_reg_317_reg_n_0_[1] ,\sum_3_reg_317_reg_n_0_[0] }),
        .U0({\gmem_addr_2_read_reg_1154_reg_n_0_[31] ,tmp_12_fu_763_p4,\gmem_addr_2_read_reg_1154_reg_n_0_[22] ,\gmem_addr_2_read_reg_1154_reg_n_0_[21] ,\gmem_addr_2_read_reg_1154_reg_n_0_[20] ,\gmem_addr_2_read_reg_1154_reg_n_0_[19] ,\gmem_addr_2_read_reg_1154_reg_n_0_[18] ,\gmem_addr_2_read_reg_1154_reg_n_0_[17] ,\gmem_addr_2_read_reg_1154_reg_n_0_[16] ,\gmem_addr_2_read_reg_1154_reg_n_0_[15] ,\gmem_addr_2_read_reg_1154_reg_n_0_[14] ,\gmem_addr_2_read_reg_1154_reg_n_0_[13] ,\gmem_addr_2_read_reg_1154_reg_n_0_[12] ,\gmem_addr_2_read_reg_1154_reg_n_0_[11] ,\gmem_addr_2_read_reg_1154_reg_n_0_[10] ,\gmem_addr_2_read_reg_1154_reg_n_0_[9] ,\gmem_addr_2_read_reg_1154_reg_n_0_[8] ,\gmem_addr_2_read_reg_1154_reg_n_0_[7] ,\gmem_addr_2_read_reg_1154_reg_n_0_[6] ,\gmem_addr_2_read_reg_1154_reg_n_0_[5] ,\gmem_addr_2_read_reg_1154_reg_n_0_[4] ,\gmem_addr_2_read_reg_1154_reg_n_0_[3] ,\gmem_addr_2_read_reg_1154_reg_n_0_[2] ,\gmem_addr_2_read_reg_1154_reg_n_0_[1] ,\gmem_addr_2_read_reg_1154_reg_n_0_[0] }),
        .U0_0({\gmem_addr_3_read_reg_1147_reg_n_0_[31] ,tmp_21_fu_674_p4,\gmem_addr_3_read_reg_1147_reg_n_0_[22] ,\gmem_addr_3_read_reg_1147_reg_n_0_[21] ,\gmem_addr_3_read_reg_1147_reg_n_0_[20] ,\gmem_addr_3_read_reg_1147_reg_n_0_[19] ,\gmem_addr_3_read_reg_1147_reg_n_0_[18] ,\gmem_addr_3_read_reg_1147_reg_n_0_[17] ,\gmem_addr_3_read_reg_1147_reg_n_0_[16] ,\gmem_addr_3_read_reg_1147_reg_n_0_[15] ,\gmem_addr_3_read_reg_1147_reg_n_0_[14] ,\gmem_addr_3_read_reg_1147_reg_n_0_[13] ,\gmem_addr_3_read_reg_1147_reg_n_0_[12] ,\gmem_addr_3_read_reg_1147_reg_n_0_[11] ,\gmem_addr_3_read_reg_1147_reg_n_0_[10] ,\gmem_addr_3_read_reg_1147_reg_n_0_[9] ,\gmem_addr_3_read_reg_1147_reg_n_0_[8] ,\gmem_addr_3_read_reg_1147_reg_n_0_[7] ,\gmem_addr_3_read_reg_1147_reg_n_0_[6] ,\gmem_addr_3_read_reg_1147_reg_n_0_[5] ,\gmem_addr_3_read_reg_1147_reg_n_0_[4] ,\gmem_addr_3_read_reg_1147_reg_n_0_[3] ,\gmem_addr_3_read_reg_1147_reg_n_0_[2] ,\gmem_addr_3_read_reg_1147_reg_n_0_[1] ,\gmem_addr_3_read_reg_1147_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[35] (Pool_fcmp_32ns_32eOg_U4_n_0),
        .\ap_CS_fsm_reg[35]_0 (Pool_fcmp_32ns_32eOg_U4_n_1),
        .tmp_17_reg_1166(tmp_17_reg_1166),
        .tmp_26_reg_1161(tmp_26_reg_1161),
        .\tmp_26_reg_1161_reg[0] (mode_V_read_reg_911),
        .\tmp_26_reg_1161_reg[0]_0 (ap_CS_fsm_state36));
  design_1_Pool_0_1_Pool_fdiv_32ns_32cud Pool_fdiv_32ns_32cud_U2
       (.D({Pool_fdiv_32ns_32cud_U2_n_0,Pool_fdiv_32ns_32cud_U2_n_1,Pool_fdiv_32ns_32cud_U2_n_2,Pool_fdiv_32ns_32cud_U2_n_3,Pool_fdiv_32ns_32cud_U2_n_4,Pool_fdiv_32ns_32cud_U2_n_5,Pool_fdiv_32ns_32cud_U2_n_6,Pool_fdiv_32ns_32cud_U2_n_7,Pool_fdiv_32ns_32cud_U2_n_8,Pool_fdiv_32ns_32cud_U2_n_9,Pool_fdiv_32ns_32cud_U2_n_10,Pool_fdiv_32ns_32cud_U2_n_11,Pool_fdiv_32ns_32cud_U2_n_12,Pool_fdiv_32ns_32cud_U2_n_13,Pool_fdiv_32ns_32cud_U2_n_14,Pool_fdiv_32ns_32cud_U2_n_15,Pool_fdiv_32ns_32cud_U2_n_16,Pool_fdiv_32ns_32cud_U2_n_17,Pool_fdiv_32ns_32cud_U2_n_18,Pool_fdiv_32ns_32cud_U2_n_19,Pool_fdiv_32ns_32cud_U2_n_20,Pool_fdiv_32ns_32cud_U2_n_21,Pool_fdiv_32ns_32cud_U2_n_22,Pool_fdiv_32ns_32cud_U2_n_23,Pool_fdiv_32ns_32cud_U2_n_24,Pool_fdiv_32ns_32cud_U2_n_25,Pool_fdiv_32ns_32cud_U2_n_26,Pool_fdiv_32ns_32cud_U2_n_27,Pool_fdiv_32ns_32cud_U2_n_28,Pool_fdiv_32ns_32cud_U2_n_29,Pool_fdiv_32ns_32cud_U2_n_30,Pool_fdiv_32ns_32cud_U2_n_31}),
        .Q(ap_CS_fsm_state24),
        .ap_clk(ap_clk),
        .\din1_buf1_reg[31]_0 (tmp_s_reg_1019),
        .i_op_assign_reg_296(i_op_assign_reg_296),
        .\sum_5_reg_356_reg[31] (\ap_CS_fsm[67]_i_2_n_0 ),
        .tmp_6_reg_1001(tmp_6_reg_1001));
  design_1_Pool_0_1_Pool_gmem_m_axi Pool_gmem_m_axi_U
       (.CO(exitcond2_fu_514_p2),
        .D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .E(gmem_BREADY),
        .Q(sum_5_reg_356),
        .\ap_CS_fsm_reg[27] (mode_V_read_reg_911),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_gmem_ARREADY(ap_reg_ioackin_gmem_ARREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_gmem_WVALID),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .\could_multi_bursts.awlen_buf_reg[3] (\^m_axi_gmem_AWLEN ),
        .\data_p1_reg[31] (gmem_RDATA),
        .\data_p2_reg[29] (gmem_addr_1_reg_1181),
        .\data_p2_reg[29]_0 (gmem_addr_3_reg_1135),
        .\data_p2_reg[29]_1 (gmem_addr_2_reg_1141),
        .\data_p2_reg[29]_2 (gmem_addr_reg_1207),
        .empty_n_reg({ap_NS_fsm[75],ap_NS_fsm[71:69],ap_NS_fsm[46:45],ap_NS_fsm[39:38],ap_NS_fsm[35:34],ap_NS_fsm[28:27],ap_NS_fsm[22]}),
        .empty_n_reg_0({ap_CS_fsm_state76,\ap_CS_fsm_reg_n_0_[74] ,ap_CS_fsm_state71,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state46,\ap_CS_fsm_reg_n_0_[44] ,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state35,\ap_CS_fsm_reg_n_0_[33] ,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state22}),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .\state_reg[0] (I_RREADY233_out),
        .\state_reg[0]_0 (I_RREADY2));
  design_1_Pool_0_1_Pool_mac_muladd_1hbi Pool_mac_muladd_1hbi_U8
       (.C(ret_V_4_reg_1113_reg__0),
        .Kx_V_read_reg_922(Kx_V_read_reg_922),
        .Q({ap_CS_fsm_state26,ap_CS_fsm_state20}),
        .ap_clk(ap_clk),
        .feature_in2_sum6_cas_fu_843_p1(feature_in2_sum6_cas_fu_843_p1),
        .\gmem_addr_1_reg_1181_reg[19] (rhs_V_7_cast_reg_1052),
        .\gmem_addr_1_reg_1181_reg[29] (tmp_31_cast_reg_984),
        .grp_fu_410_ap_start(grp_fu_410_ap_start),
        .\i_op_assign_3_reg_329_reg[6] (Pool_mac_muladd_1hbi_U8_n_0),
        .p(CHin_V),
        .p_0({\i_op_assign_3_reg_329_reg_n_0_[7] ,\i_op_assign_3_reg_329_reg_n_0_[6] ,\i_op_assign_3_reg_329_reg_n_0_[5] ,\i_op_assign_3_reg_329_reg_n_0_[4] ,\i_op_assign_3_reg_329_reg_n_0_[3] ,\i_op_assign_3_reg_329_reg_n_0_[2] ,\i_op_assign_3_reg_329_reg_n_0_[1] ,\i_op_assign_3_reg_329_reg_n_0_[0] }),
        .p_1(phi_mul8_reg_284));
  design_1_Pool_0_1_Pool_udiv_16ns_8nfYi Pool_udiv_16ns_8nfYi_U5
       (.E(start0),
        .Q(grp_fu_410_p2),
        .S({Pool_udiv_16ns_8nfYi_U6_n_7,Pool_udiv_16ns_8nfYi_U6_n_8,Pool_udiv_16ns_8nfYi_U6_n_9,Pool_udiv_16ns_8nfYi_U6_n_10}),
        .ap_clk(ap_clk),
        .\dividend0_reg[15] (Win_V),
        .\dividend_tmp_reg[0] ({Pool_udiv_16ns_8nfYi_U6_n_3,Pool_udiv_16ns_8nfYi_U6_n_4,Pool_udiv_16ns_8nfYi_U6_n_5,Pool_udiv_16ns_8nfYi_U6_n_6}),
        .\dividend_tmp_reg[1] (Pool_udiv_16ns_8nfYi_U6_n_1),
        .\divisor0_reg[7] (lhs_V_fu_406_p1),
        .\quot_reg[15] (done0),
        .\remd_tmp_reg[14] (remd_tmp));
  design_1_Pool_0_1_Pool_udiv_16ns_8nfYi_0 Pool_udiv_16ns_8nfYi_U6
       (.E(start0),
        .Q(Hin_V),
        .S({Pool_udiv_16ns_8nfYi_U6_n_7,Pool_udiv_16ns_8nfYi_U6_n_8,Pool_udiv_16ns_8nfYi_U6_n_9,Pool_udiv_16ns_8nfYi_U6_n_10}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\dividend_tmp_reg[0] (remd_tmp),
        .\divisor0_reg[7] (rhs_V_fu_416_p1),
        .grp_fu_410_ap_start(grp_fu_410_ap_start),
        .\quot_reg[15] (grp_fu_420_p2),
        .\r_stage_reg[0] (Pool_udiv_16ns_8nfYi_U6_n_1),
        .\r_stage_reg[0]_0 ({Pool_udiv_16ns_8nfYi_U6_n_3,Pool_udiv_16ns_8nfYi_U6_n_4,Pool_udiv_16ns_8nfYi_U6_n_5,Pool_udiv_16ns_8nfYi_U6_n_6}),
        .\r_stage_reg[16] (done0));
  design_1_Pool_0_1_Pool_uitofp_32ns_dEe Pool_uitofp_32ns_dEe_U3
       (.D(r_tdata_0),
        .ap_clk(ap_clk),
        .s_axis_a_tdata(din0_buf1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_0_[47] ),
        .I1(\ap_CS_fsm_reg_n_0_[54] ),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state39),
        .I4(\ap_CS_fsm[1]_i_18_n_0 ),
        .O(\ap_CS_fsm[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\ap_CS_fsm_reg_n_0_[55] ),
        .I1(\ap_CS_fsm_reg_n_0_[46] ),
        .I2(\ap_CS_fsm_reg_n_0_[15] ),
        .I3(\ap_CS_fsm_reg_n_0_[10] ),
        .O(\ap_CS_fsm[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(\ap_CS_fsm_reg_n_0_[48] ),
        .I1(\ap_CS_fsm_reg_n_0_[1] ),
        .I2(\ap_CS_fsm_reg_n_0_[41] ),
        .I3(\ap_CS_fsm_reg_n_0_[60] ),
        .I4(\ap_CS_fsm[1]_i_19_n_0 ),
        .O(\ap_CS_fsm[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(\ap_CS_fsm_reg_n_0_[72] ),
        .I1(\ap_CS_fsm_reg_n_0_[66] ),
        .I2(\ap_CS_fsm_reg_n_0_[43] ),
        .I3(\ap_CS_fsm_reg_n_0_[40] ),
        .O(\ap_CS_fsm[1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(\ap_CS_fsm_reg_n_0_[30] ),
        .I1(\ap_CS_fsm_reg_n_0_[49] ),
        .I2(ap_CS_fsm_state21),
        .I3(\ap_CS_fsm_reg_n_0_[63] ),
        .I4(\ap_CS_fsm[1]_i_20_n_0 ),
        .O(\ap_CS_fsm[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(\ap_CS_fsm_reg_n_0_[39] ),
        .I1(ap_CS_fsm_state71),
        .I2(\ap_CS_fsm_reg_n_0_[29] ),
        .I3(\ap_CS_fsm_reg_n_0_[8] ),
        .O(\ap_CS_fsm[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_16 
       (.I0(\ap_CS_fsm_reg_n_0_[9] ),
        .I1(\ap_CS_fsm_reg_n_0_[5] ),
        .I2(\ap_CS_fsm_reg_n_0_[59] ),
        .I3(ap_CS_fsm_state35),
        .O(\ap_CS_fsm[1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_17 
       (.I0(\ap_CS_fsm_reg_n_0_[4] ),
        .I1(ap_CS_fsm_state27),
        .I2(\ap_CS_fsm_reg_n_0_[53] ),
        .I3(\ap_CS_fsm_reg_n_0_[3] ),
        .O(\ap_CS_fsm[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_18 
       (.I0(\ap_CS_fsm_reg_n_0_[11] ),
        .I1(ap_CS_fsm_state26),
        .I2(\ap_CS_fsm_reg_n_0_[2] ),
        .I3(ap_CS_fsm_state24),
        .O(\ap_CS_fsm[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_19 
       (.I0(\ap_CS_fsm_reg_n_0_[64] ),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state38),
        .I3(\ap_CS_fsm_reg_n_0_[32] ),
        .O(\ap_CS_fsm[1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_20 
       (.I0(\ap_CS_fsm_reg_n_0_[57] ),
        .I1(\ap_CS_fsm_reg_n_0_[33] ),
        .I2(\ap_CS_fsm_reg_n_0_[73] ),
        .I3(ap_CS_fsm_state68),
        .O(\ap_CS_fsm[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_9_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[62] ),
        .I2(\ap_CS_fsm_reg_n_0_[16] ),
        .I3(\ap_CS_fsm_reg_n_0_[14] ),
        .I4(\ap_CS_fsm_reg_n_0_[7] ),
        .I5(\ap_CS_fsm[1]_i_10_n_0 ),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_11_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[42] ),
        .I2(\ap_CS_fsm_reg_n_0_[12] ),
        .I3(\ap_CS_fsm_reg_n_0_[61] ),
        .I4(\ap_CS_fsm_reg_n_0_[28] ),
        .I5(\ap_CS_fsm[1]_i_12_n_0 ),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_13_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[56] ),
        .I2(\ap_CS_fsm_reg_n_0_[17] ),
        .I3(\ap_CS_fsm_reg_n_0_[58] ),
        .I4(\ap_CS_fsm_reg_n_0_[31] ),
        .I5(\ap_CS_fsm[1]_i_14_n_0 ),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm[1]_i_15_n_0 ),
        .I1(\ap_CS_fsm[1]_i_16_n_0 ),
        .I2(\ap_CS_fsm[1]_i_17_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[71] ),
        .I4(CEP),
        .I5(ap_CS_fsm_state23),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[74] ),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state70),
        .O(\ap_CS_fsm[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(ap_CS_fsm_state51),
        .I1(\ap_CS_fsm_reg_n_0_[6] ),
        .I2(\ap_CS_fsm_reg_n_0_[65] ),
        .I3(\ap_CS_fsm_reg_n_0_[18] ),
        .O(\ap_CS_fsm[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state22),
        .I2(exitcond2_fu_514_p2),
        .O(ap_NS_fsm[20]));
  LUT4 #(
    .INIT(16'h08F8)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_CS_fsm_state23),
        .I1(exitcond_fu_544_p2),
        .I2(ap_CS_fsm_state21),
        .I3(exitcond1_fu_489_p2),
        .O(ap_NS_fsm[21]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[22]_i_4 
       (.I0(tmp_4_reg_996[15]),
        .I1(\i_op_assign_s_reg_227_reg_n_0_[15] ),
        .O(\ap_CS_fsm[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_5 
       (.I0(\i_op_assign_s_reg_227_reg_n_0_[12] ),
        .I1(tmp_4_reg_996[12]),
        .I2(\i_op_assign_s_reg_227_reg_n_0_[13] ),
        .I3(tmp_4_reg_996[13]),
        .I4(tmp_4_reg_996[14]),
        .I5(\i_op_assign_s_reg_227_reg_n_0_[14] ),
        .O(\ap_CS_fsm[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_6 
       (.I0(\i_op_assign_s_reg_227_reg_n_0_[9] ),
        .I1(tmp_4_reg_996[9]),
        .I2(\i_op_assign_s_reg_227_reg_n_0_[10] ),
        .I3(tmp_4_reg_996[10]),
        .I4(tmp_4_reg_996[11]),
        .I5(\i_op_assign_s_reg_227_reg_n_0_[11] ),
        .O(\ap_CS_fsm[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_7 
       (.I0(\i_op_assign_s_reg_227_reg_n_0_[6] ),
        .I1(tmp_4_reg_996[6]),
        .I2(\i_op_assign_s_reg_227_reg_n_0_[7] ),
        .I3(tmp_4_reg_996[7]),
        .I4(tmp_4_reg_996[8]),
        .I5(\i_op_assign_s_reg_227_reg_n_0_[8] ),
        .O(\ap_CS_fsm[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_8 
       (.I0(\i_op_assign_s_reg_227_reg_n_0_[3] ),
        .I1(tmp_4_reg_996[3]),
        .I2(\i_op_assign_s_reg_227_reg_n_0_[4] ),
        .I3(tmp_4_reg_996[4]),
        .I4(tmp_4_reg_996[5]),
        .I5(\i_op_assign_s_reg_227_reg_n_0_[5] ),
        .O(\ap_CS_fsm[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[22]_i_9 
       (.I0(\i_op_assign_s_reg_227_reg_n_0_[1] ),
        .I1(tmp_4_reg_996[1]),
        .I2(\i_op_assign_s_reg_227_reg_n_0_[0] ),
        .I3(tmp_4_reg_996[0]),
        .I4(tmp_4_reg_996[2]),
        .I5(\i_op_assign_s_reg_227_reg_n_0_[2] ),
        .O(\ap_CS_fsm[22]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0F88)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(Pool_mac_muladd_1hbi_U8_n_0),
        .I1(ap_CS_fsm_state26),
        .I2(exitcond_fu_544_p2),
        .I3(ap_CS_fsm_state23),
        .O(ap_NS_fsm[23]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[23]_i_4 
       (.I0(ret_V_16_reg_991[15]),
        .I1(i_op_assign_1_reg_261[15]),
        .O(\ap_CS_fsm[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[23]_i_5 
       (.I0(i_op_assign_1_reg_261[13]),
        .I1(ret_V_16_reg_991[13]),
        .I2(i_op_assign_1_reg_261[12]),
        .I3(ret_V_16_reg_991[12]),
        .I4(ret_V_16_reg_991[14]),
        .I5(i_op_assign_1_reg_261[14]),
        .O(\ap_CS_fsm[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[23]_i_6 
       (.I0(i_op_assign_1_reg_261[9]),
        .I1(ret_V_16_reg_991[9]),
        .I2(i_op_assign_1_reg_261[10]),
        .I3(ret_V_16_reg_991[10]),
        .I4(ret_V_16_reg_991[11]),
        .I5(i_op_assign_1_reg_261[11]),
        .O(\ap_CS_fsm[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[23]_i_7 
       (.I0(i_op_assign_1_reg_261[6]),
        .I1(ret_V_16_reg_991[6]),
        .I2(i_op_assign_1_reg_261[7]),
        .I3(ret_V_16_reg_991[7]),
        .I4(ret_V_16_reg_991[8]),
        .I5(i_op_assign_1_reg_261[8]),
        .O(\ap_CS_fsm[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[23]_i_8 
       (.I0(i_op_assign_1_reg_261[5]),
        .I1(ret_V_16_reg_991[5]),
        .I2(i_op_assign_1_reg_261[3]),
        .I3(ret_V_16_reg_991[3]),
        .I4(ret_V_16_reg_991[4]),
        .I5(i_op_assign_1_reg_261[4]),
        .O(\ap_CS_fsm[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[23]_i_9 
       (.I0(i_op_assign_1_reg_261[2]),
        .I1(ret_V_16_reg_991[2]),
        .I2(i_op_assign_1_reg_261[0]),
        .I3(ret_V_16_reg_991[0]),
        .I4(ret_V_16_reg_991[1]),
        .I5(i_op_assign_1_reg_261[1]),
        .O(\ap_CS_fsm[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(\ap_CS_fsm[67]_i_2_n_0 ),
        .I1(ap_CS_fsm_state24),
        .O(\ap_CS_fsm[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(ap_CS_fsm_state53),
        .I1(ap_CS_fsm_state25),
        .O(ap_NS_fsm[25]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(ap_CS_fsm_state26),
        .I1(Pool_mac_muladd_1hbi_U8_n_0),
        .I2(mode_V_read_reg_911[0]),
        .I3(mode_V_read_reg_911[1]),
        .O(ap_NS_fsm[26]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(ap_CS_fsm_state26),
        .I1(Pool_mac_muladd_1hbi_U8_n_0),
        .I2(mode_V_read_reg_911[0]),
        .I3(mode_V_read_reg_911[1]),
        .O(\ap_CS_fsm[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAFE)) 
    \ap_CS_fsm[52]_i_1 
       (.I0(\ap_CS_fsm[52]_i_2_n_0 ),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state26),
        .O(ap_NS_fsm[52]));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[52]_i_2 
       (.I0(Pool_mac_muladd_1hbi_U8_n_0),
        .I1(ap_CS_fsm_state26),
        .I2(mode_V_read_reg_911[0]),
        .I3(mode_V_read_reg_911[1]),
        .O(\ap_CS_fsm[52]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[53]_i_1 
       (.I0(\ap_CS_fsm[67]_i_2_n_0 ),
        .I1(ap_CS_fsm_state24),
        .I2(tmp_6_reg_1001),
        .O(ap_NS_fsm[53]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h3704)) 
    \ap_CS_fsm[67]_i_1 
       (.I0(\ap_CS_fsm[67]_i_2_n_0 ),
        .I1(ap_CS_fsm_state24),
        .I2(tmp_6_reg_1001),
        .I3(\ap_CS_fsm_reg_n_0_[66] ),
        .O(ap_NS_fsm[67]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ap_CS_fsm[67]_i_2 
       (.I0(i_op_assign_2_reg_306[6]),
        .I1(Ky_V_read_reg_917[6]),
        .I2(i_op_assign_2_reg_306[7]),
        .I3(Ky_V_read_reg_917[7]),
        .I4(\ap_CS_fsm[67]_i_3_n_0 ),
        .I5(\ap_CS_fsm[67]_i_4_n_0 ),
        .O(\ap_CS_fsm[67]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[67]_i_3 
       (.I0(Ky_V_read_reg_917[0]),
        .I1(i_op_assign_2_reg_306[0]),
        .I2(i_op_assign_2_reg_306[1]),
        .I3(Ky_V_read_reg_917[1]),
        .I4(i_op_assign_2_reg_306[2]),
        .I5(Ky_V_read_reg_917[2]),
        .O(\ap_CS_fsm[67]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[67]_i_4 
       (.I0(Ky_V_read_reg_917[3]),
        .I1(i_op_assign_2_reg_306[3]),
        .I2(i_op_assign_2_reg_306[4]),
        .I3(Ky_V_read_reg_917[4]),
        .I4(i_op_assign_2_reg_306[5]),
        .I5(Ky_V_read_reg_917[5]),
        .O(\ap_CS_fsm[67]_i_4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(CEP),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEP),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[22]_i_2 
       (.CI(\ap_CS_fsm_reg[22]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[22]_i_2_CO_UNCONNECTED [3:2],exitcond2_fu_514_p2,\ap_CS_fsm_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[22]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[22]_i_4_n_0 ,\ap_CS_fsm[22]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[22]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[22]_i_3_n_0 ,\ap_CS_fsm_reg[22]_i_3_n_1 ,\ap_CS_fsm_reg[22]_i_3_n_2 ,\ap_CS_fsm_reg[22]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[22]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[22]_i_6_n_0 ,\ap_CS_fsm[22]_i_7_n_0 ,\ap_CS_fsm[22]_i_8_n_0 ,\ap_CS_fsm[22]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[23]_i_2 
       (.CI(\ap_CS_fsm_reg[23]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[23]_i_2_CO_UNCONNECTED [3:2],exitcond_fu_544_p2,\ap_CS_fsm_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[23]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[23]_i_4_n_0 ,\ap_CS_fsm[23]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[23]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[23]_i_3_n_0 ,\ap_CS_fsm_reg[23]_i_3_n_1 ,\ap_CS_fsm_reg[23]_i_3_n_2 ,\ap_CS_fsm_reg[23]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[23]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[23]_i_6_n_0 ,\ap_CS_fsm[23]_i_7_n_0 ,\ap_CS_fsm[23]_i_8_n_0 ,\ap_CS_fsm[23]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[24]_i_1_n_0 ),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[32] ),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[37]_i_1_n_0 ),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[39] ),
        .Q(\ap_CS_fsm_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[40] ),
        .Q(\ap_CS_fsm_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[41] ),
        .Q(\ap_CS_fsm_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[42] ),
        .Q(\ap_CS_fsm_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[43] ),
        .Q(\ap_CS_fsm_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(\ap_CS_fsm_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[46] ),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[47] ),
        .Q(\ap_CS_fsm_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[48] ),
        .Q(\ap_CS_fsm_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[49] ),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[52]),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[53]),
        .Q(\ap_CS_fsm_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[53] ),
        .Q(\ap_CS_fsm_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[54] ),
        .Q(\ap_CS_fsm_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[55] ),
        .Q(\ap_CS_fsm_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[56] ),
        .Q(\ap_CS_fsm_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[57] ),
        .Q(\ap_CS_fsm_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[58] ),
        .Q(\ap_CS_fsm_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[59] ),
        .Q(\ap_CS_fsm_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[60] ),
        .Q(\ap_CS_fsm_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[61] ),
        .Q(\ap_CS_fsm_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[62] ),
        .Q(\ap_CS_fsm_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[63] ),
        .Q(\ap_CS_fsm_reg_n_0_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[64] ),
        .Q(\ap_CS_fsm_reg_n_0_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[65] ),
        .Q(\ap_CS_fsm_reg_n_0_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[67]),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[69]),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[70]),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[71]),
        .Q(\ap_CS_fsm_reg_n_0_[71] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[71] ),
        .Q(\ap_CS_fsm_reg_n_0_[72] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[72] ),
        .Q(\ap_CS_fsm_reg_n_0_[73] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[73] ),
        .Q(\ap_CS_fsm_reg_n_0_[74] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[75]),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0090000000F00000)) 
    ap_reg_ioackin_gmem_ARREADY_i_1
       (.I0(mode_V_read_reg_911[1]),
        .I1(mode_V_read_reg_911[0]),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state39),
        .I4(ap_reg_ioackin_gmem_ARREADY),
        .I5(ap_CS_fsm_state28),
        .O(ap_reg_ioackin_gmem_ARREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_gmem_ARREADY_i_1_n_0),
        .Q(ap_reg_ioackin_gmem_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \c_reg_1047[0]_i_1 
       (.I0(\op_assign_reg_216_reg_n_0_[0] ),
        .O(c_fu_494_p2[0]));
  FDRE \c_reg_1047_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[0]),
        .Q(c_reg_1047[0]),
        .R(1'b0));
  FDRE \c_reg_1047_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[10]),
        .Q(c_reg_1047[10]),
        .R(1'b0));
  FDRE \c_reg_1047_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[11]),
        .Q(c_reg_1047[11]),
        .R(1'b0));
  FDRE \c_reg_1047_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[12]),
        .Q(c_reg_1047[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \c_reg_1047_reg[12]_i_1 
       (.CI(\c_reg_1047_reg[8]_i_1_n_0 ),
        .CO({\c_reg_1047_reg[12]_i_1_n_0 ,\c_reg_1047_reg[12]_i_1_n_1 ,\c_reg_1047_reg[12]_i_1_n_2 ,\c_reg_1047_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_494_p2[12:9]),
        .S({\op_assign_reg_216_reg_n_0_[12] ,\op_assign_reg_216_reg_n_0_[11] ,\op_assign_reg_216_reg_n_0_[10] ,\op_assign_reg_216_reg_n_0_[9] }));
  FDRE \c_reg_1047_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[13]),
        .Q(c_reg_1047[13]),
        .R(1'b0));
  FDRE \c_reg_1047_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[14]),
        .Q(c_reg_1047[14]),
        .R(1'b0));
  FDRE \c_reg_1047_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[15]),
        .Q(c_reg_1047[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \c_reg_1047_reg[15]_i_1 
       (.CI(\c_reg_1047_reg[12]_i_1_n_0 ),
        .CO({\NLW_c_reg_1047_reg[15]_i_1_CO_UNCONNECTED [3:2],\c_reg_1047_reg[15]_i_1_n_2 ,\c_reg_1047_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_c_reg_1047_reg[15]_i_1_O_UNCONNECTED [3],c_fu_494_p2[15:13]}),
        .S({1'b0,\op_assign_reg_216_reg_n_0_[15] ,\op_assign_reg_216_reg_n_0_[14] ,\op_assign_reg_216_reg_n_0_[13] }));
  FDRE \c_reg_1047_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[1]),
        .Q(c_reg_1047[1]),
        .R(1'b0));
  FDRE \c_reg_1047_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[2]),
        .Q(c_reg_1047[2]),
        .R(1'b0));
  FDRE \c_reg_1047_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[3]),
        .Q(c_reg_1047[3]),
        .R(1'b0));
  FDRE \c_reg_1047_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[4]),
        .Q(c_reg_1047[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \c_reg_1047_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\c_reg_1047_reg[4]_i_1_n_0 ,\c_reg_1047_reg[4]_i_1_n_1 ,\c_reg_1047_reg[4]_i_1_n_2 ,\c_reg_1047_reg[4]_i_1_n_3 }),
        .CYINIT(\op_assign_reg_216_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_494_p2[4:1]),
        .S({\op_assign_reg_216_reg_n_0_[4] ,\op_assign_reg_216_reg_n_0_[3] ,\op_assign_reg_216_reg_n_0_[2] ,\op_assign_reg_216_reg_n_0_[1] }));
  FDRE \c_reg_1047_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[5]),
        .Q(c_reg_1047[5]),
        .R(1'b0));
  FDRE \c_reg_1047_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[6]),
        .Q(c_reg_1047[6]),
        .R(1'b0));
  FDRE \c_reg_1047_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[7]),
        .Q(c_reg_1047[7]),
        .R(1'b0));
  FDRE \c_reg_1047_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[8]),
        .Q(c_reg_1047[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \c_reg_1047_reg[8]_i_1 
       (.CI(\c_reg_1047_reg[4]_i_1_n_0 ),
        .CO({\c_reg_1047_reg[8]_i_1_n_0 ,\c_reg_1047_reg[8]_i_1_n_1 ,\c_reg_1047_reg[8]_i_1_n_2 ,\c_reg_1047_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_fu_494_p2[8:5]),
        .S({\op_assign_reg_216_reg_n_0_[8] ,\op_assign_reg_216_reg_n_0_[7] ,\op_assign_reg_216_reg_n_0_[6] ,\op_assign_reg_216_reg_n_0_[5] }));
  FDRE \c_reg_1047_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(c_fu_494_p2[9]),
        .Q(c_reg_1047[9]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_1_read_reg_1187[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_1_read_reg_1187[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_1_read_reg_1187[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_1_read_reg_1187[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_1_read_reg_1187[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_1_read_reg_1187[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_1_read_reg_1187[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[16]),
        .Q(gmem_addr_1_read_reg_1187[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[17]),
        .Q(gmem_addr_1_read_reg_1187[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[18]),
        .Q(gmem_addr_1_read_reg_1187[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[19]),
        .Q(gmem_addr_1_read_reg_1187[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_1_read_reg_1187[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[20]),
        .Q(gmem_addr_1_read_reg_1187[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[21]),
        .Q(gmem_addr_1_read_reg_1187[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[22]),
        .Q(gmem_addr_1_read_reg_1187[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[23]),
        .Q(gmem_addr_1_read_reg_1187[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[24]),
        .Q(gmem_addr_1_read_reg_1187[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[25]),
        .Q(gmem_addr_1_read_reg_1187[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[26]),
        .Q(gmem_addr_1_read_reg_1187[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[27]),
        .Q(gmem_addr_1_read_reg_1187[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[28]),
        .Q(gmem_addr_1_read_reg_1187[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[29]),
        .Q(gmem_addr_1_read_reg_1187[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_1_read_reg_1187[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[30]),
        .Q(gmem_addr_1_read_reg_1187[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[31]),
        .Q(gmem_addr_1_read_reg_1187[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_1_read_reg_1187[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_1_read_reg_1187[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_1_read_reg_1187[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_1_read_reg_1187[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_1_read_reg_1187[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_1_read_reg_1187[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1187_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_1_read_reg_1187[9]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[0]),
        .Q(gmem_addr_1_reg_1181[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[10]),
        .Q(gmem_addr_1_reg_1181[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[11]),
        .Q(gmem_addr_1_reg_1181[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[12]),
        .Q(gmem_addr_1_reg_1181[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[13]),
        .Q(gmem_addr_1_reg_1181[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[14]),
        .Q(gmem_addr_1_reg_1181[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[15]),
        .Q(gmem_addr_1_reg_1181[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[16]),
        .Q(gmem_addr_1_reg_1181[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[17]),
        .Q(gmem_addr_1_reg_1181[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[18]),
        .Q(gmem_addr_1_reg_1181[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[19]),
        .Q(gmem_addr_1_reg_1181[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[1]),
        .Q(gmem_addr_1_reg_1181[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[20]),
        .Q(gmem_addr_1_reg_1181[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[21]),
        .Q(gmem_addr_1_reg_1181[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[22]),
        .Q(gmem_addr_1_reg_1181[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[23]),
        .Q(gmem_addr_1_reg_1181[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[24]),
        .Q(gmem_addr_1_reg_1181[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[25]),
        .Q(gmem_addr_1_reg_1181[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[26]),
        .Q(gmem_addr_1_reg_1181[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[27]),
        .Q(gmem_addr_1_reg_1181[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[28]),
        .Q(gmem_addr_1_reg_1181[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[29]),
        .Q(gmem_addr_1_reg_1181[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[2]),
        .Q(gmem_addr_1_reg_1181[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[3]),
        .Q(gmem_addr_1_reg_1181[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[4]),
        .Q(gmem_addr_1_reg_1181[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[5]),
        .Q(gmem_addr_1_reg_1181[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[6]),
        .Q(gmem_addr_1_reg_1181[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[7]),
        .Q(gmem_addr_1_reg_1181[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[8]),
        .Q(gmem_addr_1_reg_1181[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1181_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(feature_in2_sum6_cas_fu_843_p1[9]),
        .Q(gmem_addr_1_reg_1181[9]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[0]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[10]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[11]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[12]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[13]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[14]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[15]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[16]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[17]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[18]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[19]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[1]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[20]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[21]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[22]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[23]),
        .Q(tmp_12_fu_763_p4[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[24]),
        .Q(tmp_12_fu_763_p4[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[25]),
        .Q(tmp_12_fu_763_p4[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[26]),
        .Q(tmp_12_fu_763_p4[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[27]),
        .Q(tmp_12_fu_763_p4[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[28]),
        .Q(tmp_12_fu_763_p4[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[29]),
        .Q(tmp_12_fu_763_p4[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[2]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[30]),
        .Q(tmp_12_fu_763_p4[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[31]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[3]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[4]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[5]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[6]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[7]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[8]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1154_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY2),
        .D(gmem_RDATA[9]),
        .Q(\gmem_addr_2_read_reg_1154_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \gmem_addr_2_reg_1141[29]_i_1 
       (.I0(ap_CS_fsm_state27),
        .I1(mode_V_read_reg_911[1]),
        .I2(mode_V_read_reg_911[0]),
        .O(gmem_addr_2_reg_11410));
  FDRE \gmem_addr_2_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[0]),
        .Q(gmem_addr_2_reg_1141[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[10]),
        .Q(gmem_addr_2_reg_1141[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[11]),
        .Q(gmem_addr_2_reg_1141[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[12]),
        .Q(gmem_addr_2_reg_1141[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[13]),
        .Q(gmem_addr_2_reg_1141[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[14]),
        .Q(gmem_addr_2_reg_1141[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[15]),
        .Q(gmem_addr_2_reg_1141[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[16]),
        .Q(gmem_addr_2_reg_1141[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[17]),
        .Q(gmem_addr_2_reg_1141[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[18]),
        .Q(gmem_addr_2_reg_1141[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[19]),
        .Q(gmem_addr_2_reg_1141[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[1]),
        .Q(gmem_addr_2_reg_1141[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[20]),
        .Q(gmem_addr_2_reg_1141[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[21]),
        .Q(gmem_addr_2_reg_1141[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[22]),
        .Q(gmem_addr_2_reg_1141[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[23]),
        .Q(gmem_addr_2_reg_1141[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[24]),
        .Q(gmem_addr_2_reg_1141[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[25]),
        .Q(gmem_addr_2_reg_1141[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[26]),
        .Q(gmem_addr_2_reg_1141[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[27]),
        .Q(gmem_addr_2_reg_1141[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[28]),
        .Q(gmem_addr_2_reg_1141[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[29]),
        .Q(gmem_addr_2_reg_1141[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[2]),
        .Q(gmem_addr_2_reg_1141[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[3]),
        .Q(gmem_addr_2_reg_1141[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[4]),
        .Q(gmem_addr_2_reg_1141[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[5]),
        .Q(gmem_addr_2_reg_1141[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[6]),
        .Q(gmem_addr_2_reg_1141[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[7]),
        .Q(gmem_addr_2_reg_1141[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[8]),
        .Q(gmem_addr_2_reg_1141[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1141_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_11410),
        .D(feature_in2_sum6_cas_fu_843_p1[9]),
        .Q(gmem_addr_2_reg_1141[9]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[0]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[10]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[11]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[12]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[13]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[14]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[15]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[16]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[17]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[18]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[19]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[1]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[20]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[21]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[22]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[23]),
        .Q(tmp_21_fu_674_p4[0]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[24]),
        .Q(tmp_21_fu_674_p4[1]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[25]),
        .Q(tmp_21_fu_674_p4[2]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[26]),
        .Q(tmp_21_fu_674_p4[3]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[27]),
        .Q(tmp_21_fu_674_p4[4]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[28]),
        .Q(tmp_21_fu_674_p4[5]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[29]),
        .Q(tmp_21_fu_674_p4[6]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[2]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[30]),
        .Q(tmp_21_fu_674_p4[7]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[31]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[3]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[4]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[5]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[6]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[7]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[8]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_1147_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY233_out),
        .D(gmem_RDATA[9]),
        .Q(\gmem_addr_3_read_reg_1147_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \gmem_addr_3_reg_1135[29]_i_1 
       (.I0(ap_CS_fsm_state27),
        .I1(mode_V_read_reg_911[0]),
        .I2(mode_V_read_reg_911[1]),
        .O(gmem_addr_3_reg_11350));
  FDRE \gmem_addr_3_reg_1135_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[0]),
        .Q(gmem_addr_3_reg_1135[0]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[10]),
        .Q(gmem_addr_3_reg_1135[10]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[11]),
        .Q(gmem_addr_3_reg_1135[11]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[12]),
        .Q(gmem_addr_3_reg_1135[12]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[13]),
        .Q(gmem_addr_3_reg_1135[13]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[14]),
        .Q(gmem_addr_3_reg_1135[14]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[15]),
        .Q(gmem_addr_3_reg_1135[15]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[16]),
        .Q(gmem_addr_3_reg_1135[16]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[17]),
        .Q(gmem_addr_3_reg_1135[17]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[18]),
        .Q(gmem_addr_3_reg_1135[18]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[19]),
        .Q(gmem_addr_3_reg_1135[19]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[1]),
        .Q(gmem_addr_3_reg_1135[1]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[20]),
        .Q(gmem_addr_3_reg_1135[20]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[21]),
        .Q(gmem_addr_3_reg_1135[21]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[22]),
        .Q(gmem_addr_3_reg_1135[22]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[23]),
        .Q(gmem_addr_3_reg_1135[23]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[24]),
        .Q(gmem_addr_3_reg_1135[24]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[25]),
        .Q(gmem_addr_3_reg_1135[25]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[26]),
        .Q(gmem_addr_3_reg_1135[26]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[27]),
        .Q(gmem_addr_3_reg_1135[27]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[28]),
        .Q(gmem_addr_3_reg_1135[28]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[29]),
        .Q(gmem_addr_3_reg_1135[29]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[2]),
        .Q(gmem_addr_3_reg_1135[2]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[3]),
        .Q(gmem_addr_3_reg_1135[3]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[4]),
        .Q(gmem_addr_3_reg_1135[4]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[5]),
        .Q(gmem_addr_3_reg_1135[5]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[6]),
        .Q(gmem_addr_3_reg_1135[6]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[7]),
        .Q(gmem_addr_3_reg_1135[7]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[8]),
        .Q(gmem_addr_3_reg_1135[8]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1135_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_11350),
        .D(feature_in2_sum6_cas_fu_843_p1[9]),
        .Q(gmem_addr_3_reg_1135[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[11]_i_2 
       (.I0(tmp_8_reg_1202[11]),
        .I1(tmp_30_cast_reg_979[11]),
        .O(\gmem_addr_reg_1207[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[11]_i_3 
       (.I0(tmp_8_reg_1202[10]),
        .I1(tmp_30_cast_reg_979[10]),
        .O(\gmem_addr_reg_1207[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[11]_i_4 
       (.I0(tmp_8_reg_1202[9]),
        .I1(tmp_30_cast_reg_979[9]),
        .O(\gmem_addr_reg_1207[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[11]_i_5 
       (.I0(tmp_8_reg_1202[8]),
        .I1(tmp_30_cast_reg_979[8]),
        .O(\gmem_addr_reg_1207[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[15]_i_2 
       (.I0(tmp_8_reg_1202[15]),
        .I1(tmp_30_cast_reg_979[15]),
        .O(\gmem_addr_reg_1207[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[15]_i_3 
       (.I0(tmp_8_reg_1202[14]),
        .I1(tmp_30_cast_reg_979[14]),
        .O(\gmem_addr_reg_1207[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[15]_i_4 
       (.I0(tmp_8_reg_1202[13]),
        .I1(tmp_30_cast_reg_979[13]),
        .O(\gmem_addr_reg_1207[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[15]_i_5 
       (.I0(tmp_8_reg_1202[12]),
        .I1(tmp_30_cast_reg_979[12]),
        .O(\gmem_addr_reg_1207[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[19]_i_2 
       (.I0(tmp_8_reg_1202[19]),
        .I1(tmp_30_cast_reg_979[19]),
        .O(\gmem_addr_reg_1207[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[19]_i_3 
       (.I0(tmp_8_reg_1202[18]),
        .I1(tmp_30_cast_reg_979[18]),
        .O(\gmem_addr_reg_1207[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[19]_i_4 
       (.I0(tmp_8_reg_1202[17]),
        .I1(tmp_30_cast_reg_979[17]),
        .O(\gmem_addr_reg_1207[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[19]_i_5 
       (.I0(tmp_8_reg_1202[16]),
        .I1(tmp_30_cast_reg_979[16]),
        .O(\gmem_addr_reg_1207[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[23]_i_2 
       (.I0(tmp_8_reg_1202[23]),
        .I1(tmp_30_cast_reg_979[23]),
        .O(\gmem_addr_reg_1207[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[23]_i_3 
       (.I0(tmp_8_reg_1202[22]),
        .I1(tmp_30_cast_reg_979[22]),
        .O(\gmem_addr_reg_1207[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[23]_i_4 
       (.I0(tmp_8_reg_1202[21]),
        .I1(tmp_30_cast_reg_979[21]),
        .O(\gmem_addr_reg_1207[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[23]_i_5 
       (.I0(tmp_8_reg_1202[20]),
        .I1(tmp_30_cast_reg_979[20]),
        .O(\gmem_addr_reg_1207[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[27]_i_2 
       (.I0(tmp_8_reg_1202[27]),
        .I1(tmp_30_cast_reg_979[27]),
        .O(\gmem_addr_reg_1207[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[27]_i_3 
       (.I0(tmp_8_reg_1202[26]),
        .I1(tmp_30_cast_reg_979[26]),
        .O(\gmem_addr_reg_1207[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[27]_i_4 
       (.I0(tmp_8_reg_1202[25]),
        .I1(tmp_30_cast_reg_979[25]),
        .O(\gmem_addr_reg_1207[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[27]_i_5 
       (.I0(tmp_8_reg_1202[24]),
        .I1(tmp_30_cast_reg_979[24]),
        .O(\gmem_addr_reg_1207[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[29]_i_2 
       (.I0(tmp_8_reg_1202[29]),
        .I1(tmp_30_cast_reg_979[29]),
        .O(\gmem_addr_reg_1207[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[29]_i_3 
       (.I0(tmp_8_reg_1202[28]),
        .I1(tmp_30_cast_reg_979[28]),
        .O(\gmem_addr_reg_1207[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[3]_i_2 
       (.I0(tmp_8_reg_1202[3]),
        .I1(tmp_30_cast_reg_979[3]),
        .O(\gmem_addr_reg_1207[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[3]_i_3 
       (.I0(tmp_8_reg_1202[2]),
        .I1(tmp_30_cast_reg_979[2]),
        .O(\gmem_addr_reg_1207[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[3]_i_4 
       (.I0(tmp_8_reg_1202[1]),
        .I1(tmp_30_cast_reg_979[1]),
        .O(\gmem_addr_reg_1207[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[3]_i_5 
       (.I0(tmp_8_reg_1202[0]),
        .I1(tmp_30_cast_reg_979[0]),
        .O(\gmem_addr_reg_1207[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[7]_i_2 
       (.I0(tmp_8_reg_1202[7]),
        .I1(tmp_30_cast_reg_979[7]),
        .O(\gmem_addr_reg_1207[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[7]_i_3 
       (.I0(tmp_8_reg_1202[6]),
        .I1(tmp_30_cast_reg_979[6]),
        .O(\gmem_addr_reg_1207[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[7]_i_4 
       (.I0(tmp_8_reg_1202[5]),
        .I1(tmp_30_cast_reg_979[5]),
        .O(\gmem_addr_reg_1207[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1207[7]_i_5 
       (.I0(tmp_8_reg_1202[4]),
        .I1(tmp_30_cast_reg_979[4]),
        .O(\gmem_addr_reg_1207[7]_i_5_n_0 ));
  FDRE \gmem_addr_reg_1207_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[0]),
        .Q(gmem_addr_reg_1207[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[10]),
        .Q(gmem_addr_reg_1207[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[11]),
        .Q(gmem_addr_reg_1207[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1207_reg[11]_i_1 
       (.CI(\gmem_addr_reg_1207_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1207_reg[11]_i_1_n_0 ,\gmem_addr_reg_1207_reg[11]_i_1_n_1 ,\gmem_addr_reg_1207_reg[11]_i_1_n_2 ,\gmem_addr_reg_1207_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1202[11:8]),
        .O(feature_out4_sum_fu_870_p2[11:8]),
        .S({\gmem_addr_reg_1207[11]_i_2_n_0 ,\gmem_addr_reg_1207[11]_i_3_n_0 ,\gmem_addr_reg_1207[11]_i_4_n_0 ,\gmem_addr_reg_1207[11]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1207_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[12]),
        .Q(gmem_addr_reg_1207[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[13]),
        .Q(gmem_addr_reg_1207[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[14]),
        .Q(gmem_addr_reg_1207[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[15]),
        .Q(gmem_addr_reg_1207[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1207_reg[15]_i_1 
       (.CI(\gmem_addr_reg_1207_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1207_reg[15]_i_1_n_0 ,\gmem_addr_reg_1207_reg[15]_i_1_n_1 ,\gmem_addr_reg_1207_reg[15]_i_1_n_2 ,\gmem_addr_reg_1207_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1202[15:12]),
        .O(feature_out4_sum_fu_870_p2[15:12]),
        .S({\gmem_addr_reg_1207[15]_i_2_n_0 ,\gmem_addr_reg_1207[15]_i_3_n_0 ,\gmem_addr_reg_1207[15]_i_4_n_0 ,\gmem_addr_reg_1207[15]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1207_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[16]),
        .Q(gmem_addr_reg_1207[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[17]),
        .Q(gmem_addr_reg_1207[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[18]),
        .Q(gmem_addr_reg_1207[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[19]),
        .Q(gmem_addr_reg_1207[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1207_reg[19]_i_1 
       (.CI(\gmem_addr_reg_1207_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1207_reg[19]_i_1_n_0 ,\gmem_addr_reg_1207_reg[19]_i_1_n_1 ,\gmem_addr_reg_1207_reg[19]_i_1_n_2 ,\gmem_addr_reg_1207_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1202[19:16]),
        .O(feature_out4_sum_fu_870_p2[19:16]),
        .S({\gmem_addr_reg_1207[19]_i_2_n_0 ,\gmem_addr_reg_1207[19]_i_3_n_0 ,\gmem_addr_reg_1207[19]_i_4_n_0 ,\gmem_addr_reg_1207[19]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1207_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[1]),
        .Q(gmem_addr_reg_1207[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[20]),
        .Q(gmem_addr_reg_1207[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[21]),
        .Q(gmem_addr_reg_1207[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[22]),
        .Q(gmem_addr_reg_1207[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[23]),
        .Q(gmem_addr_reg_1207[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1207_reg[23]_i_1 
       (.CI(\gmem_addr_reg_1207_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1207_reg[23]_i_1_n_0 ,\gmem_addr_reg_1207_reg[23]_i_1_n_1 ,\gmem_addr_reg_1207_reg[23]_i_1_n_2 ,\gmem_addr_reg_1207_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1202[23:20]),
        .O(feature_out4_sum_fu_870_p2[23:20]),
        .S({\gmem_addr_reg_1207[23]_i_2_n_0 ,\gmem_addr_reg_1207[23]_i_3_n_0 ,\gmem_addr_reg_1207[23]_i_4_n_0 ,\gmem_addr_reg_1207[23]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1207_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[24]),
        .Q(gmem_addr_reg_1207[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[25]),
        .Q(gmem_addr_reg_1207[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[26]),
        .Q(gmem_addr_reg_1207[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[27]),
        .Q(gmem_addr_reg_1207[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1207_reg[27]_i_1 
       (.CI(\gmem_addr_reg_1207_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1207_reg[27]_i_1_n_0 ,\gmem_addr_reg_1207_reg[27]_i_1_n_1 ,\gmem_addr_reg_1207_reg[27]_i_1_n_2 ,\gmem_addr_reg_1207_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1202[27:24]),
        .O(feature_out4_sum_fu_870_p2[27:24]),
        .S({\gmem_addr_reg_1207[27]_i_2_n_0 ,\gmem_addr_reg_1207[27]_i_3_n_0 ,\gmem_addr_reg_1207[27]_i_4_n_0 ,\gmem_addr_reg_1207[27]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1207_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[28]),
        .Q(gmem_addr_reg_1207[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[29]),
        .Q(gmem_addr_reg_1207[29]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1207_reg[29]_i_1 
       (.CI(\gmem_addr_reg_1207_reg[27]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_reg_1207_reg[29]_i_1_CO_UNCONNECTED [3:1],\gmem_addr_reg_1207_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_8_reg_1202[28]}),
        .O({\NLW_gmem_addr_reg_1207_reg[29]_i_1_O_UNCONNECTED [3:2],feature_out4_sum_fu_870_p2[29:28]}),
        .S({1'b0,1'b0,\gmem_addr_reg_1207[29]_i_2_n_0 ,\gmem_addr_reg_1207[29]_i_3_n_0 }));
  FDRE \gmem_addr_reg_1207_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[2]),
        .Q(gmem_addr_reg_1207[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[3]),
        .Q(gmem_addr_reg_1207[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1207_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_1207_reg[3]_i_1_n_0 ,\gmem_addr_reg_1207_reg[3]_i_1_n_1 ,\gmem_addr_reg_1207_reg[3]_i_1_n_2 ,\gmem_addr_reg_1207_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1202[3:0]),
        .O(feature_out4_sum_fu_870_p2[3:0]),
        .S({\gmem_addr_reg_1207[3]_i_2_n_0 ,\gmem_addr_reg_1207[3]_i_3_n_0 ,\gmem_addr_reg_1207[3]_i_4_n_0 ,\gmem_addr_reg_1207[3]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1207_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[4]),
        .Q(gmem_addr_reg_1207[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[5]),
        .Q(gmem_addr_reg_1207[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[6]),
        .Q(gmem_addr_reg_1207[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[7]),
        .Q(gmem_addr_reg_1207[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1207_reg[7]_i_1 
       (.CI(\gmem_addr_reg_1207_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1207_reg[7]_i_1_n_0 ,\gmem_addr_reg_1207_reg[7]_i_1_n_1 ,\gmem_addr_reg_1207_reg[7]_i_1_n_2 ,\gmem_addr_reg_1207_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1202[7:4]),
        .O(feature_out4_sum_fu_870_p2[7:4]),
        .S({\gmem_addr_reg_1207[7]_i_2_n_0 ,\gmem_addr_reg_1207[7]_i_3_n_0 ,\gmem_addr_reg_1207[7]_i_4_n_0 ,\gmem_addr_reg_1207[7]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1207_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[8]),
        .Q(gmem_addr_reg_1207[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1207_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(feature_out4_sum_fu_870_p2[9]),
        .Q(gmem_addr_reg_1207[9]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[0] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[0]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[10] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[10]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[11] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[11]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[12] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[12]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[13] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[13]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[14] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[14]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[15] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[15]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[1] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[1]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[2] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[2]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[3] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[3]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[4] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[4]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[5] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[5]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[6] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[6]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[7] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[7]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[8] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[8]),
        .R(1'b0));
  FDRE \i_op_assign_18_cast6_reg_1039_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\op_assign_reg_216_reg_n_0_[9] ),
        .Q(i_op_assign_18_cast6_reg_1039_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_op_assign_1_reg_261[15]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(exitcond2_fu_514_p2),
        .O(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[0]),
        .Q(i_op_assign_1_reg_261[0]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[10]),
        .Q(i_op_assign_1_reg_261[10]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[11]),
        .Q(i_op_assign_1_reg_261[11]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[12]),
        .Q(i_op_assign_1_reg_261[12]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[13]),
        .Q(i_op_assign_1_reg_261[13]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[14]),
        .Q(i_op_assign_1_reg_261[14]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[15]),
        .Q(i_op_assign_1_reg_261[15]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[1]),
        .Q(i_op_assign_1_reg_261[1]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[2]),
        .Q(i_op_assign_1_reg_261[2]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[3]),
        .Q(i_op_assign_1_reg_261[3]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[4]),
        .Q(i_op_assign_1_reg_261[4]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[5]),
        .Q(i_op_assign_1_reg_261[5]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[6]),
        .Q(i_op_assign_1_reg_261[6]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[7]),
        .Q(i_op_assign_1_reg_261[7]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[8]),
        .Q(i_op_assign_1_reg_261[8]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \i_op_assign_1_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(j_reg_1095[9]),
        .Q(i_op_assign_1_reg_261[9]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \i_op_assign_2_reg_306[7]_i_1 
       (.I0(ap_CS_fsm_state23),
        .I1(exitcond_fu_544_p2),
        .O(i_op_assign_2_reg_3060));
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_2_reg_306[7]_i_2 
       (.I0(Pool_mac_muladd_1hbi_U8_n_0),
        .I1(ap_CS_fsm_state26),
        .O(\i_op_assign_2_reg_306[7]_i_2_n_0 ));
  FDRE \i_op_assign_2_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(\i_op_assign_2_reg_306[7]_i_2_n_0 ),
        .D(ii_reg_1103[0]),
        .Q(i_op_assign_2_reg_306[0]),
        .R(i_op_assign_2_reg_3060));
  FDRE \i_op_assign_2_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(\i_op_assign_2_reg_306[7]_i_2_n_0 ),
        .D(ii_reg_1103[1]),
        .Q(i_op_assign_2_reg_306[1]),
        .R(i_op_assign_2_reg_3060));
  FDRE \i_op_assign_2_reg_306_reg[2] 
       (.C(ap_clk),
        .CE(\i_op_assign_2_reg_306[7]_i_2_n_0 ),
        .D(ii_reg_1103[2]),
        .Q(i_op_assign_2_reg_306[2]),
        .R(i_op_assign_2_reg_3060));
  FDRE \i_op_assign_2_reg_306_reg[3] 
       (.C(ap_clk),
        .CE(\i_op_assign_2_reg_306[7]_i_2_n_0 ),
        .D(ii_reg_1103[3]),
        .Q(i_op_assign_2_reg_306[3]),
        .R(i_op_assign_2_reg_3060));
  FDRE \i_op_assign_2_reg_306_reg[4] 
       (.C(ap_clk),
        .CE(\i_op_assign_2_reg_306[7]_i_2_n_0 ),
        .D(ii_reg_1103[4]),
        .Q(i_op_assign_2_reg_306[4]),
        .R(i_op_assign_2_reg_3060));
  FDRE \i_op_assign_2_reg_306_reg[5] 
       (.C(ap_clk),
        .CE(\i_op_assign_2_reg_306[7]_i_2_n_0 ),
        .D(ii_reg_1103[5]),
        .Q(i_op_assign_2_reg_306[5]),
        .R(i_op_assign_2_reg_3060));
  FDRE \i_op_assign_2_reg_306_reg[6] 
       (.C(ap_clk),
        .CE(\i_op_assign_2_reg_306[7]_i_2_n_0 ),
        .D(ii_reg_1103[6]),
        .Q(i_op_assign_2_reg_306[6]),
        .R(i_op_assign_2_reg_3060));
  FDRE \i_op_assign_2_reg_306_reg[7] 
       (.C(ap_clk),
        .CE(\i_op_assign_2_reg_306[7]_i_2_n_0 ),
        .D(ii_reg_1103[7]),
        .Q(i_op_assign_2_reg_306[7]),
        .R(i_op_assign_2_reg_3060));
  LUT2 #(
    .INIT(4'h2)) 
    \i_op_assign_3_reg_329[7]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state53),
        .O(i_op_assign_3_reg_329));
  FDRE \i_op_assign_3_reg_329_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(jj_reg_1123[0]),
        .Q(\i_op_assign_3_reg_329_reg_n_0_[0] ),
        .R(i_op_assign_3_reg_329));
  FDRE \i_op_assign_3_reg_329_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(jj_reg_1123[1]),
        .Q(\i_op_assign_3_reg_329_reg_n_0_[1] ),
        .R(i_op_assign_3_reg_329));
  FDRE \i_op_assign_3_reg_329_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(jj_reg_1123[2]),
        .Q(\i_op_assign_3_reg_329_reg_n_0_[2] ),
        .R(i_op_assign_3_reg_329));
  FDRE \i_op_assign_3_reg_329_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(jj_reg_1123[3]),
        .Q(\i_op_assign_3_reg_329_reg_n_0_[3] ),
        .R(i_op_assign_3_reg_329));
  FDRE \i_op_assign_3_reg_329_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(jj_reg_1123[4]),
        .Q(\i_op_assign_3_reg_329_reg_n_0_[4] ),
        .R(i_op_assign_3_reg_329));
  FDRE \i_op_assign_3_reg_329_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(jj_reg_1123[5]),
        .Q(\i_op_assign_3_reg_329_reg_n_0_[5] ),
        .R(i_op_assign_3_reg_329));
  FDRE \i_op_assign_3_reg_329_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(jj_reg_1123[6]),
        .Q(\i_op_assign_3_reg_329_reg_n_0_[6] ),
        .R(i_op_assign_3_reg_329));
  FDRE \i_op_assign_3_reg_329_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(jj_reg_1123[7]),
        .Q(\i_op_assign_3_reg_329_reg_n_0_[7] ),
        .R(i_op_assign_3_reg_329));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[13]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(\sum_3_reg_317_reg_n_0_[13] ),
        .O(\i_op_assign_reg_296[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[15]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(\sum_3_reg_317_reg_n_0_[15] ),
        .O(\i_op_assign_reg_296[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[16]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(\sum_3_reg_317_reg_n_0_[16] ),
        .O(\i_op_assign_reg_296[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[20]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(\sum_3_reg_317_reg_n_0_[20] ),
        .O(\i_op_assign_reg_296[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[21]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(\sum_3_reg_317_reg_n_0_[21] ),
        .O(\i_op_assign_reg_296[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[23]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(tmp_19_fu_657_p4[0]),
        .O(\i_op_assign_reg_296[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[24]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(tmp_19_fu_657_p4[1]),
        .O(\i_op_assign_reg_296[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[25]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(tmp_19_fu_657_p4[2]),
        .O(\i_op_assign_reg_296[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[27]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(tmp_19_fu_657_p4[4]),
        .O(\i_op_assign_reg_296[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[28]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(tmp_19_fu_657_p4[5]),
        .O(\i_op_assign_reg_296[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \i_op_assign_reg_296[29]_i_1 
       (.I0(exitcond_fu_544_p2),
        .I1(ap_CS_fsm_state23),
        .O(\i_op_assign_reg_296[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[2]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(\sum_3_reg_317_reg_n_0_[2] ),
        .O(\i_op_assign_reg_296[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[30]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(tmp_19_fu_657_p4[7]),
        .O(\i_op_assign_reg_296[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \i_op_assign_reg_296[31]_i_1 
       (.I0(Pool_mac_muladd_1hbi_U8_n_0),
        .I1(ap_CS_fsm_state26),
        .I2(exitcond_fu_544_p2),
        .I3(ap_CS_fsm_state23),
        .O(\i_op_assign_reg_296[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[31]_i_2 
       (.I0(p_sum_reg_1034[31]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(\sum_3_reg_317_reg_n_0_[31] ),
        .O(\i_op_assign_reg_296[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[3]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(\sum_3_reg_317_reg_n_0_[3] ),
        .O(\i_op_assign_reg_296[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[4]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(\sum_3_reg_317_reg_n_0_[4] ),
        .O(\i_op_assign_reg_296[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[5]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(\sum_3_reg_317_reg_n_0_[5] ),
        .O(\i_op_assign_reg_296[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[7]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(\sum_3_reg_317_reg_n_0_[7] ),
        .O(\i_op_assign_reg_296[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \i_op_assign_reg_296[9]_i_1 
       (.I0(p_sum_reg_1034[15]),
        .I1(ap_CS_fsm_state23),
        .I2(exitcond_fu_544_p2),
        .I3(\sum_3_reg_317_reg_n_0_[9] ),
        .O(\i_op_assign_reg_296[9]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\sum_3_reg_317_reg_n_0_[0] ),
        .Q(i_op_assign_reg_296[0]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[10] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\sum_3_reg_317_reg_n_0_[10] ),
        .Q(i_op_assign_reg_296[10]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[11] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\sum_3_reg_317_reg_n_0_[11] ),
        .Q(i_op_assign_reg_296[11]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[12] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\sum_3_reg_317_reg_n_0_[12] ),
        .Q(i_op_assign_reg_296[12]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[13] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[13]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[13]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[14] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\sum_3_reg_317_reg_n_0_[14] ),
        .Q(i_op_assign_reg_296[14]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[15] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[15]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[15]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[16] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[16]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[16]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[17] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\sum_3_reg_317_reg_n_0_[17] ),
        .Q(i_op_assign_reg_296[17]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[18] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\sum_3_reg_317_reg_n_0_[18] ),
        .Q(i_op_assign_reg_296[18]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[19] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\sum_3_reg_317_reg_n_0_[19] ),
        .Q(i_op_assign_reg_296[19]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[1] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\sum_3_reg_317_reg_n_0_[1] ),
        .Q(i_op_assign_reg_296[1]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[20] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[20]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[20]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[21] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[21]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[21]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[22] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\sum_3_reg_317_reg_n_0_[22] ),
        .Q(i_op_assign_reg_296[22]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[23] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[23]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[23]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[24] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[24]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[24]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[25] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[25]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[25]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[26] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(tmp_19_fu_657_p4[3]),
        .Q(i_op_assign_reg_296[26]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[27] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[27]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[27]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[28] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[28]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[28]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[29] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(tmp_19_fu_657_p4[6]),
        .Q(i_op_assign_reg_296[29]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[2] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[2]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[2]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[30] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[30]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[30]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[31] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[31]_i_2_n_0 ),
        .Q(i_op_assign_reg_296[31]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[3] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[3]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[3]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[4] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[4]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[4]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[5] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[5]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[5]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[6] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\sum_3_reg_317_reg_n_0_[6] ),
        .Q(i_op_assign_reg_296[6]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[7] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[7]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[7]),
        .R(1'b0));
  FDRE \i_op_assign_reg_296_reg[8] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\sum_3_reg_317_reg_n_0_[8] ),
        .Q(i_op_assign_reg_296[8]),
        .R(\i_op_assign_reg_296[29]_i_1_n_0 ));
  FDRE \i_op_assign_reg_296_reg[9] 
       (.C(ap_clk),
        .CE(\i_op_assign_reg_296[31]_i_1_n_0 ),
        .D(\i_op_assign_reg_296[9]_i_1_n_0 ),
        .Q(i_op_assign_reg_296[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0444)) 
    \i_op_assign_s_reg_227[15]_i_1 
       (.I0(exitcond1_fu_489_p2),
        .I1(ap_CS_fsm_state21),
        .I2(exitcond_fu_544_p2),
        .I3(ap_CS_fsm_state23),
        .O(i_op_assign_s_reg_227));
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_s_reg_227[15]_i_2 
       (.I0(ap_CS_fsm_state23),
        .I1(exitcond_fu_544_p2),
        .O(ap_NS_fsm127_out));
  FDRE \i_op_assign_s_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[0]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[0] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[10]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[10] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[11]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[11] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[12]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[12] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[13]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[13] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[14]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[14] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[15]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[15] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[1]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[1] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[2]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[2] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[3]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[3] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[4]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[4] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[5]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[5] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[6]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[6] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[7]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[7] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[8]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[8] ),
        .R(i_op_assign_s_reg_227));
  FDRE \i_op_assign_s_reg_227_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(i_reg_1072[9]),
        .Q(\i_op_assign_s_reg_227_reg_n_0_[9] ),
        .R(i_op_assign_s_reg_227));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_1072[0]_i_1 
       (.I0(\i_op_assign_s_reg_227_reg_n_0_[0] ),
        .O(i_fu_519_p2[0]));
  FDRE \i_reg_1072_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[0]),
        .Q(i_reg_1072[0]),
        .R(1'b0));
  FDRE \i_reg_1072_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[10]),
        .Q(i_reg_1072[10]),
        .R(1'b0));
  FDRE \i_reg_1072_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[11]),
        .Q(i_reg_1072[11]),
        .R(1'b0));
  FDRE \i_reg_1072_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[12]),
        .Q(i_reg_1072[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_1072_reg[12]_i_1 
       (.CI(\i_reg_1072_reg[8]_i_1_n_0 ),
        .CO({\i_reg_1072_reg[12]_i_1_n_0 ,\i_reg_1072_reg[12]_i_1_n_1 ,\i_reg_1072_reg[12]_i_1_n_2 ,\i_reg_1072_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_519_p2[12:9]),
        .S({\i_op_assign_s_reg_227_reg_n_0_[12] ,\i_op_assign_s_reg_227_reg_n_0_[11] ,\i_op_assign_s_reg_227_reg_n_0_[10] ,\i_op_assign_s_reg_227_reg_n_0_[9] }));
  FDRE \i_reg_1072_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[13]),
        .Q(i_reg_1072[13]),
        .R(1'b0));
  FDRE \i_reg_1072_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[14]),
        .Q(i_reg_1072[14]),
        .R(1'b0));
  FDRE \i_reg_1072_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[15]),
        .Q(i_reg_1072[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_1072_reg[15]_i_1 
       (.CI(\i_reg_1072_reg[12]_i_1_n_0 ),
        .CO({\NLW_i_reg_1072_reg[15]_i_1_CO_UNCONNECTED [3:2],\i_reg_1072_reg[15]_i_1_n_2 ,\i_reg_1072_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_1072_reg[15]_i_1_O_UNCONNECTED [3],i_fu_519_p2[15:13]}),
        .S({1'b0,\i_op_assign_s_reg_227_reg_n_0_[15] ,\i_op_assign_s_reg_227_reg_n_0_[14] ,\i_op_assign_s_reg_227_reg_n_0_[13] }));
  FDRE \i_reg_1072_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[1]),
        .Q(i_reg_1072[1]),
        .R(1'b0));
  FDRE \i_reg_1072_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[2]),
        .Q(i_reg_1072[2]),
        .R(1'b0));
  FDRE \i_reg_1072_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[3]),
        .Q(i_reg_1072[3]),
        .R(1'b0));
  FDRE \i_reg_1072_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[4]),
        .Q(i_reg_1072[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_1072_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_reg_1072_reg[4]_i_1_n_0 ,\i_reg_1072_reg[4]_i_1_n_1 ,\i_reg_1072_reg[4]_i_1_n_2 ,\i_reg_1072_reg[4]_i_1_n_3 }),
        .CYINIT(\i_op_assign_s_reg_227_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_519_p2[4:1]),
        .S({\i_op_assign_s_reg_227_reg_n_0_[4] ,\i_op_assign_s_reg_227_reg_n_0_[3] ,\i_op_assign_s_reg_227_reg_n_0_[2] ,\i_op_assign_s_reg_227_reg_n_0_[1] }));
  FDRE \i_reg_1072_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[5]),
        .Q(i_reg_1072[5]),
        .R(1'b0));
  FDRE \i_reg_1072_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[6]),
        .Q(i_reg_1072[6]),
        .R(1'b0));
  FDRE \i_reg_1072_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[7]),
        .Q(i_reg_1072[7]),
        .R(1'b0));
  FDRE \i_reg_1072_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[8]),
        .Q(i_reg_1072[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_1072_reg[8]_i_1 
       (.CI(\i_reg_1072_reg[4]_i_1_n_0 ),
        .CO({\i_reg_1072_reg[8]_i_1_n_0 ,\i_reg_1072_reg[8]_i_1_n_1 ,\i_reg_1072_reg[8]_i_1_n_2 ,\i_reg_1072_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_519_p2[8:5]),
        .S({\i_op_assign_s_reg_227_reg_n_0_[8] ,\i_op_assign_s_reg_227_reg_n_0_[7] ,\i_op_assign_s_reg_227_reg_n_0_[6] ,\i_op_assign_s_reg_227_reg_n_0_[5] }));
  FDRE \i_reg_1072_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_fu_519_p2[9]),
        .Q(i_reg_1072[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ii_reg_1103[0]_i_1 
       (.I0(i_op_assign_2_reg_306[0]),
        .O(ii_fu_560_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ii_reg_1103[1]_i_1 
       (.I0(i_op_assign_2_reg_306[0]),
        .I1(i_op_assign_2_reg_306[1]),
        .O(ii_fu_560_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \ii_reg_1103[2]_i_1 
       (.I0(i_op_assign_2_reg_306[2]),
        .I1(i_op_assign_2_reg_306[1]),
        .I2(i_op_assign_2_reg_306[0]),
        .O(ii_fu_560_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ii_reg_1103[3]_i_1 
       (.I0(i_op_assign_2_reg_306[3]),
        .I1(i_op_assign_2_reg_306[0]),
        .I2(i_op_assign_2_reg_306[1]),
        .I3(i_op_assign_2_reg_306[2]),
        .O(ii_fu_560_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \ii_reg_1103[4]_i_1 
       (.I0(i_op_assign_2_reg_306[4]),
        .I1(i_op_assign_2_reg_306[2]),
        .I2(i_op_assign_2_reg_306[1]),
        .I3(i_op_assign_2_reg_306[0]),
        .I4(i_op_assign_2_reg_306[3]),
        .O(ii_fu_560_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \ii_reg_1103[5]_i_1 
       (.I0(i_op_assign_2_reg_306[5]),
        .I1(i_op_assign_2_reg_306[3]),
        .I2(i_op_assign_2_reg_306[0]),
        .I3(i_op_assign_2_reg_306[1]),
        .I4(i_op_assign_2_reg_306[2]),
        .I5(i_op_assign_2_reg_306[4]),
        .O(ii_fu_560_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ii_reg_1103[6]_i_1 
       (.I0(i_op_assign_2_reg_306[6]),
        .I1(\ii_reg_1103[7]_i_2_n_0 ),
        .O(ii_fu_560_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \ii_reg_1103[7]_i_1 
       (.I0(i_op_assign_2_reg_306[7]),
        .I1(\ii_reg_1103[7]_i_2_n_0 ),
        .I2(i_op_assign_2_reg_306[6]),
        .O(ii_fu_560_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ii_reg_1103[7]_i_2 
       (.I0(i_op_assign_2_reg_306[5]),
        .I1(i_op_assign_2_reg_306[3]),
        .I2(i_op_assign_2_reg_306[0]),
        .I3(i_op_assign_2_reg_306[1]),
        .I4(i_op_assign_2_reg_306[2]),
        .I5(i_op_assign_2_reg_306[4]),
        .O(\ii_reg_1103[7]_i_2_n_0 ));
  FDRE \ii_reg_1103_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(ii_fu_560_p2[0]),
        .Q(ii_reg_1103[0]),
        .R(1'b0));
  FDRE \ii_reg_1103_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(ii_fu_560_p2[1]),
        .Q(ii_reg_1103[1]),
        .R(1'b0));
  FDRE \ii_reg_1103_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(ii_fu_560_p2[2]),
        .Q(ii_reg_1103[2]),
        .R(1'b0));
  FDRE \ii_reg_1103_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(ii_fu_560_p2[3]),
        .Q(ii_reg_1103[3]),
        .R(1'b0));
  FDRE \ii_reg_1103_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(ii_fu_560_p2[4]),
        .Q(ii_reg_1103[4]),
        .R(1'b0));
  FDRE \ii_reg_1103_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(ii_fu_560_p2[5]),
        .Q(ii_reg_1103[5]),
        .R(1'b0));
  FDRE \ii_reg_1103_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(ii_fu_560_p2[6]),
        .Q(ii_reg_1103[6]),
        .R(1'b0));
  FDRE \ii_reg_1103_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(ii_fu_560_p2[7]),
        .Q(ii_reg_1103[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_1095[0]_i_1 
       (.I0(i_op_assign_1_reg_261[0]),
        .O(j_fu_549_p2[0]));
  FDRE \j_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[0]),
        .Q(j_reg_1095[0]),
        .R(1'b0));
  FDRE \j_reg_1095_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[10]),
        .Q(j_reg_1095[10]),
        .R(1'b0));
  FDRE \j_reg_1095_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[11]),
        .Q(j_reg_1095[11]),
        .R(1'b0));
  FDRE \j_reg_1095_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[12]),
        .Q(j_reg_1095[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_reg_1095_reg[12]_i_1 
       (.CI(\j_reg_1095_reg[8]_i_1_n_0 ),
        .CO({\j_reg_1095_reg[12]_i_1_n_0 ,\j_reg_1095_reg[12]_i_1_n_1 ,\j_reg_1095_reg[12]_i_1_n_2 ,\j_reg_1095_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_fu_549_p2[12:9]),
        .S(i_op_assign_1_reg_261[12:9]));
  FDRE \j_reg_1095_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[13]),
        .Q(j_reg_1095[13]),
        .R(1'b0));
  FDRE \j_reg_1095_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[14]),
        .Q(j_reg_1095[14]),
        .R(1'b0));
  FDRE \j_reg_1095_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[15]),
        .Q(j_reg_1095[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_reg_1095_reg[15]_i_1 
       (.CI(\j_reg_1095_reg[12]_i_1_n_0 ),
        .CO({\NLW_j_reg_1095_reg[15]_i_1_CO_UNCONNECTED [3:2],\j_reg_1095_reg[15]_i_1_n_2 ,\j_reg_1095_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_reg_1095_reg[15]_i_1_O_UNCONNECTED [3],j_fu_549_p2[15:13]}),
        .S({1'b0,i_op_assign_1_reg_261[15:13]}));
  FDRE \j_reg_1095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[1]),
        .Q(j_reg_1095[1]),
        .R(1'b0));
  FDRE \j_reg_1095_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[2]),
        .Q(j_reg_1095[2]),
        .R(1'b0));
  FDRE \j_reg_1095_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[3]),
        .Q(j_reg_1095[3]),
        .R(1'b0));
  FDRE \j_reg_1095_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[4]),
        .Q(j_reg_1095[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_reg_1095_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_reg_1095_reg[4]_i_1_n_0 ,\j_reg_1095_reg[4]_i_1_n_1 ,\j_reg_1095_reg[4]_i_1_n_2 ,\j_reg_1095_reg[4]_i_1_n_3 }),
        .CYINIT(i_op_assign_1_reg_261[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_fu_549_p2[4:1]),
        .S(i_op_assign_1_reg_261[4:1]));
  FDRE \j_reg_1095_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[5]),
        .Q(j_reg_1095[5]),
        .R(1'b0));
  FDRE \j_reg_1095_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[6]),
        .Q(j_reg_1095[6]),
        .R(1'b0));
  FDRE \j_reg_1095_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[7]),
        .Q(j_reg_1095[7]),
        .R(1'b0));
  FDRE \j_reg_1095_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[8]),
        .Q(j_reg_1095[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_reg_1095_reg[8]_i_1 
       (.CI(\j_reg_1095_reg[4]_i_1_n_0 ),
        .CO({\j_reg_1095_reg[8]_i_1_n_0 ,\j_reg_1095_reg[8]_i_1_n_1 ,\j_reg_1095_reg[8]_i_1_n_2 ,\j_reg_1095_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_fu_549_p2[8:5]),
        .S(i_op_assign_1_reg_261[8:5]));
  FDRE \j_reg_1095_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_fu_549_p2[9]),
        .Q(j_reg_1095[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \jj_reg_1123[0]_i_1 
       (.I0(\i_op_assign_3_reg_329_reg_n_0_[0] ),
        .O(jj_fu_593_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \jj_reg_1123[1]_i_1 
       (.I0(\i_op_assign_3_reg_329_reg_n_0_[0] ),
        .I1(\i_op_assign_3_reg_329_reg_n_0_[1] ),
        .O(jj_fu_593_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \jj_reg_1123[2]_i_1 
       (.I0(\i_op_assign_3_reg_329_reg_n_0_[2] ),
        .I1(\i_op_assign_3_reg_329_reg_n_0_[1] ),
        .I2(\i_op_assign_3_reg_329_reg_n_0_[0] ),
        .O(jj_fu_593_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \jj_reg_1123[3]_i_1 
       (.I0(\i_op_assign_3_reg_329_reg_n_0_[3] ),
        .I1(\i_op_assign_3_reg_329_reg_n_0_[0] ),
        .I2(\i_op_assign_3_reg_329_reg_n_0_[1] ),
        .I3(\i_op_assign_3_reg_329_reg_n_0_[2] ),
        .O(jj_fu_593_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \jj_reg_1123[4]_i_1 
       (.I0(\i_op_assign_3_reg_329_reg_n_0_[4] ),
        .I1(\i_op_assign_3_reg_329_reg_n_0_[2] ),
        .I2(\i_op_assign_3_reg_329_reg_n_0_[1] ),
        .I3(\i_op_assign_3_reg_329_reg_n_0_[0] ),
        .I4(\i_op_assign_3_reg_329_reg_n_0_[3] ),
        .O(jj_fu_593_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \jj_reg_1123[5]_i_1 
       (.I0(\i_op_assign_3_reg_329_reg_n_0_[5] ),
        .I1(\i_op_assign_3_reg_329_reg_n_0_[3] ),
        .I2(\i_op_assign_3_reg_329_reg_n_0_[0] ),
        .I3(\i_op_assign_3_reg_329_reg_n_0_[1] ),
        .I4(\i_op_assign_3_reg_329_reg_n_0_[2] ),
        .I5(\i_op_assign_3_reg_329_reg_n_0_[4] ),
        .O(jj_fu_593_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \jj_reg_1123[6]_i_1 
       (.I0(\i_op_assign_3_reg_329_reg_n_0_[6] ),
        .I1(\jj_reg_1123[7]_i_2_n_0 ),
        .O(jj_fu_593_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \jj_reg_1123[7]_i_1 
       (.I0(\i_op_assign_3_reg_329_reg_n_0_[7] ),
        .I1(\jj_reg_1123[7]_i_2_n_0 ),
        .I2(\i_op_assign_3_reg_329_reg_n_0_[6] ),
        .O(jj_fu_593_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \jj_reg_1123[7]_i_2 
       (.I0(\i_op_assign_3_reg_329_reg_n_0_[5] ),
        .I1(\i_op_assign_3_reg_329_reg_n_0_[3] ),
        .I2(\i_op_assign_3_reg_329_reg_n_0_[0] ),
        .I3(\i_op_assign_3_reg_329_reg_n_0_[1] ),
        .I4(\i_op_assign_3_reg_329_reg_n_0_[2] ),
        .I5(\i_op_assign_3_reg_329_reg_n_0_[4] ),
        .O(\jj_reg_1123[7]_i_2_n_0 ));
  FDRE \jj_reg_1123_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(jj_fu_593_p2[0]),
        .Q(jj_reg_1123[0]),
        .R(1'b0));
  FDRE \jj_reg_1123_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(jj_fu_593_p2[1]),
        .Q(jj_reg_1123[1]),
        .R(1'b0));
  FDRE \jj_reg_1123_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(jj_fu_593_p2[2]),
        .Q(jj_reg_1123[2]),
        .R(1'b0));
  FDRE \jj_reg_1123_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(jj_fu_593_p2[3]),
        .Q(jj_reg_1123[3]),
        .R(1'b0));
  FDRE \jj_reg_1123_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(jj_fu_593_p2[4]),
        .Q(jj_reg_1123[4]),
        .R(1'b0));
  FDRE \jj_reg_1123_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(jj_fu_593_p2[5]),
        .Q(jj_reg_1123[5]),
        .R(1'b0));
  FDRE \jj_reg_1123_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(jj_fu_593_p2[6]),
        .Q(jj_reg_1123[6]),
        .R(1'b0));
  FDRE \jj_reg_1123_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(jj_fu_593_p2[7]),
        .Q(jj_reg_1123[7]),
        .R(1'b0));
  FDRE \mode_V_read_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(mode_V[0]),
        .Q(mode_V_read_reg_911[0]),
        .R(1'b0));
  FDRE \mode_V_read_reg_911_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(mode_V[1]),
        .Q(mode_V_read_reg_911[1]),
        .R(1'b0));
  FDRE next_mul1_reg_1059_reg__0
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[31]),
        .Q(next_mul1_reg_1059_reg__0_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 next_mul1_reg_1059_reg__0_i_1
       (.CI(next_mul1_reg_1059_reg__7_i_1_n_0),
        .CO({NLW_next_mul1_reg_1059_reg__0_i_1_CO_UNCONNECTED[3],next_mul1_reg_1059_reg__0_i_1_n_1,next_mul1_reg_1059_reg__0_i_1_n_2,next_mul1_reg_1059_reg__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ret_V_5_reg_250[30:28]}),
        .O(next_mul1_fu_504_p2[31:28]),
        .S(ret_V_5_reg_250[31:28]));
  FDRE next_mul1_reg_1059_reg__1
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[30]),
        .Q(next_mul1_reg_1059_reg__1_n_0),
        .R(1'b0));
  FDRE next_mul1_reg_1059_reg__10
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[21]),
        .Q(next_mul1_reg_1059_reg__10_n_0),
        .R(1'b0));
  FDRE next_mul1_reg_1059_reg__11
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[20]),
        .Q(next_mul1_reg_1059_reg__11_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 next_mul1_reg_1059_reg__11_i_1
       (.CI(ret_V_2_fu_529_p2__0_i_1_n_0),
        .CO({next_mul1_reg_1059_reg__11_i_1_n_0,next_mul1_reg_1059_reg__11_i_1_n_1,next_mul1_reg_1059_reg__11_i_1_n_2,next_mul1_reg_1059_reg__11_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(ret_V_5_reg_250[23:20]),
        .O(next_mul1_fu_504_p2[23:20]),
        .S(ret_V_5_reg_250[23:20]));
  FDRE next_mul1_reg_1059_reg__12
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[19]),
        .Q(next_mul1_reg_1059_reg__12_n_0),
        .R(1'b0));
  FDRE next_mul1_reg_1059_reg__13
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[18]),
        .Q(next_mul1_reg_1059_reg__13_n_0),
        .R(1'b0));
  FDRE next_mul1_reg_1059_reg__14
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[17]),
        .Q(next_mul1_reg_1059_reg__14_n_0),
        .R(1'b0));
  FDRE next_mul1_reg_1059_reg__2
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[29]),
        .Q(next_mul1_reg_1059_reg__2_n_0),
        .R(1'b0));
  FDRE next_mul1_reg_1059_reg__3
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[28]),
        .Q(next_mul1_reg_1059_reg__3_n_0),
        .R(1'b0));
  FDRE next_mul1_reg_1059_reg__4
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[27]),
        .Q(next_mul1_reg_1059_reg__4_n_0),
        .R(1'b0));
  FDRE next_mul1_reg_1059_reg__5
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[26]),
        .Q(next_mul1_reg_1059_reg__5_n_0),
        .R(1'b0));
  FDRE next_mul1_reg_1059_reg__6
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[25]),
        .Q(next_mul1_reg_1059_reg__6_n_0),
        .R(1'b0));
  FDRE next_mul1_reg_1059_reg__7
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[24]),
        .Q(next_mul1_reg_1059_reg__7_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 next_mul1_reg_1059_reg__7_i_1
       (.CI(next_mul1_reg_1059_reg__11_i_1_n_0),
        .CO({next_mul1_reg_1059_reg__7_i_1_n_0,next_mul1_reg_1059_reg__7_i_1_n_1,next_mul1_reg_1059_reg__7_i_1_n_2,next_mul1_reg_1059_reg__7_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(ret_V_5_reg_250[27:24]),
        .O(next_mul1_fu_504_p2[27:24]),
        .S(ret_V_5_reg_250[27:24]));
  FDRE next_mul1_reg_1059_reg__8
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[23]),
        .Q(next_mul1_reg_1059_reg__8_n_0),
        .R(1'b0));
  FDRE next_mul1_reg_1059_reg__9
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[22]),
        .Q(next_mul1_reg_1059_reg__9_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1064[3]_i_2 
       (.I0(phi_mul1_reg_238[3]),
        .I1(Ky_V_read_reg_917[3]),
        .O(\next_mul2_reg_1064[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1064[3]_i_3 
       (.I0(phi_mul1_reg_238[2]),
        .I1(Ky_V_read_reg_917[2]),
        .O(\next_mul2_reg_1064[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1064[3]_i_4 
       (.I0(phi_mul1_reg_238[1]),
        .I1(Ky_V_read_reg_917[1]),
        .O(\next_mul2_reg_1064[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1064[3]_i_5 
       (.I0(phi_mul1_reg_238[0]),
        .I1(Ky_V_read_reg_917[0]),
        .O(\next_mul2_reg_1064[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1064[7]_i_2 
       (.I0(phi_mul1_reg_238[7]),
        .I1(Ky_V_read_reg_917[7]),
        .O(\next_mul2_reg_1064[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1064[7]_i_3 
       (.I0(phi_mul1_reg_238[6]),
        .I1(Ky_V_read_reg_917[6]),
        .O(\next_mul2_reg_1064[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1064[7]_i_4 
       (.I0(phi_mul1_reg_238[5]),
        .I1(Ky_V_read_reg_917[5]),
        .O(\next_mul2_reg_1064[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1064[7]_i_5 
       (.I0(phi_mul1_reg_238[4]),
        .I1(Ky_V_read_reg_917[4]),
        .O(\next_mul2_reg_1064[7]_i_5_n_0 ));
  FDRE \next_mul2_reg_1064_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[0]),
        .Q(next_mul2_reg_1064[0]),
        .R(1'b0));
  FDRE \next_mul2_reg_1064_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[10]),
        .Q(next_mul2_reg_1064[10]),
        .R(1'b0));
  FDRE \next_mul2_reg_1064_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[11]),
        .Q(next_mul2_reg_1064[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul2_reg_1064_reg[11]_i_1 
       (.CI(\next_mul2_reg_1064_reg[7]_i_1_n_0 ),
        .CO({\next_mul2_reg_1064_reg[11]_i_1_n_0 ,\next_mul2_reg_1064_reg[11]_i_1_n_1 ,\next_mul2_reg_1064_reg[11]_i_1_n_2 ,\next_mul2_reg_1064_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_238[11:8]),
        .O(next_mul2_fu_509_p2[11:8]),
        .S(phi_mul1_reg_238[11:8]));
  FDRE \next_mul2_reg_1064_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[12]),
        .Q(next_mul2_reg_1064[12]),
        .R(1'b0));
  FDRE \next_mul2_reg_1064_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[13]),
        .Q(next_mul2_reg_1064[13]),
        .R(1'b0));
  FDRE \next_mul2_reg_1064_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[14]),
        .Q(next_mul2_reg_1064[14]),
        .R(1'b0));
  FDRE \next_mul2_reg_1064_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[15]),
        .Q(next_mul2_reg_1064[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul2_reg_1064_reg[15]_i_1 
       (.CI(\next_mul2_reg_1064_reg[11]_i_1_n_0 ),
        .CO({\NLW_next_mul2_reg_1064_reg[15]_i_1_CO_UNCONNECTED [3],\next_mul2_reg_1064_reg[15]_i_1_n_1 ,\next_mul2_reg_1064_reg[15]_i_1_n_2 ,\next_mul2_reg_1064_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul1_reg_238[14:12]}),
        .O(next_mul2_fu_509_p2[15:12]),
        .S(phi_mul1_reg_238[15:12]));
  FDRE \next_mul2_reg_1064_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[1]),
        .Q(next_mul2_reg_1064[1]),
        .R(1'b0));
  FDRE \next_mul2_reg_1064_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[2]),
        .Q(next_mul2_reg_1064[2]),
        .R(1'b0));
  FDRE \next_mul2_reg_1064_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[3]),
        .Q(next_mul2_reg_1064[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul2_reg_1064_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul2_reg_1064_reg[3]_i_1_n_0 ,\next_mul2_reg_1064_reg[3]_i_1_n_1 ,\next_mul2_reg_1064_reg[3]_i_1_n_2 ,\next_mul2_reg_1064_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_238[3:0]),
        .O(next_mul2_fu_509_p2[3:0]),
        .S({\next_mul2_reg_1064[3]_i_2_n_0 ,\next_mul2_reg_1064[3]_i_3_n_0 ,\next_mul2_reg_1064[3]_i_4_n_0 ,\next_mul2_reg_1064[3]_i_5_n_0 }));
  FDRE \next_mul2_reg_1064_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[4]),
        .Q(next_mul2_reg_1064[4]),
        .R(1'b0));
  FDRE \next_mul2_reg_1064_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[5]),
        .Q(next_mul2_reg_1064[5]),
        .R(1'b0));
  FDRE \next_mul2_reg_1064_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[6]),
        .Q(next_mul2_reg_1064[6]),
        .R(1'b0));
  FDRE \next_mul2_reg_1064_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[7]),
        .Q(next_mul2_reg_1064[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul2_reg_1064_reg[7]_i_1 
       (.CI(\next_mul2_reg_1064_reg[3]_i_1_n_0 ),
        .CO({\next_mul2_reg_1064_reg[7]_i_1_n_0 ,\next_mul2_reg_1064_reg[7]_i_1_n_1 ,\next_mul2_reg_1064_reg[7]_i_1_n_2 ,\next_mul2_reg_1064_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul1_reg_238[7:4]),
        .O(next_mul2_fu_509_p2[7:4]),
        .S({\next_mul2_reg_1064[7]_i_2_n_0 ,\next_mul2_reg_1064[7]_i_3_n_0 ,\next_mul2_reg_1064[7]_i_4_n_0 ,\next_mul2_reg_1064[7]_i_5_n_0 }));
  FDRE \next_mul2_reg_1064_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[8]),
        .Q(next_mul2_reg_1064[8]),
        .R(1'b0));
  FDRE \next_mul2_reg_1064_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul2_fu_509_p2[9]),
        .Q(next_mul2_reg_1064[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul9_reg_1082[3]_i_2 
       (.I0(phi_mul8_reg_284[3]),
        .I1(Kx_V_read_reg_922[3]),
        .O(\next_mul9_reg_1082[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul9_reg_1082[3]_i_3 
       (.I0(phi_mul8_reg_284[2]),
        .I1(Kx_V_read_reg_922[2]),
        .O(\next_mul9_reg_1082[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul9_reg_1082[3]_i_4 
       (.I0(phi_mul8_reg_284[1]),
        .I1(Kx_V_read_reg_922[1]),
        .O(\next_mul9_reg_1082[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul9_reg_1082[3]_i_5 
       (.I0(phi_mul8_reg_284[0]),
        .I1(Kx_V_read_reg_922[0]),
        .O(\next_mul9_reg_1082[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul9_reg_1082[7]_i_2 
       (.I0(phi_mul8_reg_284[7]),
        .I1(Kx_V_read_reg_922[7]),
        .O(\next_mul9_reg_1082[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul9_reg_1082[7]_i_3 
       (.I0(phi_mul8_reg_284[6]),
        .I1(Kx_V_read_reg_922[6]),
        .O(\next_mul9_reg_1082[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul9_reg_1082[7]_i_4 
       (.I0(phi_mul8_reg_284[5]),
        .I1(Kx_V_read_reg_922[5]),
        .O(\next_mul9_reg_1082[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul9_reg_1082[7]_i_5 
       (.I0(phi_mul8_reg_284[4]),
        .I1(Kx_V_read_reg_922[4]),
        .O(\next_mul9_reg_1082[7]_i_5_n_0 ));
  FDRE \next_mul9_reg_1082_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[0]),
        .Q(next_mul9_reg_1082[0]),
        .R(1'b0));
  FDRE \next_mul9_reg_1082_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[10]),
        .Q(next_mul9_reg_1082[10]),
        .R(1'b0));
  FDRE \next_mul9_reg_1082_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[11]),
        .Q(next_mul9_reg_1082[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul9_reg_1082_reg[11]_i_1 
       (.CI(\next_mul9_reg_1082_reg[7]_i_1_n_0 ),
        .CO({\next_mul9_reg_1082_reg[11]_i_1_n_0 ,\next_mul9_reg_1082_reg[11]_i_1_n_1 ,\next_mul9_reg_1082_reg[11]_i_1_n_2 ,\next_mul9_reg_1082_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul8_reg_284[11:8]),
        .O(next_mul9_fu_534_p2[11:8]),
        .S(phi_mul8_reg_284[11:8]));
  FDRE \next_mul9_reg_1082_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[12]),
        .Q(next_mul9_reg_1082[12]),
        .R(1'b0));
  FDRE \next_mul9_reg_1082_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[13]),
        .Q(next_mul9_reg_1082[13]),
        .R(1'b0));
  FDRE \next_mul9_reg_1082_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[14]),
        .Q(next_mul9_reg_1082[14]),
        .R(1'b0));
  FDRE \next_mul9_reg_1082_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[15]),
        .Q(next_mul9_reg_1082[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul9_reg_1082_reg[15]_i_1 
       (.CI(\next_mul9_reg_1082_reg[11]_i_1_n_0 ),
        .CO({\NLW_next_mul9_reg_1082_reg[15]_i_1_CO_UNCONNECTED [3],\next_mul9_reg_1082_reg[15]_i_1_n_1 ,\next_mul9_reg_1082_reg[15]_i_1_n_2 ,\next_mul9_reg_1082_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul8_reg_284[14:12]}),
        .O(next_mul9_fu_534_p2[15:12]),
        .S(phi_mul8_reg_284[15:12]));
  FDRE \next_mul9_reg_1082_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[1]),
        .Q(next_mul9_reg_1082[1]),
        .R(1'b0));
  FDRE \next_mul9_reg_1082_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[2]),
        .Q(next_mul9_reg_1082[2]),
        .R(1'b0));
  FDRE \next_mul9_reg_1082_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[3]),
        .Q(next_mul9_reg_1082[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul9_reg_1082_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul9_reg_1082_reg[3]_i_1_n_0 ,\next_mul9_reg_1082_reg[3]_i_1_n_1 ,\next_mul9_reg_1082_reg[3]_i_1_n_2 ,\next_mul9_reg_1082_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul8_reg_284[3:0]),
        .O(next_mul9_fu_534_p2[3:0]),
        .S({\next_mul9_reg_1082[3]_i_2_n_0 ,\next_mul9_reg_1082[3]_i_3_n_0 ,\next_mul9_reg_1082[3]_i_4_n_0 ,\next_mul9_reg_1082[3]_i_5_n_0 }));
  FDRE \next_mul9_reg_1082_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[4]),
        .Q(next_mul9_reg_1082[4]),
        .R(1'b0));
  FDRE \next_mul9_reg_1082_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[5]),
        .Q(next_mul9_reg_1082[5]),
        .R(1'b0));
  FDRE \next_mul9_reg_1082_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[6]),
        .Q(next_mul9_reg_1082[6]),
        .R(1'b0));
  FDRE \next_mul9_reg_1082_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[7]),
        .Q(next_mul9_reg_1082[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \next_mul9_reg_1082_reg[7]_i_1 
       (.CI(\next_mul9_reg_1082_reg[3]_i_1_n_0 ),
        .CO({\next_mul9_reg_1082_reg[7]_i_1_n_0 ,\next_mul9_reg_1082_reg[7]_i_1_n_1 ,\next_mul9_reg_1082_reg[7]_i_1_n_2 ,\next_mul9_reg_1082_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul8_reg_284[7:4]),
        .O(next_mul9_fu_534_p2[7:4]),
        .S({\next_mul9_reg_1082[7]_i_2_n_0 ,\next_mul9_reg_1082[7]_i_3_n_0 ,\next_mul9_reg_1082[7]_i_4_n_0 ,\next_mul9_reg_1082[7]_i_5_n_0 }));
  FDRE \next_mul9_reg_1082_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[8]),
        .Q(next_mul9_reg_1082[8]),
        .R(1'b0));
  FDRE \next_mul9_reg_1082_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul9_fu_534_p2[9]),
        .Q(next_mul9_reg_1082[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[11]_i_2 
       (.I0(ret_V_10_reg_272[11]),
        .I1(grp_fu_890_p0[11]),
        .O(\next_mul_reg_1087[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[11]_i_3 
       (.I0(ret_V_10_reg_272[10]),
        .I1(grp_fu_890_p0[10]),
        .O(\next_mul_reg_1087[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[11]_i_4 
       (.I0(ret_V_10_reg_272[9]),
        .I1(grp_fu_890_p0[9]),
        .O(\next_mul_reg_1087[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[11]_i_5 
       (.I0(ret_V_10_reg_272[8]),
        .I1(grp_fu_890_p0[8]),
        .O(\next_mul_reg_1087[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[15]_i_2 
       (.I0(ret_V_10_reg_272[15]),
        .I1(grp_fu_890_p0[15]),
        .O(\next_mul_reg_1087[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[15]_i_3 
       (.I0(ret_V_10_reg_272[14]),
        .I1(grp_fu_890_p0[14]),
        .O(\next_mul_reg_1087[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[15]_i_4 
       (.I0(ret_V_10_reg_272[13]),
        .I1(grp_fu_890_p0[13]),
        .O(\next_mul_reg_1087[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[15]_i_5 
       (.I0(ret_V_10_reg_272[12]),
        .I1(grp_fu_890_p0[12]),
        .O(\next_mul_reg_1087[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[3]_i_2 
       (.I0(ret_V_10_reg_272[3]),
        .I1(grp_fu_890_p0[3]),
        .O(\next_mul_reg_1087[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[3]_i_3 
       (.I0(ret_V_10_reg_272[2]),
        .I1(grp_fu_890_p0[2]),
        .O(\next_mul_reg_1087[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[3]_i_4 
       (.I0(ret_V_10_reg_272[1]),
        .I1(grp_fu_890_p0[1]),
        .O(\next_mul_reg_1087[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[3]_i_5 
       (.I0(ret_V_10_reg_272[0]),
        .I1(grp_fu_890_p0[0]),
        .O(\next_mul_reg_1087[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[7]_i_2 
       (.I0(ret_V_10_reg_272[7]),
        .I1(grp_fu_890_p0[7]),
        .O(\next_mul_reg_1087[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[7]_i_3 
       (.I0(ret_V_10_reg_272[6]),
        .I1(grp_fu_890_p0[6]),
        .O(\next_mul_reg_1087[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[7]_i_4 
       (.I0(ret_V_10_reg_272[5]),
        .I1(grp_fu_890_p0[5]),
        .O(\next_mul_reg_1087[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1087[7]_i_5 
       (.I0(ret_V_10_reg_272[4]),
        .I1(grp_fu_890_p0[4]),
        .O(\next_mul_reg_1087[7]_i_5_n_0 ));
  FDRE \next_mul_reg_1087_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[0]),
        .Q(next_mul_reg_1087[0]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[10]),
        .Q(next_mul_reg_1087[10]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[11]),
        .Q(next_mul_reg_1087[11]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1087_reg[11]_i_1 
       (.CI(\next_mul_reg_1087_reg[7]_i_1_n_0 ),
        .CO({\next_mul_reg_1087_reg[11]_i_1_n_0 ,\next_mul_reg_1087_reg[11]_i_1_n_1 ,\next_mul_reg_1087_reg[11]_i_1_n_2 ,\next_mul_reg_1087_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_272[11:8]),
        .O(next_mul_fu_539_p2[11:8]),
        .S({\next_mul_reg_1087[11]_i_2_n_0 ,\next_mul_reg_1087[11]_i_3_n_0 ,\next_mul_reg_1087[11]_i_4_n_0 ,\next_mul_reg_1087[11]_i_5_n_0 }));
  FDRE \next_mul_reg_1087_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[12]),
        .Q(next_mul_reg_1087[12]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[13]),
        .Q(next_mul_reg_1087[13]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[14]),
        .Q(next_mul_reg_1087[14]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[15]),
        .Q(next_mul_reg_1087[15]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1087_reg[15]_i_1 
       (.CI(\next_mul_reg_1087_reg[11]_i_1_n_0 ),
        .CO({\next_mul_reg_1087_reg[15]_i_1_n_0 ,\next_mul_reg_1087_reg[15]_i_1_n_1 ,\next_mul_reg_1087_reg[15]_i_1_n_2 ,\next_mul_reg_1087_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_272[15:12]),
        .O(next_mul_fu_539_p2[15:12]),
        .S({\next_mul_reg_1087[15]_i_2_n_0 ,\next_mul_reg_1087[15]_i_3_n_0 ,\next_mul_reg_1087[15]_i_4_n_0 ,\next_mul_reg_1087[15]_i_5_n_0 }));
  FDRE \next_mul_reg_1087_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[16]),
        .Q(next_mul_reg_1087[16]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[17]),
        .Q(next_mul_reg_1087[17]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[18]),
        .Q(next_mul_reg_1087[18]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[19]),
        .Q(next_mul_reg_1087[19]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1087_reg[19]_i_1 
       (.CI(\next_mul_reg_1087_reg[15]_i_1_n_0 ),
        .CO({\next_mul_reg_1087_reg[19]_i_1_n_0 ,\next_mul_reg_1087_reg[19]_i_1_n_1 ,\next_mul_reg_1087_reg[19]_i_1_n_2 ,\next_mul_reg_1087_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_272[19:16]),
        .O(next_mul_fu_539_p2[19:16]),
        .S(ret_V_10_reg_272[19:16]));
  FDRE \next_mul_reg_1087_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[1]),
        .Q(next_mul_reg_1087[1]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[20]),
        .Q(next_mul_reg_1087[20]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[21]),
        .Q(next_mul_reg_1087[21]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[22]),
        .Q(next_mul_reg_1087[22]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[23]),
        .Q(next_mul_reg_1087[23]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1087_reg[23]_i_1 
       (.CI(\next_mul_reg_1087_reg[19]_i_1_n_0 ),
        .CO({\next_mul_reg_1087_reg[23]_i_1_n_0 ,\next_mul_reg_1087_reg[23]_i_1_n_1 ,\next_mul_reg_1087_reg[23]_i_1_n_2 ,\next_mul_reg_1087_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_272[23:20]),
        .O(next_mul_fu_539_p2[23:20]),
        .S(ret_V_10_reg_272[23:20]));
  FDRE \next_mul_reg_1087_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[24]),
        .Q(next_mul_reg_1087[24]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[25]),
        .Q(next_mul_reg_1087[25]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[26]),
        .Q(next_mul_reg_1087[26]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[27]),
        .Q(next_mul_reg_1087[27]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1087_reg[27]_i_1 
       (.CI(\next_mul_reg_1087_reg[23]_i_1_n_0 ),
        .CO({\next_mul_reg_1087_reg[27]_i_1_n_0 ,\next_mul_reg_1087_reg[27]_i_1_n_1 ,\next_mul_reg_1087_reg[27]_i_1_n_2 ,\next_mul_reg_1087_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_272[27:24]),
        .O(next_mul_fu_539_p2[27:24]),
        .S(ret_V_10_reg_272[27:24]));
  FDRE \next_mul_reg_1087_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[28]),
        .Q(next_mul_reg_1087[28]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[29]),
        .Q(next_mul_reg_1087[29]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1087_reg[29]_i_1 
       (.CI(\next_mul_reg_1087_reg[27]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_1087_reg[29]_i_1_CO_UNCONNECTED [3:1],\next_mul_reg_1087_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_10_reg_272[28]}),
        .O({\NLW_next_mul_reg_1087_reg[29]_i_1_O_UNCONNECTED [3:2],next_mul_fu_539_p2[29:28]}),
        .S({1'b0,1'b0,ret_V_10_reg_272[29:28]}));
  FDRE \next_mul_reg_1087_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[2]),
        .Q(next_mul_reg_1087[2]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[3]),
        .Q(next_mul_reg_1087[3]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1087_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_1087_reg[3]_i_1_n_0 ,\next_mul_reg_1087_reg[3]_i_1_n_1 ,\next_mul_reg_1087_reg[3]_i_1_n_2 ,\next_mul_reg_1087_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_272[3:0]),
        .O(next_mul_fu_539_p2[3:0]),
        .S({\next_mul_reg_1087[3]_i_2_n_0 ,\next_mul_reg_1087[3]_i_3_n_0 ,\next_mul_reg_1087[3]_i_4_n_0 ,\next_mul_reg_1087[3]_i_5_n_0 }));
  FDRE \next_mul_reg_1087_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[4]),
        .Q(next_mul_reg_1087[4]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[5]),
        .Q(next_mul_reg_1087[5]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[6]),
        .Q(next_mul_reg_1087[6]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[7]),
        .Q(next_mul_reg_1087[7]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1087_reg[7]_i_1 
       (.CI(\next_mul_reg_1087_reg[3]_i_1_n_0 ),
        .CO({\next_mul_reg_1087_reg[7]_i_1_n_0 ,\next_mul_reg_1087_reg[7]_i_1_n_1 ,\next_mul_reg_1087_reg[7]_i_1_n_2 ,\next_mul_reg_1087_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_272[7:4]),
        .O(next_mul_fu_539_p2[7:4]),
        .S({\next_mul_reg_1087[7]_i_2_n_0 ,\next_mul_reg_1087[7]_i_3_n_0 ,\next_mul_reg_1087[7]_i_4_n_0 ,\next_mul_reg_1087[7]_i_5_n_0 }));
  FDRE \next_mul_reg_1087_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[8]),
        .Q(next_mul_reg_1087[8]),
        .R(1'b0));
  FDRE \next_mul_reg_1087_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(next_mul_fu_539_p2[9]),
        .Q(next_mul_reg_1087[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \op_assign_reg_216[15]_i_1 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state22),
        .I2(exitcond2_fu_514_p2),
        .O(op_assign_reg_216));
  LUT2 #(
    .INIT(4'h8)) 
    \op_assign_reg_216[15]_i_2 
       (.I0(exitcond2_fu_514_p2),
        .I1(ap_CS_fsm_state22),
        .O(ap_NS_fsm128_out));
  FDRE \op_assign_reg_216_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[0]),
        .Q(\op_assign_reg_216_reg_n_0_[0] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[10]),
        .Q(\op_assign_reg_216_reg_n_0_[10] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[11]),
        .Q(\op_assign_reg_216_reg_n_0_[11] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[12]),
        .Q(\op_assign_reg_216_reg_n_0_[12] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[13]),
        .Q(\op_assign_reg_216_reg_n_0_[13] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[14]),
        .Q(\op_assign_reg_216_reg_n_0_[14] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[15]),
        .Q(\op_assign_reg_216_reg_n_0_[15] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[1]),
        .Q(\op_assign_reg_216_reg_n_0_[1] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[2]),
        .Q(\op_assign_reg_216_reg_n_0_[2] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[3]),
        .Q(\op_assign_reg_216_reg_n_0_[3] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[4]),
        .Q(\op_assign_reg_216_reg_n_0_[4] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[5]),
        .Q(\op_assign_reg_216_reg_n_0_[5] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[6]),
        .Q(\op_assign_reg_216_reg_n_0_[6] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[7]),
        .Q(\op_assign_reg_216_reg_n_0_[7] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[8]),
        .Q(\op_assign_reg_216_reg_n_0_[8] ),
        .R(op_assign_reg_216));
  FDRE \op_assign_reg_216_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(c_reg_1047[9]),
        .Q(\op_assign_reg_216_reg_n_0_[9] ),
        .R(op_assign_reg_216));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_sum_reg_1034[15]_i_1 
       (.I0(mode_V_read_reg_911[0]),
        .I1(mode_V_read_reg_911[1]),
        .O(p_sum_fu_477_p3));
  FDRE \p_sum_reg_1034_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(p_sum_fu_477_p3),
        .Q(p_sum_reg_1034[15]),
        .R(1'b0));
  FDRE \p_sum_reg_1034_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(mode_V_read_reg_911[1]),
        .Q(p_sum_reg_1034[31]),
        .R(1'b0));
  FDRE \phi_mul1_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[0]),
        .Q(phi_mul1_reg_238[0]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[10]),
        .Q(phi_mul1_reg_238[10]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[11]),
        .Q(phi_mul1_reg_238[11]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[12]),
        .Q(phi_mul1_reg_238[12]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[13]),
        .Q(phi_mul1_reg_238[13]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[14]),
        .Q(phi_mul1_reg_238[14]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[15]),
        .Q(phi_mul1_reg_238[15]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[1]),
        .Q(phi_mul1_reg_238[1]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[2]),
        .Q(phi_mul1_reg_238[2]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[3]),
        .Q(phi_mul1_reg_238[3]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[4]),
        .Q(phi_mul1_reg_238[4]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[5]),
        .Q(phi_mul1_reg_238[5]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[6]),
        .Q(phi_mul1_reg_238[6]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[7]),
        .Q(phi_mul1_reg_238[7]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[8]),
        .Q(phi_mul1_reg_238[8]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul1_reg_238_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul2_reg_1064[9]),
        .Q(phi_mul1_reg_238[9]),
        .R(i_op_assign_s_reg_227));
  FDRE \phi_mul8_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[0]),
        .Q(phi_mul8_reg_284[0]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[10] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[10]),
        .Q(phi_mul8_reg_284[10]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[11] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[11]),
        .Q(phi_mul8_reg_284[11]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[12] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[12]),
        .Q(phi_mul8_reg_284[12]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[13] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[13]),
        .Q(phi_mul8_reg_284[13]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[14] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[14]),
        .Q(phi_mul8_reg_284[14]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[15] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[15]),
        .Q(phi_mul8_reg_284[15]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[1] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[1]),
        .Q(phi_mul8_reg_284[1]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[2] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[2]),
        .Q(phi_mul8_reg_284[2]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[3] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[3]),
        .Q(phi_mul8_reg_284[3]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[4] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[4]),
        .Q(phi_mul8_reg_284[4]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[5] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[5]),
        .Q(phi_mul8_reg_284[5]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[6] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[6]),
        .Q(phi_mul8_reg_284[6]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[7] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[7]),
        .Q(phi_mul8_reg_284[7]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[8] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[8]),
        .Q(phi_mul8_reg_284[8]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \phi_mul8_reg_284_reg[9] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul9_reg_1082[9]),
        .Q(phi_mul8_reg_284[9]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[0]),
        .Q(ret_V_10_reg_272[0]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[10] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[10]),
        .Q(ret_V_10_reg_272[10]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[11] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[11]),
        .Q(ret_V_10_reg_272[11]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[12] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[12]),
        .Q(ret_V_10_reg_272[12]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[13] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[13]),
        .Q(ret_V_10_reg_272[13]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[14] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[14]),
        .Q(ret_V_10_reg_272[14]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[15] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[15]),
        .Q(ret_V_10_reg_272[15]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[16] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[16]),
        .Q(ret_V_10_reg_272[16]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[17] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[17]),
        .Q(ret_V_10_reg_272[17]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[18] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[18]),
        .Q(ret_V_10_reg_272[18]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[19] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[19]),
        .Q(ret_V_10_reg_272[19]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[1] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[1]),
        .Q(ret_V_10_reg_272[1]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[20] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[20]),
        .Q(ret_V_10_reg_272[20]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[21] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[21]),
        .Q(ret_V_10_reg_272[21]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[22] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[22]),
        .Q(ret_V_10_reg_272[22]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[23] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[23]),
        .Q(ret_V_10_reg_272[23]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[24] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[24]),
        .Q(ret_V_10_reg_272[24]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[25] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[25]),
        .Q(ret_V_10_reg_272[25]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[26] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[26]),
        .Q(ret_V_10_reg_272[26]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[27] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[27]),
        .Q(ret_V_10_reg_272[27]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[28] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[28]),
        .Q(ret_V_10_reg_272[28]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[29] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[29]),
        .Q(ret_V_10_reg_272[29]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[2] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[2]),
        .Q(ret_V_10_reg_272[2]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[3] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[3]),
        .Q(ret_V_10_reg_272[3]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[4] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[4]),
        .Q(ret_V_10_reg_272[4]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[5] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[5]),
        .Q(ret_V_10_reg_272[5]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[6] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[6]),
        .Q(ret_V_10_reg_272[6]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[7] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[7]),
        .Q(ret_V_10_reg_272[7]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[8] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[8]),
        .Q(ret_V_10_reg_272[8]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_10_reg_272_reg[9] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul_reg_1087[9]),
        .Q(ret_V_10_reg_272[9]),
        .R(\i_op_assign_1_reg_261[15]_i_1_n_0 ));
  FDRE \ret_V_16_reg_991_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[0]),
        .Q(ret_V_16_reg_991[0]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[10]),
        .Q(ret_V_16_reg_991[10]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[11]),
        .Q(ret_V_16_reg_991[11]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[12]),
        .Q(ret_V_16_reg_991[12]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[13]),
        .Q(ret_V_16_reg_991[13]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[14]),
        .Q(ret_V_16_reg_991[14]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[15]),
        .Q(ret_V_16_reg_991[15]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[1]),
        .Q(ret_V_16_reg_991[1]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[2]),
        .Q(ret_V_16_reg_991[2]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[3]),
        .Q(ret_V_16_reg_991[3]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[4]),
        .Q(ret_V_16_reg_991[4]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[5]),
        .Q(ret_V_16_reg_991[5]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[6]),
        .Q(ret_V_16_reg_991[6]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[7]),
        .Q(ret_V_16_reg_991[7]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[8]),
        .Q(ret_V_16_reg_991[8]),
        .R(1'b0));
  FDRE \ret_V_16_reg_991_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_410_p2[9]),
        .Q(ret_V_16_reg_991[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_V_2_fu_529_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ret_V_2_fu_529_p2__0_n_0,ret_V_2_fu_529_p2__1_n_0,ret_V_2_fu_529_p2__2_n_0,ret_V_2_fu_529_p2__3_n_0,ret_V_2_fu_529_p2__4_n_0,ret_V_2_fu_529_p2__5_n_0,ret_V_2_fu_529_p2__6_n_0,ret_V_2_fu_529_p2__7_n_0,ret_V_2_fu_529_p2__8_n_0,ret_V_2_fu_529_p2__9_n_0,ret_V_2_fu_529_p2__10_n_0,ret_V_2_fu_529_p2__11_n_0,ret_V_2_fu_529_p2__12_n_0,ret_V_2_fu_529_p2__13_n_0,ret_V_2_fu_529_p2__14_n_0,ret_V_2_fu_529_p2__15_n_0,ret_V_2_fu_529_p2__16_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_V_2_fu_529_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,CHin_V}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_V_2_fu_529_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_V_2_fu_529_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_V_2_fu_529_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm127_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_410_ap_start),
        .CEB2(ap_CS_fsm_state20),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_V_2_fu_529_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_V_2_fu_529_p2_OVERFLOW_UNCONNECTED),
        .P({ret_V_2_fu_529_p2_n_58,ret_V_2_fu_529_p2_n_59,ret_V_2_fu_529_p2_n_60,ret_V_2_fu_529_p2_n_61,ret_V_2_fu_529_p2_n_62,ret_V_2_fu_529_p2_n_63,ret_V_2_fu_529_p2_n_64,ret_V_2_fu_529_p2_n_65,ret_V_2_fu_529_p2_n_66,ret_V_2_fu_529_p2_n_67,ret_V_2_fu_529_p2_n_68,ret_V_2_fu_529_p2_n_69,ret_V_2_fu_529_p2_n_70,ret_V_2_fu_529_p2_n_71,ret_V_2_fu_529_p2_n_72,ret_V_2_fu_529_p2_n_73,ret_V_2_fu_529_p2_n_74,ret_V_2_fu_529_p2_n_75,ret_V_2_fu_529_p2_n_76,ret_V_2_fu_529_p2_n_77,ret_V_2_fu_529_p2_n_78,ret_V_2_fu_529_p2_n_79,ret_V_2_fu_529_p2_n_80,ret_V_2_fu_529_p2_n_81,ret_V_2_fu_529_p2_n_82,ret_V_2_fu_529_p2_n_83,ret_V_2_fu_529_p2_n_84,ret_V_2_fu_529_p2_n_85,ret_V_2_fu_529_p2_n_86,ret_V_2_fu_529_p2_n_87,ret_V_2_fu_529_p2_n_88,ret_V_2_fu_529_p2_n_89,ret_V_2_fu_529_p2_n_90,ret_V_2_fu_529_p2_n_91,ret_V_2_fu_529_p2_n_92,ret_V_2_fu_529_p2_n_93,ret_V_2_fu_529_p2_n_94,ret_V_2_fu_529_p2_n_95,ret_V_2_fu_529_p2_n_96,ret_V_2_fu_529_p2_n_97,ret_V_2_fu_529_p2_n_98,ret_V_2_fu_529_p2_n_99,ret_V_2_fu_529_p2_n_100,ret_V_2_fu_529_p2_n_101,ret_V_2_fu_529_p2_n_102,ret_V_2_fu_529_p2_n_103,ret_V_2_fu_529_p2_n_104,ret_V_2_fu_529_p2_n_105}),
        .PATTERNBDETECT(NLW_ret_V_2_fu_529_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_V_2_fu_529_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({ret_V_2_fu_529_p2_n_106,ret_V_2_fu_529_p2_n_107,ret_V_2_fu_529_p2_n_108,ret_V_2_fu_529_p2_n_109,ret_V_2_fu_529_p2_n_110,ret_V_2_fu_529_p2_n_111,ret_V_2_fu_529_p2_n_112,ret_V_2_fu_529_p2_n_113,ret_V_2_fu_529_p2_n_114,ret_V_2_fu_529_p2_n_115,ret_V_2_fu_529_p2_n_116,ret_V_2_fu_529_p2_n_117,ret_V_2_fu_529_p2_n_118,ret_V_2_fu_529_p2_n_119,ret_V_2_fu_529_p2_n_120,ret_V_2_fu_529_p2_n_121,ret_V_2_fu_529_p2_n_122,ret_V_2_fu_529_p2_n_123,ret_V_2_fu_529_p2_n_124,ret_V_2_fu_529_p2_n_125,ret_V_2_fu_529_p2_n_126,ret_V_2_fu_529_p2_n_127,ret_V_2_fu_529_p2_n_128,ret_V_2_fu_529_p2_n_129,ret_V_2_fu_529_p2_n_130,ret_V_2_fu_529_p2_n_131,ret_V_2_fu_529_p2_n_132,ret_V_2_fu_529_p2_n_133,ret_V_2_fu_529_p2_n_134,ret_V_2_fu_529_p2_n_135,ret_V_2_fu_529_p2_n_136,ret_V_2_fu_529_p2_n_137,ret_V_2_fu_529_p2_n_138,ret_V_2_fu_529_p2_n_139,ret_V_2_fu_529_p2_n_140,ret_V_2_fu_529_p2_n_141,ret_V_2_fu_529_p2_n_142,ret_V_2_fu_529_p2_n_143,ret_V_2_fu_529_p2_n_144,ret_V_2_fu_529_p2_n_145,ret_V_2_fu_529_p2_n_146,ret_V_2_fu_529_p2_n_147,ret_V_2_fu_529_p2_n_148,ret_V_2_fu_529_p2_n_149,ret_V_2_fu_529_p2_n_150,ret_V_2_fu_529_p2_n_151,ret_V_2_fu_529_p2_n_152,ret_V_2_fu_529_p2_n_153}),
        .RSTA(i_op_assign_s_reg_227),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_V_2_fu_529_p2_UNDERFLOW_UNCONNECTED));
  FDRE ret_V_2_fu_529_p2__0
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[16]),
        .Q(ret_V_2_fu_529_p2__0_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ret_V_2_fu_529_p2__0_i_1
       (.CI(ret_V_2_fu_529_p2__4_i_1_n_0),
        .CO({ret_V_2_fu_529_p2__0_i_1_n_0,ret_V_2_fu_529_p2__0_i_1_n_1,ret_V_2_fu_529_p2__0_i_1_n_2,ret_V_2_fu_529_p2__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(ret_V_5_reg_250[19:16]),
        .O(next_mul1_fu_504_p2[19:16]),
        .S(ret_V_5_reg_250[19:16]));
  FDRE ret_V_2_fu_529_p2__1
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[15]),
        .Q(ret_V_2_fu_529_p2__1_n_0),
        .R(1'b0));
  FDRE ret_V_2_fu_529_p2__10
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[6]),
        .Q(ret_V_2_fu_529_p2__10_n_0),
        .R(1'b0));
  FDRE ret_V_2_fu_529_p2__11
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[5]),
        .Q(ret_V_2_fu_529_p2__11_n_0),
        .R(1'b0));
  FDRE ret_V_2_fu_529_p2__12
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[4]),
        .Q(ret_V_2_fu_529_p2__12_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ret_V_2_fu_529_p2__12_i_1
       (.CI(ret_V_2_fu_529_p2__16_i_1_n_0),
        .CO({ret_V_2_fu_529_p2__12_i_1_n_0,ret_V_2_fu_529_p2__12_i_1_n_1,ret_V_2_fu_529_p2__12_i_1_n_2,ret_V_2_fu_529_p2__12_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(ret_V_5_reg_250[7:4]),
        .O(next_mul1_fu_504_p2[7:4]),
        .S({ret_V_2_fu_529_p2__12_i_2_n_0,ret_V_2_fu_529_p2__12_i_3_n_0,ret_V_2_fu_529_p2__12_i_4_n_0,ret_V_2_fu_529_p2__12_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__12_i_2
       (.I0(ret_V_5_reg_250[7]),
        .I1(ret_V_16_reg_991[7]),
        .O(ret_V_2_fu_529_p2__12_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__12_i_3
       (.I0(ret_V_5_reg_250[6]),
        .I1(ret_V_16_reg_991[6]),
        .O(ret_V_2_fu_529_p2__12_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__12_i_4
       (.I0(ret_V_5_reg_250[5]),
        .I1(ret_V_16_reg_991[5]),
        .O(ret_V_2_fu_529_p2__12_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__12_i_5
       (.I0(ret_V_5_reg_250[4]),
        .I1(ret_V_16_reg_991[4]),
        .O(ret_V_2_fu_529_p2__12_i_5_n_0));
  FDRE ret_V_2_fu_529_p2__13
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[3]),
        .Q(ret_V_2_fu_529_p2__13_n_0),
        .R(1'b0));
  FDRE ret_V_2_fu_529_p2__14
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[2]),
        .Q(ret_V_2_fu_529_p2__14_n_0),
        .R(1'b0));
  FDRE ret_V_2_fu_529_p2__15
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[1]),
        .Q(ret_V_2_fu_529_p2__15_n_0),
        .R(1'b0));
  FDRE ret_V_2_fu_529_p2__16
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[0]),
        .Q(ret_V_2_fu_529_p2__16_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ret_V_2_fu_529_p2__16_i_1
       (.CI(1'b0),
        .CO({ret_V_2_fu_529_p2__16_i_1_n_0,ret_V_2_fu_529_p2__16_i_1_n_1,ret_V_2_fu_529_p2__16_i_1_n_2,ret_V_2_fu_529_p2__16_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(ret_V_5_reg_250[3:0]),
        .O(next_mul1_fu_504_p2[3:0]),
        .S({ret_V_2_fu_529_p2__16_i_2_n_0,ret_V_2_fu_529_p2__16_i_3_n_0,ret_V_2_fu_529_p2__16_i_4_n_0,ret_V_2_fu_529_p2__16_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__16_i_2
       (.I0(ret_V_5_reg_250[3]),
        .I1(ret_V_16_reg_991[3]),
        .O(ret_V_2_fu_529_p2__16_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__16_i_3
       (.I0(ret_V_5_reg_250[2]),
        .I1(ret_V_16_reg_991[2]),
        .O(ret_V_2_fu_529_p2__16_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__16_i_4
       (.I0(ret_V_5_reg_250[1]),
        .I1(ret_V_16_reg_991[1]),
        .O(ret_V_2_fu_529_p2__16_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__16_i_5
       (.I0(ret_V_5_reg_250[0]),
        .I1(ret_V_16_reg_991[0]),
        .O(ret_V_2_fu_529_p2__16_i_5_n_0));
  FDRE ret_V_2_fu_529_p2__2
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[14]),
        .Q(ret_V_2_fu_529_p2__2_n_0),
        .R(1'b0));
  FDRE ret_V_2_fu_529_p2__3
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[13]),
        .Q(ret_V_2_fu_529_p2__3_n_0),
        .R(1'b0));
  FDRE ret_V_2_fu_529_p2__4
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[12]),
        .Q(ret_V_2_fu_529_p2__4_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ret_V_2_fu_529_p2__4_i_1
       (.CI(ret_V_2_fu_529_p2__8_i_1_n_0),
        .CO({ret_V_2_fu_529_p2__4_i_1_n_0,ret_V_2_fu_529_p2__4_i_1_n_1,ret_V_2_fu_529_p2__4_i_1_n_2,ret_V_2_fu_529_p2__4_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(ret_V_5_reg_250[15:12]),
        .O(next_mul1_fu_504_p2[15:12]),
        .S({ret_V_2_fu_529_p2__4_i_2_n_0,ret_V_2_fu_529_p2__4_i_3_n_0,ret_V_2_fu_529_p2__4_i_4_n_0,ret_V_2_fu_529_p2__4_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__4_i_2
       (.I0(ret_V_5_reg_250[15]),
        .I1(ret_V_16_reg_991[15]),
        .O(ret_V_2_fu_529_p2__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__4_i_3
       (.I0(ret_V_5_reg_250[14]),
        .I1(ret_V_16_reg_991[14]),
        .O(ret_V_2_fu_529_p2__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__4_i_4
       (.I0(ret_V_5_reg_250[13]),
        .I1(ret_V_16_reg_991[13]),
        .O(ret_V_2_fu_529_p2__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__4_i_5
       (.I0(ret_V_5_reg_250[12]),
        .I1(ret_V_16_reg_991[12]),
        .O(ret_V_2_fu_529_p2__4_i_5_n_0));
  FDRE ret_V_2_fu_529_p2__5
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[11]),
        .Q(ret_V_2_fu_529_p2__5_n_0),
        .R(1'b0));
  FDRE ret_V_2_fu_529_p2__6
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[10]),
        .Q(ret_V_2_fu_529_p2__6_n_0),
        .R(1'b0));
  FDRE ret_V_2_fu_529_p2__7
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[9]),
        .Q(ret_V_2_fu_529_p2__7_n_0),
        .R(1'b0));
  FDRE ret_V_2_fu_529_p2__8
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[8]),
        .Q(ret_V_2_fu_529_p2__8_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ret_V_2_fu_529_p2__8_i_1
       (.CI(ret_V_2_fu_529_p2__12_i_1_n_0),
        .CO({ret_V_2_fu_529_p2__8_i_1_n_0,ret_V_2_fu_529_p2__8_i_1_n_1,ret_V_2_fu_529_p2__8_i_1_n_2,ret_V_2_fu_529_p2__8_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(ret_V_5_reg_250[11:8]),
        .O(next_mul1_fu_504_p2[11:8]),
        .S({ret_V_2_fu_529_p2__8_i_2_n_0,ret_V_2_fu_529_p2__8_i_3_n_0,ret_V_2_fu_529_p2__8_i_4_n_0,ret_V_2_fu_529_p2__8_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__8_i_2
       (.I0(ret_V_5_reg_250[11]),
        .I1(ret_V_16_reg_991[11]),
        .O(ret_V_2_fu_529_p2__8_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__8_i_3
       (.I0(ret_V_5_reg_250[10]),
        .I1(ret_V_16_reg_991[10]),
        .O(ret_V_2_fu_529_p2__8_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__8_i_4
       (.I0(ret_V_5_reg_250[9]),
        .I1(ret_V_16_reg_991[9]),
        .O(ret_V_2_fu_529_p2__8_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_2_fu_529_p2__8_i_5
       (.I0(ret_V_5_reg_250[8]),
        .I1(ret_V_16_reg_991[8]),
        .O(ret_V_2_fu_529_p2__8_i_5_n_0));
  FDRE ret_V_2_fu_529_p2__9
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul1_fu_504_p2[7]),
        .Q(ret_V_2_fu_529_p2__9_n_0),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_V_2_reg_1077_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CHin_V}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_V_2_reg_1077_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,next_mul1_reg_1059_reg__0_n_0,next_mul1_reg_1059_reg__1_n_0,next_mul1_reg_1059_reg__2_n_0,next_mul1_reg_1059_reg__3_n_0,next_mul1_reg_1059_reg__4_n_0,next_mul1_reg_1059_reg__5_n_0,next_mul1_reg_1059_reg__6_n_0,next_mul1_reg_1059_reg__7_n_0,next_mul1_reg_1059_reg__8_n_0,next_mul1_reg_1059_reg__9_n_0,next_mul1_reg_1059_reg__10_n_0,next_mul1_reg_1059_reg__11_n_0,next_mul1_reg_1059_reg__12_n_0,next_mul1_reg_1059_reg__13_n_0,next_mul1_reg_1059_reg__14_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_V_2_reg_1077_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_V_2_reg_1077_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_V_2_reg_1077_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_410_ap_start),
        .CEA2(ap_CS_fsm_state20),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm127_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_V_2_reg_1077_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_V_2_reg_1077_reg_OVERFLOW_UNCONNECTED),
        .P({ret_V_2_reg_1077_reg_n_58,ret_V_2_reg_1077_reg_n_59,ret_V_2_reg_1077_reg_n_60,ret_V_2_reg_1077_reg_n_61,ret_V_2_reg_1077_reg_n_62,ret_V_2_reg_1077_reg_n_63,ret_V_2_reg_1077_reg_n_64,ret_V_2_reg_1077_reg_n_65,ret_V_2_reg_1077_reg_n_66,ret_V_2_reg_1077_reg_n_67,ret_V_2_reg_1077_reg_n_68,ret_V_2_reg_1077_reg_n_69,ret_V_2_reg_1077_reg_n_70,ret_V_2_reg_1077_reg_n_71,ret_V_2_reg_1077_reg_n_72,ret_V_2_reg_1077_reg_n_73,ret_V_2_reg_1077_reg_n_74,ret_V_2_reg_1077_reg_n_75,ret_V_2_reg_1077_reg_n_76,ret_V_2_reg_1077_reg_n_77,ret_V_2_reg_1077_reg_n_78,ret_V_2_reg_1077_reg_n_79,ret_V_2_reg_1077_reg_n_80,ret_V_2_reg_1077_reg_n_81,ret_V_2_reg_1077_reg_n_82,ret_V_2_reg_1077_reg_n_83,ret_V_2_reg_1077_reg_n_84,ret_V_2_reg_1077_reg_n_85,ret_V_2_reg_1077_reg_n_86,ret_V_2_reg_1077_reg_n_87,ret_V_2_reg_1077_reg_n_88,ret_V_2_reg_1077_reg_n_89,ret_V_2_reg_1077_reg_n_90,ret_V_2_reg_1077_reg_n_91,ret_V_2_reg_1077_reg_n_92,ret_V_2_reg_1077_reg__0[29:17]}),
        .PATTERNBDETECT(NLW_ret_V_2_reg_1077_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_V_2_reg_1077_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({ret_V_2_fu_529_p2_n_106,ret_V_2_fu_529_p2_n_107,ret_V_2_fu_529_p2_n_108,ret_V_2_fu_529_p2_n_109,ret_V_2_fu_529_p2_n_110,ret_V_2_fu_529_p2_n_111,ret_V_2_fu_529_p2_n_112,ret_V_2_fu_529_p2_n_113,ret_V_2_fu_529_p2_n_114,ret_V_2_fu_529_p2_n_115,ret_V_2_fu_529_p2_n_116,ret_V_2_fu_529_p2_n_117,ret_V_2_fu_529_p2_n_118,ret_V_2_fu_529_p2_n_119,ret_V_2_fu_529_p2_n_120,ret_V_2_fu_529_p2_n_121,ret_V_2_fu_529_p2_n_122,ret_V_2_fu_529_p2_n_123,ret_V_2_fu_529_p2_n_124,ret_V_2_fu_529_p2_n_125,ret_V_2_fu_529_p2_n_126,ret_V_2_fu_529_p2_n_127,ret_V_2_fu_529_p2_n_128,ret_V_2_fu_529_p2_n_129,ret_V_2_fu_529_p2_n_130,ret_V_2_fu_529_p2_n_131,ret_V_2_fu_529_p2_n_132,ret_V_2_fu_529_p2_n_133,ret_V_2_fu_529_p2_n_134,ret_V_2_fu_529_p2_n_135,ret_V_2_fu_529_p2_n_136,ret_V_2_fu_529_p2_n_137,ret_V_2_fu_529_p2_n_138,ret_V_2_fu_529_p2_n_139,ret_V_2_fu_529_p2_n_140,ret_V_2_fu_529_p2_n_141,ret_V_2_fu_529_p2_n_142,ret_V_2_fu_529_p2_n_143,ret_V_2_fu_529_p2_n_144,ret_V_2_fu_529_p2_n_145,ret_V_2_fu_529_p2_n_146,ret_V_2_fu_529_p2_n_147,ret_V_2_fu_529_p2_n_148,ret_V_2_fu_529_p2_n_149,ret_V_2_fu_529_p2_n_150,ret_V_2_fu_529_p2_n_151,ret_V_2_fu_529_p2_n_152,ret_V_2_fu_529_p2_n_153}),
        .PCOUT(NLW_ret_V_2_reg_1077_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_op_assign_s_reg_227),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_V_2_reg_1077_reg_UNDERFLOW_UNCONNECTED));
  FDRE \ret_V_2_reg_1077_reg[0] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_105),
        .Q(ret_V_2_reg_1077_reg__0[0]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[10] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_95),
        .Q(ret_V_2_reg_1077_reg__0[10]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[11] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_94),
        .Q(ret_V_2_reg_1077_reg__0[11]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[12] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_93),
        .Q(ret_V_2_reg_1077_reg__0[12]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[13] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_92),
        .Q(ret_V_2_reg_1077_reg__0[13]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[14] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_91),
        .Q(ret_V_2_reg_1077_reg__0[14]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[15] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_90),
        .Q(ret_V_2_reg_1077_reg__0[15]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[16] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_89),
        .Q(ret_V_2_reg_1077_reg__0[16]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[1] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_104),
        .Q(ret_V_2_reg_1077_reg__0[1]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[2] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_103),
        .Q(ret_V_2_reg_1077_reg__0[2]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[3] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_102),
        .Q(ret_V_2_reg_1077_reg__0[3]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[4] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_101),
        .Q(ret_V_2_reg_1077_reg__0[4]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[5] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_100),
        .Q(ret_V_2_reg_1077_reg__0[5]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[6] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_99),
        .Q(ret_V_2_reg_1077_reg__0[6]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[7] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_98),
        .Q(ret_V_2_reg_1077_reg__0[7]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[8] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_97),
        .Q(ret_V_2_reg_1077_reg__0[8]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1077_reg[9] 
       (.C(ap_clk),
        .CE(\i_op_assign_1_reg_261[15]_i_1_n_0 ),
        .D(ret_V_2_fu_529_p2_n_96),
        .Q(ret_V_2_reg_1077_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_V_3_reg_1108_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CHin_V}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_V_3_reg_1108_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_V_3_reg_1108_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_V_3_reg_1108_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_V_3_reg_1108_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_410_ap_start),
        .CEA2(ap_CS_fsm_state20),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\ap_CS_fsm[24]_i_1_n_0 ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_V_3_reg_1108_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_V_3_reg_1108_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_ret_V_3_reg_1108_reg_P_UNCONNECTED[47:32],ret_V_3_reg_1108_reg_n_74,ret_V_3_reg_1108_reg_n_75,ret_V_3_reg_1108_reg_n_76,ret_V_3_reg_1108_reg_n_77,ret_V_3_reg_1108_reg_n_78,ret_V_3_reg_1108_reg_n_79,ret_V_3_reg_1108_reg_n_80,ret_V_3_reg_1108_reg_n_81,ret_V_3_reg_1108_reg_n_82,ret_V_3_reg_1108_reg_n_83,ret_V_3_reg_1108_reg_n_84,ret_V_3_reg_1108_reg_n_85,ret_V_3_reg_1108_reg_n_86,ret_V_3_reg_1108_reg_n_87,ret_V_3_reg_1108_reg_n_88,ret_V_3_reg_1108_reg_n_89,ret_V_3_reg_1108_reg_n_90,ret_V_3_reg_1108_reg_n_91,ret_V_3_reg_1108_reg_n_92,ret_V_3_reg_1108_reg_n_93,ret_V_3_reg_1108_reg_n_94,ret_V_3_reg_1108_reg_n_95,ret_V_3_reg_1108_reg_n_96,ret_V_3_reg_1108_reg_n_97,ret_V_3_reg_1108_reg_n_98,ret_V_3_reg_1108_reg_n_99,ret_V_3_reg_1108_reg_n_100,ret_V_3_reg_1108_reg_n_101,ret_V_3_reg_1108_reg_n_102,ret_V_3_reg_1108_reg_n_103,ret_V_3_reg_1108_reg_n_104,ret_V_3_reg_1108_reg_n_105}),
        .PATTERNBDETECT(NLW_ret_V_3_reg_1108_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_V_3_reg_1108_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ret_V_3_reg_1108_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_V_3_reg_1108_reg_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ret_V_3_reg_1108_reg_i_1
       (.CI(ret_V_3_reg_1108_reg_i_2_n_0),
        .CO({NLW_ret_V_3_reg_1108_reg_i_1_CO_UNCONNECTED[3],ret_V_3_reg_1108_reg_i_1_n_1,ret_V_3_reg_1108_reg_i_1_n_2,ret_V_3_reg_1108_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[15:12]),
        .S(phi_mul1_reg_238[15:12]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_3_reg_1108_reg_i_10
       (.I0(i_op_assign_2_reg_306[2]),
        .I1(phi_mul1_reg_238[2]),
        .O(ret_V_3_reg_1108_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_3_reg_1108_reg_i_11
       (.I0(i_op_assign_2_reg_306[1]),
        .I1(phi_mul1_reg_238[1]),
        .O(ret_V_3_reg_1108_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_3_reg_1108_reg_i_12
       (.I0(i_op_assign_2_reg_306[0]),
        .I1(phi_mul1_reg_238[0]),
        .O(ret_V_3_reg_1108_reg_i_12_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ret_V_3_reg_1108_reg_i_2
       (.CI(ret_V_3_reg_1108_reg_i_3_n_0),
        .CO({ret_V_3_reg_1108_reg_i_2_n_0,ret_V_3_reg_1108_reg_i_2_n_1,ret_V_3_reg_1108_reg_i_2_n_2,ret_V_3_reg_1108_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[11:8]),
        .S(phi_mul1_reg_238[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ret_V_3_reg_1108_reg_i_3
       (.CI(ret_V_3_reg_1108_reg_i_4_n_0),
        .CO({ret_V_3_reg_1108_reg_i_3_n_0,ret_V_3_reg_1108_reg_i_3_n_1,ret_V_3_reg_1108_reg_i_3_n_2,ret_V_3_reg_1108_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(i_op_assign_2_reg_306[7:4]),
        .O(B[7:4]),
        .S({ret_V_3_reg_1108_reg_i_5_n_0,ret_V_3_reg_1108_reg_i_6_n_0,ret_V_3_reg_1108_reg_i_7_n_0,ret_V_3_reg_1108_reg_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ret_V_3_reg_1108_reg_i_4
       (.CI(1'b0),
        .CO({ret_V_3_reg_1108_reg_i_4_n_0,ret_V_3_reg_1108_reg_i_4_n_1,ret_V_3_reg_1108_reg_i_4_n_2,ret_V_3_reg_1108_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(i_op_assign_2_reg_306[3:0]),
        .O(B[3:0]),
        .S({ret_V_3_reg_1108_reg_i_9_n_0,ret_V_3_reg_1108_reg_i_10_n_0,ret_V_3_reg_1108_reg_i_11_n_0,ret_V_3_reg_1108_reg_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_3_reg_1108_reg_i_5
       (.I0(i_op_assign_2_reg_306[7]),
        .I1(phi_mul1_reg_238[7]),
        .O(ret_V_3_reg_1108_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_3_reg_1108_reg_i_6
       (.I0(i_op_assign_2_reg_306[6]),
        .I1(phi_mul1_reg_238[6]),
        .O(ret_V_3_reg_1108_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_3_reg_1108_reg_i_7
       (.I0(i_op_assign_2_reg_306[5]),
        .I1(phi_mul1_reg_238[5]),
        .O(ret_V_3_reg_1108_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_3_reg_1108_reg_i_8
       (.I0(i_op_assign_2_reg_306[4]),
        .I1(phi_mul1_reg_238[4]),
        .O(ret_V_3_reg_1108_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_3_reg_1108_reg_i_9
       (.I0(i_op_assign_2_reg_306[3]),
        .I1(phi_mul1_reg_238[3]),
        .O(ret_V_3_reg_1108_reg_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_V_4_fu_583_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ret_V_3_reg_1108_reg_n_89,ret_V_3_reg_1108_reg_n_90,ret_V_3_reg_1108_reg_n_91,ret_V_3_reg_1108_reg_n_92,ret_V_3_reg_1108_reg_n_93,ret_V_3_reg_1108_reg_n_94,ret_V_3_reg_1108_reg_n_95,ret_V_3_reg_1108_reg_n_96,ret_V_3_reg_1108_reg_n_97,ret_V_3_reg_1108_reg_n_98,ret_V_3_reg_1108_reg_n_99,ret_V_3_reg_1108_reg_n_100,ret_V_3_reg_1108_reg_n_101,ret_V_3_reg_1108_reg_n_102,ret_V_3_reg_1108_reg_n_103,ret_V_3_reg_1108_reg_n_104,ret_V_3_reg_1108_reg_n_105}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_V_4_fu_583_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,Win_V}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_V_4_fu_583_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_V_4_fu_583_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_V_4_fu_583_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_410_ap_start),
        .CEB2(ap_CS_fsm_state20),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_V_4_fu_583_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_V_4_fu_583_p2_OVERFLOW_UNCONNECTED),
        .P({ret_V_4_fu_583_p2_n_58,ret_V_4_fu_583_p2_n_59,ret_V_4_fu_583_p2_n_60,ret_V_4_fu_583_p2_n_61,ret_V_4_fu_583_p2_n_62,ret_V_4_fu_583_p2_n_63,ret_V_4_fu_583_p2_n_64,ret_V_4_fu_583_p2_n_65,ret_V_4_fu_583_p2_n_66,ret_V_4_fu_583_p2_n_67,ret_V_4_fu_583_p2_n_68,ret_V_4_fu_583_p2_n_69,ret_V_4_fu_583_p2_n_70,ret_V_4_fu_583_p2_n_71,ret_V_4_fu_583_p2_n_72,ret_V_4_fu_583_p2_n_73,ret_V_4_fu_583_p2_n_74,ret_V_4_fu_583_p2_n_75,ret_V_4_fu_583_p2_n_76,ret_V_4_fu_583_p2_n_77,ret_V_4_fu_583_p2_n_78,ret_V_4_fu_583_p2_n_79,ret_V_4_fu_583_p2_n_80,ret_V_4_fu_583_p2_n_81,ret_V_4_fu_583_p2_n_82,ret_V_4_fu_583_p2_n_83,ret_V_4_fu_583_p2_n_84,ret_V_4_fu_583_p2_n_85,ret_V_4_fu_583_p2_n_86,ret_V_4_fu_583_p2_n_87,ret_V_4_fu_583_p2_n_88,ret_V_4_fu_583_p2_n_89,ret_V_4_fu_583_p2_n_90,ret_V_4_fu_583_p2_n_91,ret_V_4_fu_583_p2_n_92,ret_V_4_fu_583_p2_n_93,ret_V_4_fu_583_p2_n_94,ret_V_4_fu_583_p2_n_95,ret_V_4_fu_583_p2_n_96,ret_V_4_fu_583_p2_n_97,ret_V_4_fu_583_p2_n_98,ret_V_4_fu_583_p2_n_99,ret_V_4_fu_583_p2_n_100,ret_V_4_fu_583_p2_n_101,ret_V_4_fu_583_p2_n_102,ret_V_4_fu_583_p2_n_103,ret_V_4_fu_583_p2_n_104,ret_V_4_fu_583_p2_n_105}),
        .PATTERNBDETECT(NLW_ret_V_4_fu_583_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_V_4_fu_583_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({ret_V_4_fu_583_p2_n_106,ret_V_4_fu_583_p2_n_107,ret_V_4_fu_583_p2_n_108,ret_V_4_fu_583_p2_n_109,ret_V_4_fu_583_p2_n_110,ret_V_4_fu_583_p2_n_111,ret_V_4_fu_583_p2_n_112,ret_V_4_fu_583_p2_n_113,ret_V_4_fu_583_p2_n_114,ret_V_4_fu_583_p2_n_115,ret_V_4_fu_583_p2_n_116,ret_V_4_fu_583_p2_n_117,ret_V_4_fu_583_p2_n_118,ret_V_4_fu_583_p2_n_119,ret_V_4_fu_583_p2_n_120,ret_V_4_fu_583_p2_n_121,ret_V_4_fu_583_p2_n_122,ret_V_4_fu_583_p2_n_123,ret_V_4_fu_583_p2_n_124,ret_V_4_fu_583_p2_n_125,ret_V_4_fu_583_p2_n_126,ret_V_4_fu_583_p2_n_127,ret_V_4_fu_583_p2_n_128,ret_V_4_fu_583_p2_n_129,ret_V_4_fu_583_p2_n_130,ret_V_4_fu_583_p2_n_131,ret_V_4_fu_583_p2_n_132,ret_V_4_fu_583_p2_n_133,ret_V_4_fu_583_p2_n_134,ret_V_4_fu_583_p2_n_135,ret_V_4_fu_583_p2_n_136,ret_V_4_fu_583_p2_n_137,ret_V_4_fu_583_p2_n_138,ret_V_4_fu_583_p2_n_139,ret_V_4_fu_583_p2_n_140,ret_V_4_fu_583_p2_n_141,ret_V_4_fu_583_p2_n_142,ret_V_4_fu_583_p2_n_143,ret_V_4_fu_583_p2_n_144,ret_V_4_fu_583_p2_n_145,ret_V_4_fu_583_p2_n_146,ret_V_4_fu_583_p2_n_147,ret_V_4_fu_583_p2_n_148,ret_V_4_fu_583_p2_n_149,ret_V_4_fu_583_p2_n_150,ret_V_4_fu_583_p2_n_151,ret_V_4_fu_583_p2_n_152,ret_V_4_fu_583_p2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_V_4_fu_583_p2_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_V_4_reg_1113_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Win_V}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_V_4_reg_1113_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ret_V_3_reg_1108_reg_n_74,ret_V_3_reg_1108_reg_n_74,ret_V_3_reg_1108_reg_n_74,ret_V_3_reg_1108_reg_n_74,ret_V_3_reg_1108_reg_n_75,ret_V_3_reg_1108_reg_n_76,ret_V_3_reg_1108_reg_n_77,ret_V_3_reg_1108_reg_n_78,ret_V_3_reg_1108_reg_n_79,ret_V_3_reg_1108_reg_n_80,ret_V_3_reg_1108_reg_n_81,ret_V_3_reg_1108_reg_n_82,ret_V_3_reg_1108_reg_n_83,ret_V_3_reg_1108_reg_n_84,ret_V_3_reg_1108_reg_n_85,ret_V_3_reg_1108_reg_n_86,ret_V_3_reg_1108_reg_n_87,ret_V_3_reg_1108_reg_n_88}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_V_4_reg_1113_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_V_4_reg_1113_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_V_4_reg_1113_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_410_ap_start),
        .CEA2(ap_CS_fsm_state20),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state25),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_V_4_reg_1113_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_V_4_reg_1113_reg_OVERFLOW_UNCONNECTED),
        .P({ret_V_4_reg_1113_reg_n_58,ret_V_4_reg_1113_reg_n_59,ret_V_4_reg_1113_reg_n_60,ret_V_4_reg_1113_reg_n_61,ret_V_4_reg_1113_reg_n_62,ret_V_4_reg_1113_reg_n_63,ret_V_4_reg_1113_reg_n_64,ret_V_4_reg_1113_reg_n_65,ret_V_4_reg_1113_reg_n_66,ret_V_4_reg_1113_reg_n_67,ret_V_4_reg_1113_reg_n_68,ret_V_4_reg_1113_reg_n_69,ret_V_4_reg_1113_reg_n_70,ret_V_4_reg_1113_reg_n_71,ret_V_4_reg_1113_reg_n_72,ret_V_4_reg_1113_reg_n_73,ret_V_4_reg_1113_reg_n_74,ret_V_4_reg_1113_reg_n_75,ret_V_4_reg_1113_reg_n_76,ret_V_4_reg_1113_reg_n_77,ret_V_4_reg_1113_reg_n_78,ret_V_4_reg_1113_reg_n_79,ret_V_4_reg_1113_reg_n_80,ret_V_4_reg_1113_reg_n_81,ret_V_4_reg_1113_reg_n_82,ret_V_4_reg_1113_reg_n_83,ret_V_4_reg_1113_reg_n_84,ret_V_4_reg_1113_reg_n_85,ret_V_4_reg_1113_reg_n_86,ret_V_4_reg_1113_reg_n_87,ret_V_4_reg_1113_reg_n_88,ret_V_4_reg_1113_reg_n_89,ret_V_4_reg_1113_reg_n_90,ret_V_4_reg_1113_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_ret_V_4_reg_1113_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_V_4_reg_1113_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({ret_V_4_fu_583_p2_n_106,ret_V_4_fu_583_p2_n_107,ret_V_4_fu_583_p2_n_108,ret_V_4_fu_583_p2_n_109,ret_V_4_fu_583_p2_n_110,ret_V_4_fu_583_p2_n_111,ret_V_4_fu_583_p2_n_112,ret_V_4_fu_583_p2_n_113,ret_V_4_fu_583_p2_n_114,ret_V_4_fu_583_p2_n_115,ret_V_4_fu_583_p2_n_116,ret_V_4_fu_583_p2_n_117,ret_V_4_fu_583_p2_n_118,ret_V_4_fu_583_p2_n_119,ret_V_4_fu_583_p2_n_120,ret_V_4_fu_583_p2_n_121,ret_V_4_fu_583_p2_n_122,ret_V_4_fu_583_p2_n_123,ret_V_4_fu_583_p2_n_124,ret_V_4_fu_583_p2_n_125,ret_V_4_fu_583_p2_n_126,ret_V_4_fu_583_p2_n_127,ret_V_4_fu_583_p2_n_128,ret_V_4_fu_583_p2_n_129,ret_V_4_fu_583_p2_n_130,ret_V_4_fu_583_p2_n_131,ret_V_4_fu_583_p2_n_132,ret_V_4_fu_583_p2_n_133,ret_V_4_fu_583_p2_n_134,ret_V_4_fu_583_p2_n_135,ret_V_4_fu_583_p2_n_136,ret_V_4_fu_583_p2_n_137,ret_V_4_fu_583_p2_n_138,ret_V_4_fu_583_p2_n_139,ret_V_4_fu_583_p2_n_140,ret_V_4_fu_583_p2_n_141,ret_V_4_fu_583_p2_n_142,ret_V_4_fu_583_p2_n_143,ret_V_4_fu_583_p2_n_144,ret_V_4_fu_583_p2_n_145,ret_V_4_fu_583_p2_n_146,ret_V_4_fu_583_p2_n_147,ret_V_4_fu_583_p2_n_148,ret_V_4_fu_583_p2_n_149,ret_V_4_fu_583_p2_n_150,ret_V_4_fu_583_p2_n_151,ret_V_4_fu_583_p2_n_152,ret_V_4_fu_583_p2_n_153}),
        .PCOUT(NLW_ret_V_4_reg_1113_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_V_4_reg_1113_reg_UNDERFLOW_UNCONNECTED));
  FDRE \ret_V_4_reg_1113_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_105),
        .Q(ret_V_4_reg_1113_reg__0[0]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_95),
        .Q(ret_V_4_reg_1113_reg__0[10]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_94),
        .Q(ret_V_4_reg_1113_reg__0[11]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_93),
        .Q(ret_V_4_reg_1113_reg__0[12]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_92),
        .Q(ret_V_4_reg_1113_reg__0[13]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_91),
        .Q(ret_V_4_reg_1113_reg__0[14]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_90),
        .Q(ret_V_4_reg_1113_reg__0[15]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_89),
        .Q(ret_V_4_reg_1113_reg__0[16]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_104),
        .Q(ret_V_4_reg_1113_reg__0[1]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_103),
        .Q(ret_V_4_reg_1113_reg__0[2]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_102),
        .Q(ret_V_4_reg_1113_reg__0[3]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_101),
        .Q(ret_V_4_reg_1113_reg__0[4]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_100),
        .Q(ret_V_4_reg_1113_reg__0[5]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_99),
        .Q(ret_V_4_reg_1113_reg__0[6]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_98),
        .Q(ret_V_4_reg_1113_reg__0[7]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_97),
        .Q(ret_V_4_reg_1113_reg__0[8]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1113_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(ret_V_4_fu_583_p2_n_96),
        .Q(ret_V_4_reg_1113_reg__0[9]),
        .R(1'b0));
  FDRE \ret_V_5_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__16_n_0),
        .Q(ret_V_5_reg_250[0]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__6_n_0),
        .Q(ret_V_5_reg_250[10]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__5_n_0),
        .Q(ret_V_5_reg_250[11]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__4_n_0),
        .Q(ret_V_5_reg_250[12]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__3_n_0),
        .Q(ret_V_5_reg_250[13]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__2_n_0),
        .Q(ret_V_5_reg_250[14]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__1_n_0),
        .Q(ret_V_5_reg_250[15]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__0_n_0),
        .Q(ret_V_5_reg_250[16]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__14_n_0),
        .Q(ret_V_5_reg_250[17]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__13_n_0),
        .Q(ret_V_5_reg_250[18]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__12_n_0),
        .Q(ret_V_5_reg_250[19]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__15_n_0),
        .Q(ret_V_5_reg_250[1]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__11_n_0),
        .Q(ret_V_5_reg_250[20]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__10_n_0),
        .Q(ret_V_5_reg_250[21]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__9_n_0),
        .Q(ret_V_5_reg_250[22]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__8_n_0),
        .Q(ret_V_5_reg_250[23]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__7_n_0),
        .Q(ret_V_5_reg_250[24]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__6_n_0),
        .Q(ret_V_5_reg_250[25]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__5_n_0),
        .Q(ret_V_5_reg_250[26]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__4_n_0),
        .Q(ret_V_5_reg_250[27]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__3_n_0),
        .Q(ret_V_5_reg_250[28]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__2_n_0),
        .Q(ret_V_5_reg_250[29]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__14_n_0),
        .Q(ret_V_5_reg_250[2]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__1_n_0),
        .Q(ret_V_5_reg_250[30]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(next_mul1_reg_1059_reg__0_n_0),
        .Q(ret_V_5_reg_250[31]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__13_n_0),
        .Q(ret_V_5_reg_250[3]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__12_n_0),
        .Q(ret_V_5_reg_250[4]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__11_n_0),
        .Q(ret_V_5_reg_250[5]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__10_n_0),
        .Q(ret_V_5_reg_250[6]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__9_n_0),
        .Q(ret_V_5_reg_250[7]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__8_n_0),
        .Q(ret_V_5_reg_250[8]),
        .R(i_op_assign_s_reg_227));
  FDRE \ret_V_5_reg_250_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm127_out),
        .D(ret_V_2_fu_529_p2__7_n_0),
        .Q(ret_V_5_reg_250[9]),
        .R(i_op_assign_s_reg_227));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_V_reg_969_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rhs_V_fu_416_p1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_V_reg_969_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,lhs_V_fu_406_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_V_reg_969_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_V_reg_969_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_V_reg_969_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_410_ap_start),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_410_ap_start),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_V_reg_969_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_V_reg_969_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_ret_V_reg_969_reg_P_UNCONNECTED[47:16],din0_buf1}),
        .PATTERNBDETECT(NLW_ret_V_reg_969_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_V_reg_969_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ret_V_reg_969_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_V_reg_969_reg_UNDERFLOW_UNCONNECTED));
  FDRE \rhs_V_1_reg_1005_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[0]),
        .Q(grp_fu_890_p0[0]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[10]),
        .Q(grp_fu_890_p0[10]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[11]),
        .Q(grp_fu_890_p0[11]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[12]),
        .Q(grp_fu_890_p0[12]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[13]),
        .Q(grp_fu_890_p0[13]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[14]),
        .Q(grp_fu_890_p0[14]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[15]),
        .Q(grp_fu_890_p0[15]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[1]),
        .Q(grp_fu_890_p0[1]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[2]),
        .Q(grp_fu_890_p0[2]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[3]),
        .Q(grp_fu_890_p0[3]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[4]),
        .Q(grp_fu_890_p0[4]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[5]),
        .Q(grp_fu_890_p0[5]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[6]),
        .Q(grp_fu_890_p0[6]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[7]),
        .Q(grp_fu_890_p0[7]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[8]),
        .Q(grp_fu_890_p0[8]),
        .R(1'b0));
  FDRE \rhs_V_1_reg_1005_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(CHin_V_read_reg_938[9]),
        .Q(grp_fu_890_p0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rhs_V_7_cast_reg_1052[15]_i_1 
       (.I0(ap_CS_fsm_state21),
        .I1(exitcond1_fu_489_p2),
        .O(p_1_in));
  FDRE \rhs_V_7_cast_reg_1052_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[0] ),
        .Q(rhs_V_7_cast_reg_1052[0]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[10] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[10] ),
        .Q(rhs_V_7_cast_reg_1052[10]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[11] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[11] ),
        .Q(rhs_V_7_cast_reg_1052[11]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[12] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[12] ),
        .Q(rhs_V_7_cast_reg_1052[12]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[13] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[13] ),
        .Q(rhs_V_7_cast_reg_1052[13]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[14] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[14] ),
        .Q(rhs_V_7_cast_reg_1052[14]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[15] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[15] ),
        .Q(rhs_V_7_cast_reg_1052[15]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[1] ),
        .Q(rhs_V_7_cast_reg_1052[1]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[2] ),
        .Q(rhs_V_7_cast_reg_1052[2]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[3] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[3] ),
        .Q(rhs_V_7_cast_reg_1052[3]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[4] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[4] ),
        .Q(rhs_V_7_cast_reg_1052[4]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[5] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[5] ),
        .Q(rhs_V_7_cast_reg_1052[5]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[6] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[6] ),
        .Q(rhs_V_7_cast_reg_1052[6]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[7] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[7] ),
        .Q(rhs_V_7_cast_reg_1052[7]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[8] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[8] ),
        .Q(rhs_V_7_cast_reg_1052[8]),
        .R(1'b0));
  FDRE \rhs_V_7_cast_reg_1052_reg[9] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\op_assign_reg_216_reg_n_0_[9] ),
        .Q(rhs_V_7_cast_reg_1052[9]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[0]),
        .Q(sum_2_reg_1192[0]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[10]),
        .Q(sum_2_reg_1192[10]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[11]),
        .Q(sum_2_reg_1192[11]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[12]),
        .Q(sum_2_reg_1192[12]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[13]),
        .Q(sum_2_reg_1192[13]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[14]),
        .Q(sum_2_reg_1192[14]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[15]),
        .Q(sum_2_reg_1192[15]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[16]),
        .Q(sum_2_reg_1192[16]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[17]),
        .Q(sum_2_reg_1192[17]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[18]),
        .Q(sum_2_reg_1192[18]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[19]),
        .Q(sum_2_reg_1192[19]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[1]),
        .Q(sum_2_reg_1192[1]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[20]),
        .Q(sum_2_reg_1192[20]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[21]),
        .Q(sum_2_reg_1192[21]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[22]),
        .Q(sum_2_reg_1192[22]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[23]),
        .Q(sum_2_reg_1192[23]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[24]),
        .Q(sum_2_reg_1192[24]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[25]),
        .Q(sum_2_reg_1192[25]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[26]),
        .Q(sum_2_reg_1192[26]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[27]),
        .Q(sum_2_reg_1192[27]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[28]),
        .Q(sum_2_reg_1192[28]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[29]),
        .Q(sum_2_reg_1192[29]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[2]),
        .Q(sum_2_reg_1192[2]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[30]),
        .Q(sum_2_reg_1192[30]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[31]),
        .Q(sum_2_reg_1192[31]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[3]),
        .Q(sum_2_reg_1192[3]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[4]),
        .Q(sum_2_reg_1192[4]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[5]),
        .Q(sum_2_reg_1192[5]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[6]),
        .Q(sum_2_reg_1192[6]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[7]),
        .Q(sum_2_reg_1192[7]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[8]),
        .Q(sum_2_reg_1192[8]),
        .R(1'b0));
  FDRE \sum_2_reg_1192_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(r_tdata[9]),
        .Q(sum_2_reg_1192[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[0]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[0] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[0] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[0]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[0]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[0] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[0]),
        .O(\sum_3_be_reg_340[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[10]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[10] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[10] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[10]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[10]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[10] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[10] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[10]),
        .O(\sum_3_be_reg_340[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[11]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[11] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[11] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[11]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[11]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[11] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[11] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[11]),
        .O(\sum_3_be_reg_340[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[12]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[12] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[12] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[12]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[12]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[12] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[12] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[12]),
        .O(\sum_3_be_reg_340[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[13]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[13] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[13] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[13]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[13]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[13] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[13] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[13]),
        .O(\sum_3_be_reg_340[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[14]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[14] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[14] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[14]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[14]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[14] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[14] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[14]),
        .O(\sum_3_be_reg_340[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[15]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[15] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[15] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[15]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[15]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[15] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[15] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[15]),
        .O(\sum_3_be_reg_340[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[16]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[16] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[16] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[16]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[16]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[16] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[16] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[16]),
        .O(\sum_3_be_reg_340[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[17]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[17] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[17] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[17]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[17]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[17] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[17] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[17]),
        .O(\sum_3_be_reg_340[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[18]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[18] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[18] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[18]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[18]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[18] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[18] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[18]),
        .O(\sum_3_be_reg_340[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[19]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[19] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[19] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[19]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[19]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[19] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[19] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[19]),
        .O(\sum_3_be_reg_340[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[1]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[1] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[1] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[1]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[1]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[1] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[1] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[1]),
        .O(\sum_3_be_reg_340[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[20]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[20] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[20] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[20]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[20]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[20] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[20] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[20]),
        .O(\sum_3_be_reg_340[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[21]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[21] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[21] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[21]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[21]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[21] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[21] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[21]),
        .O(\sum_3_be_reg_340[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[22]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[22] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[22] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[22]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[22]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[22] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[22] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[22]),
        .O(\sum_3_be_reg_340[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[23]_i_1 
       (.I0(tmp_19_fu_657_p4[0]),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(tmp_21_fu_674_p4[0]),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[23]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[23]_i_2 
       (.I0(tmp_12_fu_763_p4[0]),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(tmp_19_fu_657_p4[0]),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[23]),
        .O(\sum_3_be_reg_340[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[24]_i_1 
       (.I0(tmp_19_fu_657_p4[1]),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(tmp_21_fu_674_p4[1]),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[24]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[24]_i_2 
       (.I0(tmp_12_fu_763_p4[1]),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(tmp_19_fu_657_p4[1]),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[24]),
        .O(\sum_3_be_reg_340[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[25]_i_1 
       (.I0(tmp_19_fu_657_p4[2]),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(tmp_21_fu_674_p4[2]),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[25]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[25]_i_2 
       (.I0(tmp_12_fu_763_p4[2]),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(tmp_19_fu_657_p4[2]),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[25]),
        .O(\sum_3_be_reg_340[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[26]_i_1 
       (.I0(tmp_19_fu_657_p4[3]),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(tmp_21_fu_674_p4[3]),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[26]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[26]_i_2 
       (.I0(tmp_12_fu_763_p4[3]),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(tmp_19_fu_657_p4[3]),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[26]),
        .O(\sum_3_be_reg_340[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[27]_i_1 
       (.I0(tmp_19_fu_657_p4[4]),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(tmp_21_fu_674_p4[4]),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[27]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[27]_i_2 
       (.I0(tmp_12_fu_763_p4[4]),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(tmp_19_fu_657_p4[4]),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[27]),
        .O(\sum_3_be_reg_340[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[28]_i_1 
       (.I0(tmp_19_fu_657_p4[5]),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(tmp_21_fu_674_p4[5]),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[28]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[28]_i_2 
       (.I0(tmp_12_fu_763_p4[5]),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(tmp_19_fu_657_p4[5]),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[28]),
        .O(\sum_3_be_reg_340[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[29]_i_1 
       (.I0(tmp_19_fu_657_p4[6]),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(tmp_21_fu_674_p4[6]),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[29]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[29]_i_2 
       (.I0(tmp_12_fu_763_p4[6]),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(tmp_19_fu_657_p4[6]),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[29]),
        .O(\sum_3_be_reg_340[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[2]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[2] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[2] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[2]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[2]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[2] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[2] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[2]),
        .O(\sum_3_be_reg_340[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[30]_i_1 
       (.I0(tmp_19_fu_657_p4[7]),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(tmp_21_fu_674_p4[7]),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[30]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[30]_i_2 
       (.I0(tmp_12_fu_763_p4[7]),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(tmp_19_fu_657_p4[7]),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[30]),
        .O(\sum_3_be_reg_340[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEFEFEEE)) 
    \sum_3_be_reg_340[31]_i_1 
       (.I0(\ap_CS_fsm[52]_i_2_n_0 ),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state37),
        .I3(mode_V_read_reg_911[1]),
        .I4(mode_V_read_reg_911[0]),
        .O(\sum_3_be_reg_340[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sum_3_be_reg_340[31]_i_10 
       (.I0(\sum_3_be_reg_340[31]_i_19_n_0 ),
        .I1(\sum_3_be_reg_340[31]_i_20_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_21_n_0 ),
        .I3(\sum_3_be_reg_340[31]_i_22_n_0 ),
        .I4(\sum_3_be_reg_340[31]_i_23_n_0 ),
        .I5(\sum_3_be_reg_340[31]_i_24_n_0 ),
        .O(\sum_3_be_reg_340[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF1000000F100F100)) 
    \sum_3_be_reg_340[31]_i_11 
       (.I0(\sum_3_be_reg_340[31]_i_25_n_0 ),
        .I1(\sum_3_be_reg_340[31]_i_26_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_9_n_0 ),
        .I3(tmp_17_reg_1166),
        .I4(\sum_3_be_reg_340[31]_i_27_n_0 ),
        .I5(\sum_3_be_reg_340[31]_i_28_n_0 ),
        .O(\sum_3_be_reg_340[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \sum_3_be_reg_340[31]_i_12 
       (.I0(mode_V_read_reg_911[1]),
        .I1(mode_V_read_reg_911[0]),
        .I2(ap_CS_fsm_state37),
        .O(\sum_3_be_reg_340[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sum_3_be_reg_340[31]_i_13 
       (.I0(tmp_21_fu_674_p4[4]),
        .I1(tmp_21_fu_674_p4[1]),
        .I2(tmp_21_fu_674_p4[7]),
        .I3(tmp_21_fu_674_p4[3]),
        .O(\sum_3_be_reg_340[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_14 
       (.I0(\gmem_addr_3_read_reg_1147_reg_n_0_[19] ),
        .I1(\gmem_addr_3_read_reg_1147_reg_n_0_[0] ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[21] ),
        .I3(\gmem_addr_3_read_reg_1147_reg_n_0_[20] ),
        .O(\sum_3_be_reg_340[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_15 
       (.I0(\gmem_addr_3_read_reg_1147_reg_n_0_[7] ),
        .I1(\gmem_addr_3_read_reg_1147_reg_n_0_[4] ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[14] ),
        .I3(\gmem_addr_3_read_reg_1147_reg_n_0_[5] ),
        .O(\sum_3_be_reg_340[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_16 
       (.I0(\gmem_addr_3_read_reg_1147_reg_n_0_[10] ),
        .I1(\gmem_addr_3_read_reg_1147_reg_n_0_[8] ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[12] ),
        .I3(\gmem_addr_3_read_reg_1147_reg_n_0_[3] ),
        .O(\sum_3_be_reg_340[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_17 
       (.I0(\gmem_addr_3_read_reg_1147_reg_n_0_[2] ),
        .I1(\gmem_addr_3_read_reg_1147_reg_n_0_[1] ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[13] ),
        .I3(\gmem_addr_3_read_reg_1147_reg_n_0_[6] ),
        .O(\sum_3_be_reg_340[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sum_3_be_reg_340[31]_i_18 
       (.I0(tmp_19_fu_657_p4[6]),
        .I1(tmp_19_fu_657_p4[0]),
        .I2(tmp_19_fu_657_p4[2]),
        .I3(tmp_19_fu_657_p4[1]),
        .O(\sum_3_be_reg_340[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_19 
       (.I0(\sum_3_reg_317_reg_n_0_[1] ),
        .I1(\sum_3_reg_317_reg_n_0_[0] ),
        .I2(\sum_3_reg_317_reg_n_0_[16] ),
        .I3(\sum_3_reg_317_reg_n_0_[14] ),
        .O(\sum_3_be_reg_340[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[31]_i_2 
       (.I0(\sum_3_reg_317_reg_n_0_[31] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[31] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[31]_i_5_n_0 ),
        .O(\sum_3_be_reg_340[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_20 
       (.I0(\sum_3_reg_317_reg_n_0_[18] ),
        .I1(\sum_3_reg_317_reg_n_0_[13] ),
        .I2(\sum_3_reg_317_reg_n_0_[20] ),
        .I3(\sum_3_reg_317_reg_n_0_[17] ),
        .O(\sum_3_be_reg_340[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \sum_3_be_reg_340[31]_i_21 
       (.I0(\sum_3_reg_317_reg_n_0_[15] ),
        .I1(\sum_3_reg_317_reg_n_0_[19] ),
        .I2(\sum_3_reg_317_reg_n_0_[6] ),
        .O(\sum_3_be_reg_340[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_22 
       (.I0(\sum_3_reg_317_reg_n_0_[12] ),
        .I1(\sum_3_reg_317_reg_n_0_[9] ),
        .I2(\sum_3_reg_317_reg_n_0_[8] ),
        .I3(\sum_3_reg_317_reg_n_0_[3] ),
        .O(\sum_3_be_reg_340[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_23 
       (.I0(\sum_3_reg_317_reg_n_0_[22] ),
        .I1(\sum_3_reg_317_reg_n_0_[21] ),
        .I2(\sum_3_reg_317_reg_n_0_[4] ),
        .I3(\sum_3_reg_317_reg_n_0_[2] ),
        .O(\sum_3_be_reg_340[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_24 
       (.I0(\sum_3_reg_317_reg_n_0_[10] ),
        .I1(\sum_3_reg_317_reg_n_0_[7] ),
        .I2(\sum_3_reg_317_reg_n_0_[11] ),
        .I3(\sum_3_reg_317_reg_n_0_[5] ),
        .O(\sum_3_be_reg_340[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sum_3_be_reg_340[31]_i_25 
       (.I0(\sum_3_be_reg_340[31]_i_24_n_0 ),
        .I1(\sum_3_be_reg_340[31]_i_23_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_22_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[15] ),
        .I4(\sum_3_reg_317_reg_n_0_[19] ),
        .I5(\sum_3_reg_317_reg_n_0_[6] ),
        .O(\sum_3_be_reg_340[31]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sum_3_be_reg_340[31]_i_26 
       (.I0(\sum_3_reg_317_reg_n_0_[17] ),
        .I1(\sum_3_reg_317_reg_n_0_[20] ),
        .I2(\sum_3_reg_317_reg_n_0_[13] ),
        .I3(\sum_3_reg_317_reg_n_0_[18] ),
        .I4(\sum_3_be_reg_340[31]_i_19_n_0 ),
        .O(\sum_3_be_reg_340[31]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \sum_3_be_reg_340[31]_i_27 
       (.I0(tmp_12_fu_763_p4[3]),
        .I1(tmp_12_fu_763_p4[7]),
        .I2(tmp_12_fu_763_p4[4]),
        .I3(tmp_12_fu_763_p4[5]),
        .I4(\sum_3_be_reg_340[31]_i_29_n_0 ),
        .O(\sum_3_be_reg_340[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sum_3_be_reg_340[31]_i_28 
       (.I0(\sum_3_be_reg_340[31]_i_30_n_0 ),
        .I1(\sum_3_be_reg_340[31]_i_31_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_32_n_0 ),
        .I3(\sum_3_be_reg_340[31]_i_33_n_0 ),
        .I4(\sum_3_be_reg_340[31]_i_34_n_0 ),
        .I5(\sum_3_be_reg_340[31]_i_35_n_0 ),
        .O(\sum_3_be_reg_340[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sum_3_be_reg_340[31]_i_29 
       (.I0(tmp_12_fu_763_p4[6]),
        .I1(tmp_12_fu_763_p4[0]),
        .I2(tmp_12_fu_763_p4[2]),
        .I3(tmp_12_fu_763_p4[1]),
        .O(\sum_3_be_reg_340[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAB000000AB00AB00)) 
    \sum_3_be_reg_340[31]_i_3 
       (.I0(\sum_3_be_reg_340[31]_i_6_n_0 ),
        .I1(\sum_3_be_reg_340[31]_i_7_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_8_n_0 ),
        .I3(tmp_26_reg_1161),
        .I4(\sum_3_be_reg_340[31]_i_9_n_0 ),
        .I5(\sum_3_be_reg_340[31]_i_10_n_0 ),
        .O(\sum_3_be_reg_340[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_30 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[9] ),
        .I1(\gmem_addr_2_read_reg_1154_reg_n_0_[10] ),
        .I2(\gmem_addr_2_read_reg_1154_reg_n_0_[5] ),
        .I3(\gmem_addr_2_read_reg_1154_reg_n_0_[2] ),
        .O(\sum_3_be_reg_340[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_31 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[21] ),
        .I1(\gmem_addr_2_read_reg_1154_reg_n_0_[11] ),
        .I2(\gmem_addr_2_read_reg_1154_reg_n_0_[17] ),
        .I3(\gmem_addr_2_read_reg_1154_reg_n_0_[14] ),
        .O(\sum_3_be_reg_340[31]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \sum_3_be_reg_340[31]_i_32 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[7] ),
        .I1(\gmem_addr_2_read_reg_1154_reg_n_0_[19] ),
        .I2(\gmem_addr_2_read_reg_1154_reg_n_0_[13] ),
        .O(\sum_3_be_reg_340[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_33 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[15] ),
        .I1(\gmem_addr_2_read_reg_1154_reg_n_0_[12] ),
        .I2(\gmem_addr_2_read_reg_1154_reg_n_0_[18] ),
        .I3(\gmem_addr_2_read_reg_1154_reg_n_0_[0] ),
        .O(\sum_3_be_reg_340[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_34 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[22] ),
        .I1(\gmem_addr_2_read_reg_1154_reg_n_0_[20] ),
        .I2(\gmem_addr_2_read_reg_1154_reg_n_0_[4] ),
        .I3(\gmem_addr_2_read_reg_1154_reg_n_0_[1] ),
        .O(\sum_3_be_reg_340[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sum_3_be_reg_340[31]_i_35 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[6] ),
        .I1(\gmem_addr_2_read_reg_1154_reg_n_0_[8] ),
        .I2(\gmem_addr_2_read_reg_1154_reg_n_0_[16] ),
        .I3(\gmem_addr_2_read_reg_1154_reg_n_0_[3] ),
        .O(\sum_3_be_reg_340[31]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \sum_3_be_reg_340[31]_i_4 
       (.I0(mode_V_read_reg_911[0]),
        .I1(mode_V_read_reg_911[1]),
        .I2(ap_CS_fsm_state37),
        .O(\sum_3_be_reg_340[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[31]_i_5 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[31] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[31] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[31]),
        .O(\sum_3_be_reg_340[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \sum_3_be_reg_340[31]_i_6 
       (.I0(tmp_21_fu_674_p4[0]),
        .I1(tmp_21_fu_674_p4[2]),
        .I2(tmp_21_fu_674_p4[5]),
        .I3(tmp_21_fu_674_p4[6]),
        .I4(\sum_3_be_reg_340[31]_i_13_n_0 ),
        .O(\sum_3_be_reg_340[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sum_3_be_reg_340[31]_i_7 
       (.I0(\sum_3_be_reg_340[31]_i_14_n_0 ),
        .I1(\sum_3_be_reg_340[31]_i_15_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_16_n_0 ),
        .I3(\gmem_addr_3_read_reg_1147_reg_n_0_[11] ),
        .I4(\gmem_addr_3_read_reg_1147_reg_n_0_[22] ),
        .I5(\gmem_addr_3_read_reg_1147_reg_n_0_[18] ),
        .O(\sum_3_be_reg_340[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sum_3_be_reg_340[31]_i_8 
       (.I0(\gmem_addr_3_read_reg_1147_reg_n_0_[9] ),
        .I1(\gmem_addr_3_read_reg_1147_reg_n_0_[15] ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[16] ),
        .I3(\gmem_addr_3_read_reg_1147_reg_n_0_[17] ),
        .I4(\sum_3_be_reg_340[31]_i_17_n_0 ),
        .O(\sum_3_be_reg_340[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \sum_3_be_reg_340[31]_i_9 
       (.I0(tmp_19_fu_657_p4[5]),
        .I1(tmp_19_fu_657_p4[7]),
        .I2(tmp_19_fu_657_p4[3]),
        .I3(tmp_19_fu_657_p4[4]),
        .I4(\sum_3_be_reg_340[31]_i_18_n_0 ),
        .O(\sum_3_be_reg_340[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[3]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[3] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[3] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[3]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[3]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[3] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[3] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[3]),
        .O(\sum_3_be_reg_340[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[4]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[4] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[4] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[4]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[4]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[4] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[4] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[4]),
        .O(\sum_3_be_reg_340[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[5]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[5] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[5] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[5]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[5]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[5] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[5] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[5]),
        .O(\sum_3_be_reg_340[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[6]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[6] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[6] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[6]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[6]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[6] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[6] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[6]),
        .O(\sum_3_be_reg_340[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[7]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[7] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[7] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[7]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[7]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[7] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[7] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[7]),
        .O(\sum_3_be_reg_340[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[8]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[8] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[8] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[8]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[8]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[8] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[8] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[8]),
        .O(\sum_3_be_reg_340[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sum_3_be_reg_340[9]_i_1 
       (.I0(\sum_3_reg_317_reg_n_0_[9] ),
        .I1(\sum_3_be_reg_340[31]_i_3_n_0 ),
        .I2(\gmem_addr_3_read_reg_1147_reg_n_0_[9] ),
        .I3(\sum_3_be_reg_340[31]_i_4_n_0 ),
        .I4(\sum_3_be_reg_340[9]_i_2_n_0 ),
        .O(\sum_3_be_reg_340[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \sum_3_be_reg_340[9]_i_2 
       (.I0(\gmem_addr_2_read_reg_1154_reg_n_0_[9] ),
        .I1(\sum_3_be_reg_340[31]_i_11_n_0 ),
        .I2(\sum_3_be_reg_340[31]_i_12_n_0 ),
        .I3(\sum_3_reg_317_reg_n_0_[9] ),
        .I4(\ap_CS_fsm[52]_i_2_n_0 ),
        .I5(sum_2_reg_1192[9]),
        .O(\sum_3_be_reg_340[9]_i_2_n_0 ));
  FDRE \sum_3_be_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[0]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[0]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[10] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[10]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[10]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[11] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[11]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[11]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[12] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[12]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[12]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[13] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[13]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[13]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[14] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[14]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[14]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[15] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[15]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[15]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[16] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[16]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[16]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[17] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[17]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[17]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[18] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[18]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[18]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[19] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[19]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[19]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[1]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[1]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[20] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[20]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[20]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[21] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[21]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[21]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[22] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[22]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[22]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[23] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[23]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[23]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[24] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[24]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[24]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[25] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[25]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[25]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[26] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[26]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[26]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[27] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[27]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[27]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[28] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[28]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[28]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[29] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[29]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[29]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[2]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[2]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[30] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[30]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[30]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[31] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[31]_i_2_n_0 ),
        .Q(sum_3_be_reg_340[31]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[3]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[3]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[4]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[4]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[5]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[5]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[6]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[6]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[7]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[7]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[8] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[8]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[8]),
        .R(1'b0));
  FDRE \sum_3_be_reg_340_reg[9] 
       (.C(ap_clk),
        .CE(\sum_3_be_reg_340[31]_i_1_n_0 ),
        .D(\sum_3_be_reg_340[9]_i_1_n_0 ),
        .Q(sum_3_be_reg_340[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[0]_i_1 
       (.I0(sum_3_be_reg_340[0]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[0]),
        .O(\sum_3_reg_317[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[10]_i_1 
       (.I0(sum_3_be_reg_340[10]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[10]),
        .O(\sum_3_reg_317[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[11]_i_1 
       (.I0(sum_3_be_reg_340[11]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[11]),
        .O(\sum_3_reg_317[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[12]_i_1 
       (.I0(sum_3_be_reg_340[12]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[12]),
        .O(\sum_3_reg_317[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[13]_i_1 
       (.I0(sum_3_be_reg_340[13]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[13]),
        .O(\sum_3_reg_317[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[14]_i_1 
       (.I0(sum_3_be_reg_340[14]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[14]),
        .O(\sum_3_reg_317[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[15]_i_1 
       (.I0(sum_3_be_reg_340[15]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[15]),
        .O(\sum_3_reg_317[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[16]_i_1 
       (.I0(sum_3_be_reg_340[16]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[16]),
        .O(\sum_3_reg_317[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[17]_i_1 
       (.I0(sum_3_be_reg_340[17]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[17]),
        .O(\sum_3_reg_317[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[18]_i_1 
       (.I0(sum_3_be_reg_340[18]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[18]),
        .O(\sum_3_reg_317[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[19]_i_1 
       (.I0(sum_3_be_reg_340[19]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[19]),
        .O(\sum_3_reg_317[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[1]_i_1 
       (.I0(sum_3_be_reg_340[1]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[1]),
        .O(\sum_3_reg_317[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[20]_i_1 
       (.I0(sum_3_be_reg_340[20]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[20]),
        .O(\sum_3_reg_317[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[21]_i_1 
       (.I0(sum_3_be_reg_340[21]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[21]),
        .O(\sum_3_reg_317[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[22]_i_1 
       (.I0(sum_3_be_reg_340[22]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[22]),
        .O(\sum_3_reg_317[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[23]_i_1 
       (.I0(sum_3_be_reg_340[23]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[23]),
        .O(\sum_3_reg_317[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[24]_i_1 
       (.I0(sum_3_be_reg_340[24]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[24]),
        .O(\sum_3_reg_317[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[25]_i_1 
       (.I0(sum_3_be_reg_340[25]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[25]),
        .O(\sum_3_reg_317[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[26]_i_1 
       (.I0(sum_3_be_reg_340[26]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[26]),
        .O(\sum_3_reg_317[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[27]_i_1 
       (.I0(sum_3_be_reg_340[27]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[27]),
        .O(\sum_3_reg_317[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[28]_i_1 
       (.I0(sum_3_be_reg_340[28]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[28]),
        .O(\sum_3_reg_317[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[29]_i_1 
       (.I0(sum_3_be_reg_340[29]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[29]),
        .O(\sum_3_reg_317[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[2]_i_1 
       (.I0(sum_3_be_reg_340[2]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[2]),
        .O(\sum_3_reg_317[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[30]_i_1 
       (.I0(sum_3_be_reg_340[30]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[30]),
        .O(\sum_3_reg_317[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[31]_i_1 
       (.I0(sum_3_be_reg_340[31]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[31]),
        .O(\sum_3_reg_317[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[3]_i_1 
       (.I0(sum_3_be_reg_340[3]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[3]),
        .O(\sum_3_reg_317[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[4]_i_1 
       (.I0(sum_3_be_reg_340[4]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[4]),
        .O(\sum_3_reg_317[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[5]_i_1 
       (.I0(sum_3_be_reg_340[5]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[5]),
        .O(\sum_3_reg_317[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[6]_i_1 
       (.I0(sum_3_be_reg_340[6]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[6]),
        .O(\sum_3_reg_317[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[7]_i_1 
       (.I0(sum_3_be_reg_340[7]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[7]),
        .O(\sum_3_reg_317[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[8]_i_1 
       (.I0(sum_3_be_reg_340[8]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[8]),
        .O(\sum_3_reg_317[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sum_3_reg_317[9]_i_1 
       (.I0(sum_3_be_reg_340[9]),
        .I1(ap_CS_fsm_state53),
        .I2(i_op_assign_reg_296[9]),
        .O(\sum_3_reg_317[9]_i_1_n_0 ));
  FDRE \sum_3_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[0]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[10]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[11]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[12]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[13]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[14]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[15]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[16]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[17]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[18]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[19]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[1]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[20]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[21]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[22]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[23]_i_1_n_0 ),
        .Q(tmp_19_fu_657_p4[0]),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[24]_i_1_n_0 ),
        .Q(tmp_19_fu_657_p4[1]),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[25]_i_1_n_0 ),
        .Q(tmp_19_fu_657_p4[2]),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[26]_i_1_n_0 ),
        .Q(tmp_19_fu_657_p4[3]),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[27]_i_1_n_0 ),
        .Q(tmp_19_fu_657_p4[4]),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[28]_i_1_n_0 ),
        .Q(tmp_19_fu_657_p4[5]),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[29]_i_1_n_0 ),
        .Q(tmp_19_fu_657_p4[6]),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[2]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[30]_i_1_n_0 ),
        .Q(tmp_19_fu_657_p4[7]),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[31]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[3]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[4]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[5]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[6]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[7]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[8]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sum_3_reg_317_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[25]),
        .D(\sum_3_reg_317[9]_i_1_n_0 ),
        .Q(\sum_3_reg_317_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF404)) 
    \sum_5_reg_356[31]_i_1 
       (.I0(\ap_CS_fsm[67]_i_2_n_0 ),
        .I1(ap_CS_fsm_state24),
        .I2(tmp_6_reg_1001),
        .I3(ap_CS_fsm_state68),
        .O(\sum_5_reg_356[31]_i_1_n_0 ));
  FDRE \sum_5_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_31),
        .Q(sum_5_reg_356[0]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[10] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_21),
        .Q(sum_5_reg_356[10]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[11] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_20),
        .Q(sum_5_reg_356[11]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[12] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_19),
        .Q(sum_5_reg_356[12]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[13] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_18),
        .Q(sum_5_reg_356[13]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[14] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_17),
        .Q(sum_5_reg_356[14]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[15] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_16),
        .Q(sum_5_reg_356[15]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[16] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_15),
        .Q(sum_5_reg_356[16]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[17] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_14),
        .Q(sum_5_reg_356[17]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[18] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_13),
        .Q(sum_5_reg_356[18]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[19] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_12),
        .Q(sum_5_reg_356[19]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[1] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_30),
        .Q(sum_5_reg_356[1]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[20] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_11),
        .Q(sum_5_reg_356[20]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[21] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_10),
        .Q(sum_5_reg_356[21]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[22] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_9),
        .Q(sum_5_reg_356[22]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[23] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_8),
        .Q(sum_5_reg_356[23]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[24] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_7),
        .Q(sum_5_reg_356[24]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[25] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_6),
        .Q(sum_5_reg_356[25]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[26] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_5),
        .Q(sum_5_reg_356[26]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[27] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_4),
        .Q(sum_5_reg_356[27]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[28] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_3),
        .Q(sum_5_reg_356[28]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[29] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_2),
        .Q(sum_5_reg_356[29]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[2] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_29),
        .Q(sum_5_reg_356[2]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[30] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_1),
        .Q(sum_5_reg_356[30]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[31] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_0),
        .Q(sum_5_reg_356[31]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[3] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_28),
        .Q(sum_5_reg_356[3]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[4] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_27),
        .Q(sum_5_reg_356[4]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[5] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_26),
        .Q(sum_5_reg_356[5]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[6] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_25),
        .Q(sum_5_reg_356[6]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[7] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_24),
        .Q(sum_5_reg_356[7]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[8] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_23),
        .Q(sum_5_reg_356[8]),
        .R(1'b0));
  FDRE \sum_5_reg_356_reg[9] 
       (.C(ap_clk),
        .CE(\sum_5_reg_356[31]_i_1_n_0 ),
        .D(Pool_fdiv_32ns_32cud_U2_n_22),
        .Q(sum_5_reg_356[9]),
        .R(1'b0));
  FDRE \tmp_17_reg_1166_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Pool_fcmp_32ns_32eOg_U4_n_0),
        .Q(tmp_17_reg_1166),
        .R(1'b0));
  FDRE \tmp_26_reg_1161_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Pool_fcmp_32ns_32eOg_U4_n_1),
        .Q(tmp_26_reg_1161),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[2]),
        .Q(tmp_2_reg_945[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[12]),
        .Q(tmp_2_reg_945[10]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[13]),
        .Q(tmp_2_reg_945[11]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[14]),
        .Q(tmp_2_reg_945[12]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[15]),
        .Q(tmp_2_reg_945[13]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[16]),
        .Q(tmp_2_reg_945[14]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[17]),
        .Q(tmp_2_reg_945[15]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[18]),
        .Q(tmp_2_reg_945[16]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[19]),
        .Q(tmp_2_reg_945[17]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[20]),
        .Q(tmp_2_reg_945[18]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[21]),
        .Q(tmp_2_reg_945[19]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[3]),
        .Q(tmp_2_reg_945[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[22]),
        .Q(tmp_2_reg_945[20]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[23]),
        .Q(tmp_2_reg_945[21]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[24]),
        .Q(tmp_2_reg_945[22]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[25]),
        .Q(tmp_2_reg_945[23]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[26]),
        .Q(tmp_2_reg_945[24]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[27]),
        .Q(tmp_2_reg_945[25]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[28]),
        .Q(tmp_2_reg_945[26]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[29]),
        .Q(tmp_2_reg_945[27]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[30]),
        .Q(tmp_2_reg_945[28]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[31]),
        .Q(tmp_2_reg_945[29]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[4]),
        .Q(tmp_2_reg_945[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[5]),
        .Q(tmp_2_reg_945[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[6]),
        .Q(tmp_2_reg_945[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[7]),
        .Q(tmp_2_reg_945[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[8]),
        .Q(tmp_2_reg_945[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[9]),
        .Q(tmp_2_reg_945[7]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[10]),
        .Q(tmp_2_reg_945[8]),
        .R(1'b0));
  FDRE \tmp_2_reg_945_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_out[11]),
        .Q(tmp_2_reg_945[9]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[0]),
        .Q(tmp_30_cast_reg_979[0]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[10]),
        .Q(tmp_30_cast_reg_979[10]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[11]),
        .Q(tmp_30_cast_reg_979[11]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[12]),
        .Q(tmp_30_cast_reg_979[12]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[13]),
        .Q(tmp_30_cast_reg_979[13]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[14]),
        .Q(tmp_30_cast_reg_979[14]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[15]),
        .Q(tmp_30_cast_reg_979[15]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[16]),
        .Q(tmp_30_cast_reg_979[16]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[17]),
        .Q(tmp_30_cast_reg_979[17]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[18]),
        .Q(tmp_30_cast_reg_979[18]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[19]),
        .Q(tmp_30_cast_reg_979[19]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[1]),
        .Q(tmp_30_cast_reg_979[1]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[20]),
        .Q(tmp_30_cast_reg_979[20]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[21]),
        .Q(tmp_30_cast_reg_979[21]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[22]),
        .Q(tmp_30_cast_reg_979[22]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[23]),
        .Q(tmp_30_cast_reg_979[23]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[24]),
        .Q(tmp_30_cast_reg_979[24]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[25]),
        .Q(tmp_30_cast_reg_979[25]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[26]),
        .Q(tmp_30_cast_reg_979[26]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[27]),
        .Q(tmp_30_cast_reg_979[27]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[28]),
        .Q(tmp_30_cast_reg_979[28]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[29]),
        .Q(tmp_30_cast_reg_979[29]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[2]),
        .Q(tmp_30_cast_reg_979[2]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[3]),
        .Q(tmp_30_cast_reg_979[3]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[4]),
        .Q(tmp_30_cast_reg_979[4]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[5]),
        .Q(tmp_30_cast_reg_979[5]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[6]),
        .Q(tmp_30_cast_reg_979[6]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[7]),
        .Q(tmp_30_cast_reg_979[7]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[8]),
        .Q(tmp_30_cast_reg_979[8]),
        .R(1'b0));
  FDRE \tmp_30_cast_reg_979_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_2_reg_945[9]),
        .Q(tmp_30_cast_reg_979[9]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[0]),
        .Q(tmp_31_cast_reg_984[0]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[10]),
        .Q(tmp_31_cast_reg_984[10]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[11]),
        .Q(tmp_31_cast_reg_984[11]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[12]),
        .Q(tmp_31_cast_reg_984[12]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[13]),
        .Q(tmp_31_cast_reg_984[13]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[14]),
        .Q(tmp_31_cast_reg_984[14]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[15]),
        .Q(tmp_31_cast_reg_984[15]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[16]),
        .Q(tmp_31_cast_reg_984[16]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[17]),
        .Q(tmp_31_cast_reg_984[17]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[18]),
        .Q(tmp_31_cast_reg_984[18]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[19]),
        .Q(tmp_31_cast_reg_984[19]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[1]),
        .Q(tmp_31_cast_reg_984[1]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[20]),
        .Q(tmp_31_cast_reg_984[20]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[21]),
        .Q(tmp_31_cast_reg_984[21]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[22]),
        .Q(tmp_31_cast_reg_984[22]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[23]),
        .Q(tmp_31_cast_reg_984[23]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[24]),
        .Q(tmp_31_cast_reg_984[24]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[25]),
        .Q(tmp_31_cast_reg_984[25]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[26]),
        .Q(tmp_31_cast_reg_984[26]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[27]),
        .Q(tmp_31_cast_reg_984[27]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[28]),
        .Q(tmp_31_cast_reg_984[28]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[29]),
        .Q(tmp_31_cast_reg_984[29]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[2]),
        .Q(tmp_31_cast_reg_984[2]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[3]),
        .Q(tmp_31_cast_reg_984[3]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[4]),
        .Q(tmp_31_cast_reg_984[4]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[5]),
        .Q(tmp_31_cast_reg_984[5]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[6]),
        .Q(tmp_31_cast_reg_984[6]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[7]),
        .Q(tmp_31_cast_reg_984[7]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[8]),
        .Q(tmp_31_cast_reg_984[8]),
        .R(1'b0));
  FDRE \tmp_31_cast_reg_984_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_3_reg_950[9]),
        .Q(tmp_31_cast_reg_984[9]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[2]),
        .Q(tmp_3_reg_950[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[12]),
        .Q(tmp_3_reg_950[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[13]),
        .Q(tmp_3_reg_950[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[14]),
        .Q(tmp_3_reg_950[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[15]),
        .Q(tmp_3_reg_950[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[16]),
        .Q(tmp_3_reg_950[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[17]),
        .Q(tmp_3_reg_950[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[18]),
        .Q(tmp_3_reg_950[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[19]),
        .Q(tmp_3_reg_950[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[20]),
        .Q(tmp_3_reg_950[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[21]),
        .Q(tmp_3_reg_950[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[3]),
        .Q(tmp_3_reg_950[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[22]),
        .Q(tmp_3_reg_950[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[23]),
        .Q(tmp_3_reg_950[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[24]),
        .Q(tmp_3_reg_950[22]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[25]),
        .Q(tmp_3_reg_950[23]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[26]),
        .Q(tmp_3_reg_950[24]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[27]),
        .Q(tmp_3_reg_950[25]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[28]),
        .Q(tmp_3_reg_950[26]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[29]),
        .Q(tmp_3_reg_950[27]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[30]),
        .Q(tmp_3_reg_950[28]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[31]),
        .Q(tmp_3_reg_950[29]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[4]),
        .Q(tmp_3_reg_950[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[5]),
        .Q(tmp_3_reg_950[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[6]),
        .Q(tmp_3_reg_950[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[7]),
        .Q(tmp_3_reg_950[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[8]),
        .Q(tmp_3_reg_950[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[9]),
        .Q(tmp_3_reg_950[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[10]),
        .Q(tmp_3_reg_950[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_950_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_410_ap_start),
        .D(feature_in[11]),
        .Q(tmp_3_reg_950[9]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[0]),
        .Q(tmp_4_reg_996[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[10]),
        .Q(tmp_4_reg_996[10]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[11]),
        .Q(tmp_4_reg_996[11]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[12]),
        .Q(tmp_4_reg_996[12]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[13]),
        .Q(tmp_4_reg_996[13]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[14]),
        .Q(tmp_4_reg_996[14]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[15]),
        .Q(tmp_4_reg_996[15]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[1]),
        .Q(tmp_4_reg_996[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[2]),
        .Q(tmp_4_reg_996[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[3]),
        .Q(tmp_4_reg_996[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[4]),
        .Q(tmp_4_reg_996[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[5]),
        .Q(tmp_4_reg_996[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[6]),
        .Q(tmp_4_reg_996[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[7]),
        .Q(tmp_4_reg_996[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[8]),
        .Q(tmp_4_reg_996[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_996_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(grp_fu_420_p2[9]),
        .Q(tmp_4_reg_996[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_6_reg_1001[0]_i_1 
       (.I0(mode_V_read_reg_911[1]),
        .I1(mode_V_read_reg_911[0]),
        .O(tmp_6_fu_440_p2));
  FDRE \tmp_6_reg_1001_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(tmp_6_fu_440_p2),
        .Q(tmp_6_reg_1001),
        .R(1'b0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[11]_i_2 
       (.I0(ret_V_10_reg_272[10]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[10]),
        .I2(ret_V_2_reg_1077_reg__0[10]),
        .O(\tmp_8_reg_1202[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[11]_i_3 
       (.I0(ret_V_10_reg_272[9]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[9]),
        .I2(ret_V_2_reg_1077_reg__0[9]),
        .O(\tmp_8_reg_1202[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[11]_i_4 
       (.I0(ret_V_10_reg_272[8]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[8]),
        .I2(ret_V_2_reg_1077_reg__0[8]),
        .O(\tmp_8_reg_1202[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[11]_i_5 
       (.I0(ret_V_10_reg_272[7]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[7]),
        .I2(ret_V_2_reg_1077_reg__0[7]),
        .O(\tmp_8_reg_1202[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[11]_i_6 
       (.I0(ret_V_10_reg_272[11]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[11]),
        .I2(ret_V_2_reg_1077_reg__0[11]),
        .I3(\tmp_8_reg_1202[11]_i_2_n_0 ),
        .O(\tmp_8_reg_1202[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[11]_i_7 
       (.I0(ret_V_10_reg_272[10]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[10]),
        .I2(ret_V_2_reg_1077_reg__0[10]),
        .I3(\tmp_8_reg_1202[11]_i_3_n_0 ),
        .O(\tmp_8_reg_1202[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[11]_i_8 
       (.I0(ret_V_10_reg_272[9]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[9]),
        .I2(ret_V_2_reg_1077_reg__0[9]),
        .I3(\tmp_8_reg_1202[11]_i_4_n_0 ),
        .O(\tmp_8_reg_1202[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[11]_i_9 
       (.I0(ret_V_10_reg_272[8]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[8]),
        .I2(ret_V_2_reg_1077_reg__0[8]),
        .I3(\tmp_8_reg_1202[11]_i_5_n_0 ),
        .O(\tmp_8_reg_1202[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[15]_i_2 
       (.I0(ret_V_10_reg_272[14]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[14]),
        .I2(ret_V_2_reg_1077_reg__0[14]),
        .O(\tmp_8_reg_1202[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[15]_i_3 
       (.I0(ret_V_10_reg_272[13]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[13]),
        .I2(ret_V_2_reg_1077_reg__0[13]),
        .O(\tmp_8_reg_1202[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[15]_i_4 
       (.I0(ret_V_10_reg_272[12]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[12]),
        .I2(ret_V_2_reg_1077_reg__0[12]),
        .O(\tmp_8_reg_1202[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[15]_i_5 
       (.I0(ret_V_10_reg_272[11]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[11]),
        .I2(ret_V_2_reg_1077_reg__0[11]),
        .O(\tmp_8_reg_1202[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[15]_i_6 
       (.I0(\tmp_8_reg_1202[15]_i_2_n_0 ),
        .I1(i_op_assign_18_cast6_reg_1039_reg[15]),
        .I2(ret_V_10_reg_272[15]),
        .I3(ret_V_2_reg_1077_reg__0[15]),
        .O(\tmp_8_reg_1202[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[15]_i_7 
       (.I0(ret_V_10_reg_272[14]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[14]),
        .I2(ret_V_2_reg_1077_reg__0[14]),
        .I3(\tmp_8_reg_1202[15]_i_3_n_0 ),
        .O(\tmp_8_reg_1202[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[15]_i_8 
       (.I0(ret_V_10_reg_272[13]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[13]),
        .I2(ret_V_2_reg_1077_reg__0[13]),
        .I3(\tmp_8_reg_1202[15]_i_4_n_0 ),
        .O(\tmp_8_reg_1202[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[15]_i_9 
       (.I0(ret_V_10_reg_272[12]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[12]),
        .I2(ret_V_2_reg_1077_reg__0[12]),
        .I3(\tmp_8_reg_1202[15]_i_5_n_0 ),
        .O(\tmp_8_reg_1202[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1202[19]_i_2 
       (.I0(ret_V_2_reg_1077_reg__0[18]),
        .I1(ret_V_10_reg_272[18]),
        .O(\tmp_8_reg_1202[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1202[19]_i_3 
       (.I0(ret_V_2_reg_1077_reg__0[17]),
        .I1(ret_V_10_reg_272[17]),
        .O(\tmp_8_reg_1202[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1202[19]_i_4 
       (.I0(ret_V_2_reg_1077_reg__0[16]),
        .I1(ret_V_10_reg_272[16]),
        .O(\tmp_8_reg_1202[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[19]_i_5 
       (.I0(ret_V_10_reg_272[15]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[15]),
        .I2(ret_V_2_reg_1077_reg__0[15]),
        .O(\tmp_8_reg_1202[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[19]_i_6 
       (.I0(ret_V_2_reg_1077_reg__0[18]),
        .I1(ret_V_10_reg_272[18]),
        .I2(ret_V_10_reg_272[19]),
        .I3(ret_V_2_reg_1077_reg__0[19]),
        .O(\tmp_8_reg_1202[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[19]_i_7 
       (.I0(ret_V_2_reg_1077_reg__0[17]),
        .I1(ret_V_10_reg_272[17]),
        .I2(ret_V_10_reg_272[18]),
        .I3(ret_V_2_reg_1077_reg__0[18]),
        .O(\tmp_8_reg_1202[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[19]_i_8 
       (.I0(ret_V_2_reg_1077_reg__0[16]),
        .I1(ret_V_10_reg_272[16]),
        .I2(ret_V_10_reg_272[17]),
        .I3(ret_V_2_reg_1077_reg__0[17]),
        .O(\tmp_8_reg_1202[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \tmp_8_reg_1202[19]_i_9 
       (.I0(ret_V_2_reg_1077_reg__0[15]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[15]),
        .I2(ret_V_10_reg_272[15]),
        .I3(ret_V_10_reg_272[16]),
        .I4(ret_V_2_reg_1077_reg__0[16]),
        .O(\tmp_8_reg_1202[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1202[23]_i_2 
       (.I0(ret_V_2_reg_1077_reg__0[22]),
        .I1(ret_V_10_reg_272[22]),
        .O(\tmp_8_reg_1202[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1202[23]_i_3 
       (.I0(ret_V_2_reg_1077_reg__0[21]),
        .I1(ret_V_10_reg_272[21]),
        .O(\tmp_8_reg_1202[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1202[23]_i_4 
       (.I0(ret_V_2_reg_1077_reg__0[20]),
        .I1(ret_V_10_reg_272[20]),
        .O(\tmp_8_reg_1202[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1202[23]_i_5 
       (.I0(ret_V_2_reg_1077_reg__0[19]),
        .I1(ret_V_10_reg_272[19]),
        .O(\tmp_8_reg_1202[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[23]_i_6 
       (.I0(ret_V_2_reg_1077_reg__0[22]),
        .I1(ret_V_10_reg_272[22]),
        .I2(ret_V_10_reg_272[23]),
        .I3(ret_V_2_reg_1077_reg__0[23]),
        .O(\tmp_8_reg_1202[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[23]_i_7 
       (.I0(ret_V_2_reg_1077_reg__0[21]),
        .I1(ret_V_10_reg_272[21]),
        .I2(ret_V_10_reg_272[22]),
        .I3(ret_V_2_reg_1077_reg__0[22]),
        .O(\tmp_8_reg_1202[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[23]_i_8 
       (.I0(ret_V_2_reg_1077_reg__0[20]),
        .I1(ret_V_10_reg_272[20]),
        .I2(ret_V_10_reg_272[21]),
        .I3(ret_V_2_reg_1077_reg__0[21]),
        .O(\tmp_8_reg_1202[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[23]_i_9 
       (.I0(ret_V_2_reg_1077_reg__0[19]),
        .I1(ret_V_10_reg_272[19]),
        .I2(ret_V_10_reg_272[20]),
        .I3(ret_V_2_reg_1077_reg__0[20]),
        .O(\tmp_8_reg_1202[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1202[27]_i_2 
       (.I0(ret_V_2_reg_1077_reg__0[26]),
        .I1(ret_V_10_reg_272[26]),
        .O(\tmp_8_reg_1202[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1202[27]_i_3 
       (.I0(ret_V_2_reg_1077_reg__0[25]),
        .I1(ret_V_10_reg_272[25]),
        .O(\tmp_8_reg_1202[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1202[27]_i_4 
       (.I0(ret_V_2_reg_1077_reg__0[24]),
        .I1(ret_V_10_reg_272[24]),
        .O(\tmp_8_reg_1202[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1202[27]_i_5 
       (.I0(ret_V_2_reg_1077_reg__0[23]),
        .I1(ret_V_10_reg_272[23]),
        .O(\tmp_8_reg_1202[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[27]_i_6 
       (.I0(ret_V_2_reg_1077_reg__0[26]),
        .I1(ret_V_10_reg_272[26]),
        .I2(ret_V_10_reg_272[27]),
        .I3(ret_V_2_reg_1077_reg__0[27]),
        .O(\tmp_8_reg_1202[27]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[27]_i_7 
       (.I0(ret_V_2_reg_1077_reg__0[25]),
        .I1(ret_V_10_reg_272[25]),
        .I2(ret_V_10_reg_272[26]),
        .I3(ret_V_2_reg_1077_reg__0[26]),
        .O(\tmp_8_reg_1202[27]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[27]_i_8 
       (.I0(ret_V_2_reg_1077_reg__0[24]),
        .I1(ret_V_10_reg_272[24]),
        .I2(ret_V_10_reg_272[25]),
        .I3(ret_V_2_reg_1077_reg__0[25]),
        .O(\tmp_8_reg_1202[27]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[27]_i_9 
       (.I0(ret_V_2_reg_1077_reg__0[23]),
        .I1(ret_V_10_reg_272[23]),
        .I2(ret_V_10_reg_272[24]),
        .I3(ret_V_2_reg_1077_reg__0[24]),
        .O(\tmp_8_reg_1202[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1202[29]_i_2 
       (.I0(ret_V_2_reg_1077_reg__0[27]),
        .I1(ret_V_10_reg_272[27]),
        .O(\tmp_8_reg_1202[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[29]_i_3 
       (.I0(ret_V_2_reg_1077_reg__0[28]),
        .I1(ret_V_10_reg_272[28]),
        .I2(ret_V_10_reg_272[29]),
        .I3(ret_V_2_reg_1077_reg__0[29]),
        .O(\tmp_8_reg_1202[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1202[29]_i_4 
       (.I0(ret_V_2_reg_1077_reg__0[27]),
        .I1(ret_V_10_reg_272[27]),
        .I2(ret_V_10_reg_272[28]),
        .I3(ret_V_2_reg_1077_reg__0[28]),
        .O(\tmp_8_reg_1202[29]_i_4_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[3]_i_2 
       (.I0(ret_V_10_reg_272[2]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[2]),
        .I2(ret_V_2_reg_1077_reg__0[2]),
        .O(\tmp_8_reg_1202[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[3]_i_3 
       (.I0(ret_V_10_reg_272[1]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[1]),
        .I2(ret_V_2_reg_1077_reg__0[1]),
        .O(\tmp_8_reg_1202[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[3]_i_4 
       (.I0(ret_V_10_reg_272[0]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[0]),
        .I2(ret_V_2_reg_1077_reg__0[0]),
        .O(\tmp_8_reg_1202[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[3]_i_5 
       (.I0(ret_V_10_reg_272[3]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[3]),
        .I2(ret_V_2_reg_1077_reg__0[3]),
        .I3(\tmp_8_reg_1202[3]_i_2_n_0 ),
        .O(\tmp_8_reg_1202[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[3]_i_6 
       (.I0(ret_V_10_reg_272[2]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[2]),
        .I2(ret_V_2_reg_1077_reg__0[2]),
        .I3(\tmp_8_reg_1202[3]_i_3_n_0 ),
        .O(\tmp_8_reg_1202[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[3]_i_7 
       (.I0(ret_V_10_reg_272[1]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[1]),
        .I2(ret_V_2_reg_1077_reg__0[1]),
        .I3(\tmp_8_reg_1202[3]_i_4_n_0 ),
        .O(\tmp_8_reg_1202[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_8_reg_1202[3]_i_8 
       (.I0(ret_V_10_reg_272[0]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[0]),
        .I2(ret_V_2_reg_1077_reg__0[0]),
        .O(\tmp_8_reg_1202[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[7]_i_2 
       (.I0(ret_V_10_reg_272[6]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[6]),
        .I2(ret_V_2_reg_1077_reg__0[6]),
        .O(\tmp_8_reg_1202[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[7]_i_3 
       (.I0(ret_V_10_reg_272[5]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[5]),
        .I2(ret_V_2_reg_1077_reg__0[5]),
        .O(\tmp_8_reg_1202[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[7]_i_4 
       (.I0(ret_V_10_reg_272[4]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[4]),
        .I2(ret_V_2_reg_1077_reg__0[4]),
        .O(\tmp_8_reg_1202[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_8_reg_1202[7]_i_5 
       (.I0(ret_V_10_reg_272[3]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[3]),
        .I2(ret_V_2_reg_1077_reg__0[3]),
        .O(\tmp_8_reg_1202[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[7]_i_6 
       (.I0(ret_V_10_reg_272[7]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[7]),
        .I2(ret_V_2_reg_1077_reg__0[7]),
        .I3(\tmp_8_reg_1202[7]_i_2_n_0 ),
        .O(\tmp_8_reg_1202[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[7]_i_7 
       (.I0(ret_V_10_reg_272[6]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[6]),
        .I2(ret_V_2_reg_1077_reg__0[6]),
        .I3(\tmp_8_reg_1202[7]_i_3_n_0 ),
        .O(\tmp_8_reg_1202[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[7]_i_8 
       (.I0(ret_V_10_reg_272[5]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[5]),
        .I2(ret_V_2_reg_1077_reg__0[5]),
        .I3(\tmp_8_reg_1202[7]_i_4_n_0 ),
        .O(\tmp_8_reg_1202[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_8_reg_1202[7]_i_9 
       (.I0(ret_V_10_reg_272[4]),
        .I1(i_op_assign_18_cast6_reg_1039_reg[4]),
        .I2(ret_V_2_reg_1077_reg__0[4]),
        .I3(\tmp_8_reg_1202[7]_i_5_n_0 ),
        .O(\tmp_8_reg_1202[7]_i_9_n_0 ));
  FDRE \tmp_8_reg_1202_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[0]),
        .Q(tmp_8_reg_1202[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[10]),
        .Q(tmp_8_reg_1202[10]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[11]),
        .Q(tmp_8_reg_1202[11]),
        .R(1'b0));
  CARRY4 \tmp_8_reg_1202_reg[11]_i_1 
       (.CI(\tmp_8_reg_1202_reg[7]_i_1_n_0 ),
        .CO({\tmp_8_reg_1202_reg[11]_i_1_n_0 ,\tmp_8_reg_1202_reg[11]_i_1_n_1 ,\tmp_8_reg_1202_reg[11]_i_1_n_2 ,\tmp_8_reg_1202_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_8_reg_1202[11]_i_2_n_0 ,\tmp_8_reg_1202[11]_i_3_n_0 ,\tmp_8_reg_1202[11]_i_4_n_0 ,\tmp_8_reg_1202[11]_i_5_n_0 }),
        .O(tmp_8_fu_862_p2[11:8]),
        .S({\tmp_8_reg_1202[11]_i_6_n_0 ,\tmp_8_reg_1202[11]_i_7_n_0 ,\tmp_8_reg_1202[11]_i_8_n_0 ,\tmp_8_reg_1202[11]_i_9_n_0 }));
  FDRE \tmp_8_reg_1202_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[12]),
        .Q(tmp_8_reg_1202[12]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[13]),
        .Q(tmp_8_reg_1202[13]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[14]),
        .Q(tmp_8_reg_1202[14]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[15]),
        .Q(tmp_8_reg_1202[15]),
        .R(1'b0));
  CARRY4 \tmp_8_reg_1202_reg[15]_i_1 
       (.CI(\tmp_8_reg_1202_reg[11]_i_1_n_0 ),
        .CO({\tmp_8_reg_1202_reg[15]_i_1_n_0 ,\tmp_8_reg_1202_reg[15]_i_1_n_1 ,\tmp_8_reg_1202_reg[15]_i_1_n_2 ,\tmp_8_reg_1202_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_8_reg_1202[15]_i_2_n_0 ,\tmp_8_reg_1202[15]_i_3_n_0 ,\tmp_8_reg_1202[15]_i_4_n_0 ,\tmp_8_reg_1202[15]_i_5_n_0 }),
        .O(tmp_8_fu_862_p2[15:12]),
        .S({\tmp_8_reg_1202[15]_i_6_n_0 ,\tmp_8_reg_1202[15]_i_7_n_0 ,\tmp_8_reg_1202[15]_i_8_n_0 ,\tmp_8_reg_1202[15]_i_9_n_0 }));
  FDRE \tmp_8_reg_1202_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[16]),
        .Q(tmp_8_reg_1202[16]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[17]),
        .Q(tmp_8_reg_1202[17]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[18]),
        .Q(tmp_8_reg_1202[18]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[19]),
        .Q(tmp_8_reg_1202[19]),
        .R(1'b0));
  CARRY4 \tmp_8_reg_1202_reg[19]_i_1 
       (.CI(\tmp_8_reg_1202_reg[15]_i_1_n_0 ),
        .CO({\tmp_8_reg_1202_reg[19]_i_1_n_0 ,\tmp_8_reg_1202_reg[19]_i_1_n_1 ,\tmp_8_reg_1202_reg[19]_i_1_n_2 ,\tmp_8_reg_1202_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_8_reg_1202[19]_i_2_n_0 ,\tmp_8_reg_1202[19]_i_3_n_0 ,\tmp_8_reg_1202[19]_i_4_n_0 ,\tmp_8_reg_1202[19]_i_5_n_0 }),
        .O(tmp_8_fu_862_p2[19:16]),
        .S({\tmp_8_reg_1202[19]_i_6_n_0 ,\tmp_8_reg_1202[19]_i_7_n_0 ,\tmp_8_reg_1202[19]_i_8_n_0 ,\tmp_8_reg_1202[19]_i_9_n_0 }));
  FDRE \tmp_8_reg_1202_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[1]),
        .Q(tmp_8_reg_1202[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[20]),
        .Q(tmp_8_reg_1202[20]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[21]),
        .Q(tmp_8_reg_1202[21]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[22]),
        .Q(tmp_8_reg_1202[22]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[23]),
        .Q(tmp_8_reg_1202[23]),
        .R(1'b0));
  CARRY4 \tmp_8_reg_1202_reg[23]_i_1 
       (.CI(\tmp_8_reg_1202_reg[19]_i_1_n_0 ),
        .CO({\tmp_8_reg_1202_reg[23]_i_1_n_0 ,\tmp_8_reg_1202_reg[23]_i_1_n_1 ,\tmp_8_reg_1202_reg[23]_i_1_n_2 ,\tmp_8_reg_1202_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_8_reg_1202[23]_i_2_n_0 ,\tmp_8_reg_1202[23]_i_3_n_0 ,\tmp_8_reg_1202[23]_i_4_n_0 ,\tmp_8_reg_1202[23]_i_5_n_0 }),
        .O(tmp_8_fu_862_p2[23:20]),
        .S({\tmp_8_reg_1202[23]_i_6_n_0 ,\tmp_8_reg_1202[23]_i_7_n_0 ,\tmp_8_reg_1202[23]_i_8_n_0 ,\tmp_8_reg_1202[23]_i_9_n_0 }));
  FDRE \tmp_8_reg_1202_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[24]),
        .Q(tmp_8_reg_1202[24]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[25]),
        .Q(tmp_8_reg_1202[25]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[26]),
        .Q(tmp_8_reg_1202[26]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[27]),
        .Q(tmp_8_reg_1202[27]),
        .R(1'b0));
  CARRY4 \tmp_8_reg_1202_reg[27]_i_1 
       (.CI(\tmp_8_reg_1202_reg[23]_i_1_n_0 ),
        .CO({\tmp_8_reg_1202_reg[27]_i_1_n_0 ,\tmp_8_reg_1202_reg[27]_i_1_n_1 ,\tmp_8_reg_1202_reg[27]_i_1_n_2 ,\tmp_8_reg_1202_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_8_reg_1202[27]_i_2_n_0 ,\tmp_8_reg_1202[27]_i_3_n_0 ,\tmp_8_reg_1202[27]_i_4_n_0 ,\tmp_8_reg_1202[27]_i_5_n_0 }),
        .O(tmp_8_fu_862_p2[27:24]),
        .S({\tmp_8_reg_1202[27]_i_6_n_0 ,\tmp_8_reg_1202[27]_i_7_n_0 ,\tmp_8_reg_1202[27]_i_8_n_0 ,\tmp_8_reg_1202[27]_i_9_n_0 }));
  FDRE \tmp_8_reg_1202_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[28]),
        .Q(tmp_8_reg_1202[28]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[29]),
        .Q(tmp_8_reg_1202[29]),
        .R(1'b0));
  CARRY4 \tmp_8_reg_1202_reg[29]_i_1 
       (.CI(\tmp_8_reg_1202_reg[27]_i_1_n_0 ),
        .CO({\NLW_tmp_8_reg_1202_reg[29]_i_1_CO_UNCONNECTED [3:1],\tmp_8_reg_1202_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_8_reg_1202[29]_i_2_n_0 }),
        .O({\NLW_tmp_8_reg_1202_reg[29]_i_1_O_UNCONNECTED [3:2],tmp_8_fu_862_p2[29:28]}),
        .S({1'b0,1'b0,\tmp_8_reg_1202[29]_i_3_n_0 ,\tmp_8_reg_1202[29]_i_4_n_0 }));
  FDRE \tmp_8_reg_1202_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[2]),
        .Q(tmp_8_reg_1202[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[3]),
        .Q(tmp_8_reg_1202[3]),
        .R(1'b0));
  CARRY4 \tmp_8_reg_1202_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_8_reg_1202_reg[3]_i_1_n_0 ,\tmp_8_reg_1202_reg[3]_i_1_n_1 ,\tmp_8_reg_1202_reg[3]_i_1_n_2 ,\tmp_8_reg_1202_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_8_reg_1202[3]_i_2_n_0 ,\tmp_8_reg_1202[3]_i_3_n_0 ,\tmp_8_reg_1202[3]_i_4_n_0 ,1'b0}),
        .O(tmp_8_fu_862_p2[3:0]),
        .S({\tmp_8_reg_1202[3]_i_5_n_0 ,\tmp_8_reg_1202[3]_i_6_n_0 ,\tmp_8_reg_1202[3]_i_7_n_0 ,\tmp_8_reg_1202[3]_i_8_n_0 }));
  FDRE \tmp_8_reg_1202_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[4]),
        .Q(tmp_8_reg_1202[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[5]),
        .Q(tmp_8_reg_1202[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[6]),
        .Q(tmp_8_reg_1202[6]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[7]),
        .Q(tmp_8_reg_1202[7]),
        .R(1'b0));
  CARRY4 \tmp_8_reg_1202_reg[7]_i_1 
       (.CI(\tmp_8_reg_1202_reg[3]_i_1_n_0 ),
        .CO({\tmp_8_reg_1202_reg[7]_i_1_n_0 ,\tmp_8_reg_1202_reg[7]_i_1_n_1 ,\tmp_8_reg_1202_reg[7]_i_1_n_2 ,\tmp_8_reg_1202_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_8_reg_1202[7]_i_2_n_0 ,\tmp_8_reg_1202[7]_i_3_n_0 ,\tmp_8_reg_1202[7]_i_4_n_0 ,\tmp_8_reg_1202[7]_i_5_n_0 }),
        .O(tmp_8_fu_862_p2[7:4]),
        .S({\tmp_8_reg_1202[7]_i_6_n_0 ,\tmp_8_reg_1202[7]_i_7_n_0 ,\tmp_8_reg_1202[7]_i_8_n_0 ,\tmp_8_reg_1202[7]_i_9_n_0 }));
  FDRE \tmp_8_reg_1202_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[8]),
        .Q(tmp_8_reg_1202[8]),
        .R(1'b0));
  FDRE \tmp_8_reg_1202_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(tmp_8_fu_862_p2[9]),
        .Q(tmp_8_reg_1202[9]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[0]),
        .Q(tmp_s_reg_1019[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[10]),
        .Q(tmp_s_reg_1019[10]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[11]),
        .Q(tmp_s_reg_1019[11]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[12]),
        .Q(tmp_s_reg_1019[12]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[13]),
        .Q(tmp_s_reg_1019[13]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[14]),
        .Q(tmp_s_reg_1019[14]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[15]),
        .Q(tmp_s_reg_1019[15]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[16]),
        .Q(tmp_s_reg_1019[16]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[17]),
        .Q(tmp_s_reg_1019[17]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[18]),
        .Q(tmp_s_reg_1019[18]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[19]),
        .Q(tmp_s_reg_1019[19]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[1]),
        .Q(tmp_s_reg_1019[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[20]),
        .Q(tmp_s_reg_1019[20]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[21]),
        .Q(tmp_s_reg_1019[21]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[22]),
        .Q(tmp_s_reg_1019[22]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[23]),
        .Q(tmp_s_reg_1019[23]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[24]),
        .Q(tmp_s_reg_1019[24]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[25]),
        .Q(tmp_s_reg_1019[25]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[26]),
        .Q(tmp_s_reg_1019[26]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[27]),
        .Q(tmp_s_reg_1019[27]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[28]),
        .Q(tmp_s_reg_1019[28]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[29]),
        .Q(tmp_s_reg_1019[29]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[2]),
        .Q(tmp_s_reg_1019[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[30]),
        .Q(tmp_s_reg_1019[30]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[31]),
        .Q(tmp_s_reg_1019[31]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[3]),
        .Q(tmp_s_reg_1019[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[4]),
        .Q(tmp_s_reg_1019[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[5]),
        .Q(tmp_s_reg_1019[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[6]),
        .Q(tmp_s_reg_1019[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[7]),
        .Q(tmp_s_reg_1019[7]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[8]),
        .Q(tmp_s_reg_1019[8]),
        .R(1'b0));
  FDRE \tmp_s_reg_1019_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(r_tdata_0[9]),
        .Q(tmp_s_reg_1019[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Pool_AXILiteS_s_axi" *) 
module design_1_Pool_0_1_Pool_AXILiteS_s_axi
   (\FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_AXILiteS_BVALID,
    D,
    Q,
    \int_Win_V_reg[15]_0 ,
    \int_Ky_V_reg[7]_0 ,
    \int_CHin_V_reg[15]_0 ,
    \int_feature_in_reg[31]_0 ,
    \int_Kx_V_reg[7]_0 ,
    \int_feature_out_reg[31]_0 ,
    \ap_CS_fsm_reg[51] ,
    CO,
    interrupt,
    grp_fu_410_ap_start,
    s_axi_AXILiteS_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARADDR,
    \ap_CS_fsm[1]_i_2_0 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    int_ap_start_reg_i_2_0,
    int_ap_start_reg_i_2_1,
    s_axi_AXILiteS_AWADDR);
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_AXILiteS_BVALID;
  output [1:0]D;
  output [15:0]Q;
  output [15:0]\int_Win_V_reg[15]_0 ;
  output [7:0]\int_Ky_V_reg[7]_0 ;
  output [15:0]\int_CHin_V_reg[15]_0 ;
  output [29:0]\int_feature_in_reg[31]_0 ;
  output [7:0]\int_Kx_V_reg[7]_0 ;
  output [29:0]\int_feature_out_reg[31]_0 ;
  output [1:0]\ap_CS_fsm_reg[51] ;
  output [0:0]CO;
  output interrupt;
  output grp_fu_410_ap_start;
  output [31:0]s_axi_AXILiteS_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input [6:0]s_axi_AXILiteS_ARADDR;
  input [9:0]\ap_CS_fsm[1]_i_2_0 ;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input \ap_CS_fsm_reg[1]_3 ;
  input [15:0]int_ap_start_reg_i_2_0;
  input [15:0]int_ap_start_reg_i_2_1;
  input [6:0]s_axi_AXILiteS_AWADDR;

  wire [0:0]CO;
  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [15:0]Q;
  wire [9:0]\ap_CS_fsm[1]_i_2_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire [1:0]\ap_CS_fsm_reg[51] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [7:1]data0;
  wire grp_fu_410_ap_start;
  wire [15:0]int_CHin_V0;
  wire \int_CHin_V[15]_i_1_n_0 ;
  wire [15:0]\int_CHin_V_reg[15]_0 ;
  wire [15:0]int_Hin_V0;
  wire \int_Hin_V[15]_i_1_n_0 ;
  wire [7:0]int_Kx_V0;
  wire \int_Kx_V[7]_i_1_n_0 ;
  wire [7:0]\int_Kx_V_reg[7]_0 ;
  wire [7:0]int_Ky_V0;
  wire \int_Ky_V[7]_i_1_n_0 ;
  wire [7:0]\int_Ky_V_reg[7]_0 ;
  wire [15:0]int_Win_V0;
  wire \int_Win_V[15]_i_1_n_0 ;
  wire [15:0]\int_Win_V_reg[15]_0 ;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_10_n_0;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_5_n_0;
  wire int_ap_start_i_6_n_0;
  wire int_ap_start_i_7_n_0;
  wire int_ap_start_i_8_n_0;
  wire int_ap_start_i_9_n_0;
  wire [15:0]int_ap_start_reg_i_2_0;
  wire [15:0]int_ap_start_reg_i_2_1;
  wire int_ap_start_reg_i_2_n_3;
  wire int_ap_start_reg_i_4_n_0;
  wire int_ap_start_reg_i_4_n_1;
  wire int_ap_start_reg_i_4_n_2;
  wire int_ap_start_reg_i_4_n_3;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_feature_in0;
  wire \int_feature_in[31]_i_1_n_0 ;
  wire \int_feature_in[31]_i_3_n_0 ;
  wire [29:0]\int_feature_in_reg[31]_0 ;
  wire \int_feature_in_reg_n_0_[0] ;
  wire \int_feature_in_reg_n_0_[1] ;
  wire [31:0]int_feature_out0;
  wire \int_feature_out[31]_i_1_n_0 ;
  wire [29:0]\int_feature_out_reg[31]_0 ;
  wire \int_feature_out_reg_n_0_[0] ;
  wire \int_feature_out_reg_n_0_[1] ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_i_3_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier[1]_i_3_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_mode_V[0]_i_1_n_0 ;
  wire \int_mode_V[1]_i_1_n_0 ;
  wire \int_mode_V[1]_i_2_n_0 ;
  wire interrupt;
  wire p_0_in;
  wire p_1_in;
  wire [1:0]rdata;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[11]_i_4_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[15]_i_4_n_0 ;
  wire \rdata[15]_i_5_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[3]_i_6_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire [3:2]NLW_int_ap_start_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_4_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \CHin_V_read_reg_938[15]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm[1]_i_2_0 [0]),
        .O(grp_fu_410_ap_start));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(s_axi_AXILiteS_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(s_axi_AXILiteS_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm[1]_i_2_0 [0]),
        .I2(CO),
        .I3(\ap_CS_fsm[1]_i_2_0 [1]),
        .O(\ap_CS_fsm_reg[51] [0]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[1]_2 ),
        .O(\ap_CS_fsm_reg[51] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_7_n_0 ),
        .I1(\ap_CS_fsm_reg[1]_3 ),
        .I2(\ap_CS_fsm[1]_i_2_0 [8]),
        .I3(\ap_CS_fsm[1]_i_2_0 [5]),
        .I4(\ap_CS_fsm[1]_i_2_0 [4]),
        .I5(\ap_CS_fsm[1]_i_2_0 [3]),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm[1]_i_2_0 [0]),
        .I1(ap_start),
        .I2(\ap_CS_fsm[1]_i_2_0 [9]),
        .I3(\ap_CS_fsm[1]_i_2_0 [2]),
        .I4(\ap_CS_fsm[1]_i_2_0 [7]),
        .I5(\ap_CS_fsm[1]_i_2_0 [6]),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_CHin_V_reg[15]_0 [0]),
        .O(int_CHin_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_CHin_V_reg[15]_0 [10]),
        .O(int_CHin_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_CHin_V_reg[15]_0 [11]),
        .O(int_CHin_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_CHin_V_reg[15]_0 [12]),
        .O(int_CHin_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_CHin_V_reg[15]_0 [13]),
        .O(int_CHin_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_CHin_V_reg[15]_0 [14]),
        .O(int_CHin_V0[14]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_CHin_V[15]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_ier[1]_i_3_n_0 ),
        .O(\int_CHin_V[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[15]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_CHin_V_reg[15]_0 [15]),
        .O(int_CHin_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_CHin_V_reg[15]_0 [1]),
        .O(int_CHin_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_CHin_V_reg[15]_0 [2]),
        .O(int_CHin_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_CHin_V_reg[15]_0 [3]),
        .O(int_CHin_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_CHin_V_reg[15]_0 [4]),
        .O(int_CHin_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_CHin_V_reg[15]_0 [5]),
        .O(int_CHin_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_CHin_V_reg[15]_0 [6]),
        .O(int_CHin_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_CHin_V_reg[15]_0 [7]),
        .O(int_CHin_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_CHin_V_reg[15]_0 [8]),
        .O(int_CHin_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_CHin_V[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_CHin_V_reg[15]_0 [9]),
        .O(int_CHin_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[0]),
        .Q(\int_CHin_V_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[10]),
        .Q(\int_CHin_V_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[11]),
        .Q(\int_CHin_V_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[12]),
        .Q(\int_CHin_V_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[13]),
        .Q(\int_CHin_V_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[14]),
        .Q(\int_CHin_V_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[15]),
        .Q(\int_CHin_V_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[1]),
        .Q(\int_CHin_V_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[2]),
        .Q(\int_CHin_V_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[3]),
        .Q(\int_CHin_V_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[4]),
        .Q(\int_CHin_V_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[5]),
        .Q(\int_CHin_V_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[6]),
        .Q(\int_CHin_V_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[7]),
        .Q(\int_CHin_V_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[8]),
        .Q(\int_CHin_V_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_CHin_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_CHin_V[15]_i_1_n_0 ),
        .D(int_CHin_V0[9]),
        .Q(\int_CHin_V_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[0]),
        .O(int_Hin_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[10]),
        .O(int_Hin_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[11]),
        .O(int_Hin_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[12]),
        .O(int_Hin_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[13]),
        .O(int_Hin_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[14]),
        .O(int_Hin_V0[14]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_Hin_V[15]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_ier[1]_i_3_n_0 ),
        .O(\int_Hin_V[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[15]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[15]),
        .O(int_Hin_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[1]),
        .O(int_Hin_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[2]),
        .O(int_Hin_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[3]),
        .O(int_Hin_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[4]),
        .O(int_Hin_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[5]),
        .O(int_Hin_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[6]),
        .O(int_Hin_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[7]),
        .O(int_Hin_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[8]),
        .O(int_Hin_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Hin_V[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[9]),
        .O(int_Hin_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Hin_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_Hin_V[15]_i_1_n_0 ),
        .D(int_Hin_V0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Kx_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Kx_V_reg[7]_0 [0]),
        .O(int_Kx_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Kx_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Kx_V_reg[7]_0 [1]),
        .O(int_Kx_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Kx_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Kx_V_reg[7]_0 [2]),
        .O(int_Kx_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Kx_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Kx_V_reg[7]_0 [3]),
        .O(int_Kx_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Kx_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Kx_V_reg[7]_0 [4]),
        .O(int_Kx_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Kx_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Kx_V_reg[7]_0 [5]),
        .O(int_Kx_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Kx_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Kx_V_reg[7]_0 [6]),
        .O(int_Kx_V0[6]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_Kx_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_ier[1]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_Kx_V[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Kx_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Kx_V_reg[7]_0 [7]),
        .O(int_Kx_V0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_Kx_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_Kx_V[7]_i_1_n_0 ),
        .D(int_Kx_V0[0]),
        .Q(\int_Kx_V_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Kx_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_Kx_V[7]_i_1_n_0 ),
        .D(int_Kx_V0[1]),
        .Q(\int_Kx_V_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Kx_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_Kx_V[7]_i_1_n_0 ),
        .D(int_Kx_V0[2]),
        .Q(\int_Kx_V_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Kx_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_Kx_V[7]_i_1_n_0 ),
        .D(int_Kx_V0[3]),
        .Q(\int_Kx_V_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Kx_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_Kx_V[7]_i_1_n_0 ),
        .D(int_Kx_V0[4]),
        .Q(\int_Kx_V_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Kx_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_Kx_V[7]_i_1_n_0 ),
        .D(int_Kx_V0[5]),
        .Q(\int_Kx_V_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Kx_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_Kx_V[7]_i_1_n_0 ),
        .D(int_Kx_V0[6]),
        .Q(\int_Kx_V_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Kx_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_Kx_V[7]_i_1_n_0 ),
        .D(int_Kx_V0[7]),
        .Q(\int_Kx_V_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Ky_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Ky_V_reg[7]_0 [0]),
        .O(int_Ky_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Ky_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Ky_V_reg[7]_0 [1]),
        .O(int_Ky_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Ky_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Ky_V_reg[7]_0 [2]),
        .O(int_Ky_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Ky_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Ky_V_reg[7]_0 [3]),
        .O(int_Ky_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Ky_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Ky_V_reg[7]_0 [4]),
        .O(int_Ky_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Ky_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Ky_V_reg[7]_0 [5]),
        .O(int_Ky_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Ky_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Ky_V_reg[7]_0 [6]),
        .O(int_Ky_V0[6]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_Ky_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_ier[1]_i_3_n_0 ),
        .O(\int_Ky_V[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Ky_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Ky_V_reg[7]_0 [7]),
        .O(int_Ky_V0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_Ky_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_Ky_V[7]_i_1_n_0 ),
        .D(int_Ky_V0[0]),
        .Q(\int_Ky_V_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Ky_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_Ky_V[7]_i_1_n_0 ),
        .D(int_Ky_V0[1]),
        .Q(\int_Ky_V_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Ky_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_Ky_V[7]_i_1_n_0 ),
        .D(int_Ky_V0[2]),
        .Q(\int_Ky_V_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Ky_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_Ky_V[7]_i_1_n_0 ),
        .D(int_Ky_V0[3]),
        .Q(\int_Ky_V_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Ky_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_Ky_V[7]_i_1_n_0 ),
        .D(int_Ky_V0[4]),
        .Q(\int_Ky_V_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Ky_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_Ky_V[7]_i_1_n_0 ),
        .D(int_Ky_V0[5]),
        .Q(\int_Ky_V_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Ky_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_Ky_V[7]_i_1_n_0 ),
        .D(int_Ky_V0[6]),
        .Q(\int_Ky_V_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Ky_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_Ky_V[7]_i_1_n_0 ),
        .D(int_Ky_V0[7]),
        .Q(\int_Ky_V_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Win_V_reg[15]_0 [0]),
        .O(int_Win_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_Win_V_reg[15]_0 [10]),
        .O(int_Win_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_Win_V_reg[15]_0 [11]),
        .O(int_Win_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_Win_V_reg[15]_0 [12]),
        .O(int_Win_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_Win_V_reg[15]_0 [13]),
        .O(int_Win_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_Win_V_reg[15]_0 [14]),
        .O(int_Win_V0[14]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_Win_V[15]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_ier[1]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_Win_V[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[15]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_Win_V_reg[15]_0 [15]),
        .O(int_Win_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Win_V_reg[15]_0 [1]),
        .O(int_Win_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Win_V_reg[15]_0 [2]),
        .O(int_Win_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Win_V_reg[15]_0 [3]),
        .O(int_Win_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Win_V_reg[15]_0 [4]),
        .O(int_Win_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Win_V_reg[15]_0 [5]),
        .O(int_Win_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Win_V_reg[15]_0 [6]),
        .O(int_Win_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_Win_V_reg[15]_0 [7]),
        .O(int_Win_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_Win_V_reg[15]_0 [8]),
        .O(int_Win_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Win_V[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_Win_V_reg[15]_0 [9]),
        .O(int_Win_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[0]),
        .Q(\int_Win_V_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[10]),
        .Q(\int_Win_V_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[11]),
        .Q(\int_Win_V_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[12]),
        .Q(\int_Win_V_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[13]),
        .Q(\int_Win_V_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[14]),
        .Q(\int_Win_V_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[15]),
        .Q(\int_Win_V_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[1]),
        .Q(\int_Win_V_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[2]),
        .Q(\int_Win_V_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[3]),
        .Q(\int_Win_V_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[4]),
        .Q(\int_Win_V_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[5]),
        .Q(\int_Win_V_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[6]),
        .Q(\int_Win_V_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[7]),
        .Q(\int_Win_V_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[8]),
        .Q(\int_Win_V_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_Win_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_Win_V[15]_i_1_n_0 ),
        .D(int_Win_V0[9]),
        .Q(\int_Win_V_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(ap_done),
        .I1(\rdata[15]_i_5_n_0 ),
        .I2(int_ap_done_i_2_n_0),
        .I3(ar_hs),
        .I4(\rdata[31]_i_4_n_0 ),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(\ap_CS_fsm[1]_i_2_0 [0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_1
       (.I0(CO),
        .I1(\ap_CS_fsm[1]_i_2_0 [1]),
        .O(ap_done));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(\ap_CS_fsm[1]_i_2_0 [1]),
        .I2(CO),
        .I3(int_ap_start3_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_10
       (.I0(int_ap_start_reg_i_2_0[1]),
        .I1(int_ap_start_reg_i_2_1[1]),
        .I2(int_ap_start_reg_i_2_0[0]),
        .I3(int_ap_start_reg_i_2_1[0]),
        .I4(int_ap_start_reg_i_2_1[2]),
        .I5(int_ap_start_reg_i_2_0[2]),
        .O(int_ap_start_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    int_ap_start_i_3
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\int_ier[1]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(int_ap_start3_out));
  LUT2 #(
    .INIT(4'h9)) 
    int_ap_start_i_5
       (.I0(int_ap_start_reg_i_2_1[15]),
        .I1(int_ap_start_reg_i_2_0[15]),
        .O(int_ap_start_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_6
       (.I0(int_ap_start_reg_i_2_0[12]),
        .I1(int_ap_start_reg_i_2_1[12]),
        .I2(int_ap_start_reg_i_2_0[13]),
        .I3(int_ap_start_reg_i_2_1[13]),
        .I4(int_ap_start_reg_i_2_1[14]),
        .I5(int_ap_start_reg_i_2_0[14]),
        .O(int_ap_start_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_7
       (.I0(int_ap_start_reg_i_2_0[9]),
        .I1(int_ap_start_reg_i_2_1[9]),
        .I2(int_ap_start_reg_i_2_0[10]),
        .I3(int_ap_start_reg_i_2_1[10]),
        .I4(int_ap_start_reg_i_2_1[11]),
        .I5(int_ap_start_reg_i_2_0[11]),
        .O(int_ap_start_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_8
       (.I0(int_ap_start_reg_i_2_0[6]),
        .I1(int_ap_start_reg_i_2_1[6]),
        .I2(int_ap_start_reg_i_2_0[7]),
        .I3(int_ap_start_reg_i_2_1[7]),
        .I4(int_ap_start_reg_i_2_1[8]),
        .I5(int_ap_start_reg_i_2_0[8]),
        .O(int_ap_start_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_9
       (.I0(int_ap_start_reg_i_2_0[3]),
        .I1(int_ap_start_reg_i_2_1[3]),
        .I2(int_ap_start_reg_i_2_0[4]),
        .I3(int_ap_start_reg_i_2_1[4]),
        .I4(int_ap_start_reg_i_2_1[5]),
        .I5(int_ap_start_reg_i_2_0[5]),
        .O(int_ap_start_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 int_ap_start_reg_i_2
       (.CI(int_ap_start_reg_i_4_n_0),
        .CO({NLW_int_ap_start_reg_i_2_CO_UNCONNECTED[3:2],CO,int_ap_start_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,int_ap_start_i_5_n_0,int_ap_start_i_6_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 int_ap_start_reg_i_4
       (.CI(1'b0),
        .CO({int_ap_start_reg_i_4_n_0,int_ap_start_reg_i_4_n_1,int_ap_start_reg_i_4_n_2,int_ap_start_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_4_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_7_n_0,int_ap_start_i_8_n_0,int_ap_start_i_9_n_0,int_ap_start_i_10_n_0}));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\int_ier[1]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_in_reg_n_0_[0] ),
        .O(int_feature_in0[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_in_reg[31]_0 [8]),
        .O(int_feature_in0[10]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_in_reg[31]_0 [9]),
        .O(int_feature_in0[11]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_in_reg[31]_0 [10]),
        .O(int_feature_in0[12]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_in_reg[31]_0 [11]),
        .O(int_feature_in0[13]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_in_reg[31]_0 [12]),
        .O(int_feature_in0[14]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_in_reg[31]_0 [13]),
        .O(int_feature_in0[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_in_reg[31]_0 [14]),
        .O(int_feature_in0[16]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_in_reg[31]_0 [15]),
        .O(int_feature_in0[17]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_in_reg[31]_0 [16]),
        .O(int_feature_in0[18]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_in_reg[31]_0 [17]),
        .O(int_feature_in0[19]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_in_reg_n_0_[1] ),
        .O(int_feature_in0[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_in_reg[31]_0 [18]),
        .O(int_feature_in0[20]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_in_reg[31]_0 [19]),
        .O(int_feature_in0[21]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_in_reg[31]_0 [20]),
        .O(int_feature_in0[22]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_in_reg[31]_0 [21]),
        .O(int_feature_in0[23]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_in_reg[31]_0 [22]),
        .O(int_feature_in0[24]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_in_reg[31]_0 [23]),
        .O(int_feature_in0[25]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_in_reg[31]_0 [24]),
        .O(int_feature_in0[26]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_in_reg[31]_0 [25]),
        .O(int_feature_in0[27]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_in_reg[31]_0 [26]),
        .O(int_feature_in0[28]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_in_reg[31]_0 [27]),
        .O(int_feature_in0[29]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_in_reg[31]_0 [0]),
        .O(int_feature_in0[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_in_reg[31]_0 [28]),
        .O(int_feature_in0[30]));
  LUT5 #(
    .INIT(32'h00000100)) 
    \int_feature_in[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\int_feature_in[31]_i_3_n_0 ),
        .O(\int_feature_in[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_in_reg[31]_0 [29]),
        .O(int_feature_in0[31]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \int_feature_in[31]_i_3 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .O(\int_feature_in[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_in_reg[31]_0 [1]),
        .O(int_feature_in0[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_in_reg[31]_0 [2]),
        .O(int_feature_in0[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_in_reg[31]_0 [3]),
        .O(int_feature_in0[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_in_reg[31]_0 [4]),
        .O(int_feature_in0[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_in_reg[31]_0 [5]),
        .O(int_feature_in0[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_in_reg[31]_0 [6]),
        .O(int_feature_in0[8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_in[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_in_reg[31]_0 [7]),
        .O(int_feature_in0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[0] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[0]),
        .Q(\int_feature_in_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[10] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[10]),
        .Q(\int_feature_in_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[11] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[11]),
        .Q(\int_feature_in_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[12] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[12]),
        .Q(\int_feature_in_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[13] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[13]),
        .Q(\int_feature_in_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[14] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[14]),
        .Q(\int_feature_in_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[15] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[15]),
        .Q(\int_feature_in_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[16] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[16]),
        .Q(\int_feature_in_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[17] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[17]),
        .Q(\int_feature_in_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[18] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[18]),
        .Q(\int_feature_in_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[19] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[19]),
        .Q(\int_feature_in_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[1] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[1]),
        .Q(\int_feature_in_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[20] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[20]),
        .Q(\int_feature_in_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[21] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[21]),
        .Q(\int_feature_in_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[22] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[22]),
        .Q(\int_feature_in_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[23] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[23]),
        .Q(\int_feature_in_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[24] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[24]),
        .Q(\int_feature_in_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[25] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[25]),
        .Q(\int_feature_in_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[26] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[26]),
        .Q(\int_feature_in_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[27] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[27]),
        .Q(\int_feature_in_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[28] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[28]),
        .Q(\int_feature_in_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[29] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[29]),
        .Q(\int_feature_in_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[2] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[2]),
        .Q(\int_feature_in_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[30] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[30]),
        .Q(\int_feature_in_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[31] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[31]),
        .Q(\int_feature_in_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[3] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[3]),
        .Q(\int_feature_in_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[4] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[4]),
        .Q(\int_feature_in_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[5] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[5]),
        .Q(\int_feature_in_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[6] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[6]),
        .Q(\int_feature_in_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[7] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[7]),
        .Q(\int_feature_in_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[8] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[8]),
        .Q(\int_feature_in_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_in_reg[9] 
       (.C(ap_clk),
        .CE(\int_feature_in[31]_i_1_n_0 ),
        .D(int_feature_in0[9]),
        .Q(\int_feature_in_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_out_reg_n_0_[0] ),
        .O(int_feature_out0[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_out_reg[31]_0 [8]),
        .O(int_feature_out0[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_out_reg[31]_0 [9]),
        .O(int_feature_out0[11]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_out_reg[31]_0 [10]),
        .O(int_feature_out0[12]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_out_reg[31]_0 [11]),
        .O(int_feature_out0[13]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_out_reg[31]_0 [12]),
        .O(int_feature_out0[14]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_out_reg[31]_0 [13]),
        .O(int_feature_out0[15]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_out_reg[31]_0 [14]),
        .O(int_feature_out0[16]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_out_reg[31]_0 [15]),
        .O(int_feature_out0[17]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_out_reg[31]_0 [16]),
        .O(int_feature_out0[18]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_out_reg[31]_0 [17]),
        .O(int_feature_out0[19]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_out_reg_n_0_[1] ),
        .O(int_feature_out0[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_out_reg[31]_0 [18]),
        .O(int_feature_out0[20]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_out_reg[31]_0 [19]),
        .O(int_feature_out0[21]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_out_reg[31]_0 [20]),
        .O(int_feature_out0[22]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_feature_out_reg[31]_0 [21]),
        .O(int_feature_out0[23]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_out_reg[31]_0 [22]),
        .O(int_feature_out0[24]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_out_reg[31]_0 [23]),
        .O(int_feature_out0[25]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_out_reg[31]_0 [24]),
        .O(int_feature_out0[26]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_out_reg[31]_0 [25]),
        .O(int_feature_out0[27]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_out_reg[31]_0 [26]),
        .O(int_feature_out0[28]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_out_reg[31]_0 [27]),
        .O(int_feature_out0[29]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_out_reg[31]_0 [0]),
        .O(int_feature_out0[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_out_reg[31]_0 [28]),
        .O(int_feature_out0[30]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \int_feature_out[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\int_feature_in[31]_i_3_n_0 ),
        .O(\int_feature_out[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_feature_out_reg[31]_0 [29]),
        .O(int_feature_out0[31]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_out_reg[31]_0 [1]),
        .O(int_feature_out0[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_out_reg[31]_0 [2]),
        .O(int_feature_out0[4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_out_reg[31]_0 [3]),
        .O(int_feature_out0[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_out_reg[31]_0 [4]),
        .O(int_feature_out0[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_feature_out_reg[31]_0 [5]),
        .O(int_feature_out0[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_out_reg[31]_0 [6]),
        .O(int_feature_out0[8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_feature_out[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_feature_out_reg[31]_0 [7]),
        .O(int_feature_out0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[0] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[0]),
        .Q(\int_feature_out_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[10] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[10]),
        .Q(\int_feature_out_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[11] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[11]),
        .Q(\int_feature_out_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[12] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[12]),
        .Q(\int_feature_out_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[13] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[13]),
        .Q(\int_feature_out_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[14] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[14]),
        .Q(\int_feature_out_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[15] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[15]),
        .Q(\int_feature_out_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[16] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[16]),
        .Q(\int_feature_out_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[17] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[17]),
        .Q(\int_feature_out_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[18] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[18]),
        .Q(\int_feature_out_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[19] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[19]),
        .Q(\int_feature_out_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[1] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[1]),
        .Q(\int_feature_out_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[20] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[20]),
        .Q(\int_feature_out_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[21] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[21]),
        .Q(\int_feature_out_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[22] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[22]),
        .Q(\int_feature_out_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[23] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[23]),
        .Q(\int_feature_out_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[24] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[24]),
        .Q(\int_feature_out_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[25] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[25]),
        .Q(\int_feature_out_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[26] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[26]),
        .Q(\int_feature_out_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[27] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[27]),
        .Q(\int_feature_out_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[28] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[28]),
        .Q(\int_feature_out_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[29] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[29]),
        .Q(\int_feature_out_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[2] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[2]),
        .Q(\int_feature_out_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[30] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[30]),
        .Q(\int_feature_out_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[31] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[31]),
        .Q(\int_feature_out_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[3] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[3]),
        .Q(\int_feature_out_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[4] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[4]),
        .Q(\int_feature_out_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[5] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[5]),
        .Q(\int_feature_out_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[6] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[6]),
        .Q(\int_feature_out_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[7] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[7]),
        .Q(\int_feature_out_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[8] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[8]),
        .Q(\int_feature_out_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_feature_out_reg[9] 
       (.C(ap_clk),
        .CE(\int_feature_out[31]_i_1_n_0 ),
        .D(int_feature_out0[9]),
        .Q(\int_feature_out_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    int_gie_i_2
       (.I0(int_gie_i_3_n_0),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(int_gie_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .O(int_gie_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\int_ier[1]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_AXILiteS_WSTRB[0]),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\int_ier[1]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_AXILiteS_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .O(\int_ier[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_ier[1]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_ier[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(CO),
        .I3(\ap_CS_fsm[1]_i_2_0 [1]),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_0),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(CO),
        .I3(\ap_CS_fsm[1]_i_2_0 [1]),
        .I4(p_0_in),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBF80)) 
    \int_mode_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_mode_V[1]_i_2_n_0 ),
        .I3(D[0]),
        .O(\int_mode_V[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \int_mode_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_mode_V[1]_i_2_n_0 ),
        .I3(D[1]),
        .O(\int_mode_V[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_mode_V[1]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_ier[1]_i_3_n_0 ),
        .O(\int_mode_V[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_V_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_mode_V[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_V_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_mode_V[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'h0101000101000000)) 
    \rdata[0]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\int_isr_reg_n_0_[0] ),
        .I5(int_gie_reg_n_0),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[0]_i_4 
       (.I0(\int_CHin_V_reg[15]_0 [0]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_Ky_V_reg[7]_0 [0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[0]_i_6_n_0 ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[0]_i_5 
       (.I0(Q[0]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(D[0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[0]_i_7_n_0 ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_6 
       (.I0(\int_Win_V_reg[15]_0 [0]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_feature_in_reg_n_0_[0] ),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(ap_start),
        .O(\rdata[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_7 
       (.I0(\int_Kx_V_reg[7]_0 [0]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_feature_out_reg_n_0_[0] ),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rdata[10]_i_3_n_0 ),
        .I2(Q[10]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000C00200000)) 
    \rdata[10]_i_2 
       (.I0(\int_feature_out_reg[31]_0 [8]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_CHin_V_reg[15]_0 [10]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010110000100000)) 
    \rdata[10]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_feature_in_reg[31]_0 [8]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_Win_V_reg[15]_0 [10]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h22F222F222F2FFFF)) 
    \rdata[11]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [9]),
        .I1(\rdata[11]_i_2_n_0 ),
        .I2(Q[11]),
        .I3(\rdata[11]_i_3_n_0 ),
        .I4(\rdata[11]_i_4_n_0 ),
        .I5(s_axi_AXILiteS_ARADDR[3]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rdata[11]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \rdata[11]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F53FFFFFF53F)) 
    \rdata[11]_i_4 
       (.I0(\int_feature_in_reg[31]_0 [9]),
        .I1(\int_Win_V_reg[15]_0 [11]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_CHin_V_reg[15]_0 [11]),
        .O(\rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rdata[12]_i_3_n_0 ),
        .I2(Q[12]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000003000880000)) 
    \rdata[12]_i_2 
       (.I0(\int_feature_out_reg[31]_0 [10]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_CHin_V_reg[15]_0 [12]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010110000100000)) 
    \rdata[12]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_feature_in_reg[31]_0 [10]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_Win_V_reg[15]_0 [12]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rdata[13]_i_3_n_0 ),
        .I2(Q[13]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000C00200000)) 
    \rdata[13]_i_2 
       (.I0(\int_feature_out_reg[31]_0 [11]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_CHin_V_reg[15]_0 [13]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010110000100000)) 
    \rdata[13]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_feature_in_reg[31]_0 [11]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_Win_V_reg[15]_0 [13]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rdata[14]_i_3_n_0 ),
        .I2(Q[14]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000C00200000)) 
    \rdata[14]_i_2 
       (.I0(\int_feature_out_reg[31]_0 [12]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_CHin_V_reg[15]_0 [14]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010110000100000)) 
    \rdata[14]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_feature_in_reg[31]_0 [12]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_Win_V_reg[15]_0 [14]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[15]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_3_n_0 ),
        .I1(\rdata[15]_i_4_n_0 ),
        .I2(Q[15]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020000C00200000)) 
    \rdata[15]_i_3 
       (.I0(\int_feature_out_reg[31]_0 [13]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_CHin_V_reg[15]_0 [15]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0010001011000000)) 
    \rdata[15]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_feature_in_reg[31]_0 [13]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(\int_Win_V_reg[15]_0 [15]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[15]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [14]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [14]),
        .O(\rdata[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [15]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [15]),
        .O(\rdata[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [16]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [16]),
        .O(\rdata[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [17]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [17]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\rdata[1]_i_4_n_0 ),
        .I4(\rdata[31]_i_4_n_0 ),
        .I5(\rdata[1]_i_5_n_0 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'h00000000DDDFFDFF)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(p_0_in),
        .I4(\int_Kx_V_reg[7]_0 [1]),
        .I5(\rdata[1]_i_6_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80888000)) 
    \rdata[1]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(D[1]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(Q[1]),
        .I5(\rdata[1]_i_7_n_0 ),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0800000008)) 
    \rdata[1]_i_4 
       (.I0(\int_feature_in_reg_n_0_[1] ),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_feature_out_reg_n_0_[1] ),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \rdata[1]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(\rdata[15]_i_5_n_0 ),
        .I2(p_1_in),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(\rdata[1]_i_8_n_0 ),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00AC0000)) 
    \rdata[1]_i_6 
       (.I0(\int_Ky_V_reg[7]_0 [1]),
        .I1(\int_CHin_V_reg[15]_0 [1]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[1]_i_7 
       (.I0(data0[1]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_Win_V_reg[15]_0 [1]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .O(\rdata[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_8 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .O(\rdata[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [18]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [18]),
        .O(\rdata[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [19]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [19]),
        .O(\rdata[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [20]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [20]),
        .O(\rdata[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [21]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [21]),
        .O(\rdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [22]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [22]),
        .O(\rdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [23]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [23]),
        .O(\rdata[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [24]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [24]),
        .O(\rdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [25]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [25]),
        .O(\rdata[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [26]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [26]),
        .O(\rdata[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [27]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [27]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\rdata[2]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[1]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[2]_i_2 
       (.I0(\int_CHin_V_reg[15]_0 [2]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_Ky_V_reg[7]_0 [2]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[2]_i_4_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000CCAA00)) 
    \rdata[2]_i_3 
       (.I0(\int_Kx_V_reg[7]_0 [2]),
        .I1(\int_feature_out_reg[31]_0 [0]),
        .I2(Q[2]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_4 
       (.I0(\int_Win_V_reg[15]_0 [2]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_feature_in_reg[31]_0 [0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(data0[2]),
        .O(\rdata[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(\int_feature_out_reg[31]_0 [28]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [28]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFF000000000000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_AXILiteS_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(\int_feature_out_reg[31]_0 [29]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_in_reg[31]_0 [29]),
        .O(\rdata[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[31]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBABAFFBAFFFFFFFF)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata[3]_i_3_n_0 ),
        .I2(\int_feature_in_reg[31]_0 [1]),
        .I3(Q[3]),
        .I4(\rdata[11]_i_3_n_0 ),
        .I5(\rdata[3]_i_4_n_0 ),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040440000400000)) 
    \rdata[3]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_out_reg[31]_0 [1]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_Kx_V_reg[7]_0 [3]),
        .O(\rdata[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rdata[3]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABAABB)) 
    \rdata[3]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(\rdata[3]_i_5_n_0 ),
        .I2(\int_Ky_V_reg[7]_0 [3]),
        .I3(\int_CHin_V_reg[15]_0 [3]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(\rdata[3]_i_6_n_0 ),
        .O(\rdata[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h000000B8)) 
    \rdata[3]_i_5 
       (.I0(\int_Win_V_reg[15]_0 [3]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(data0[3]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .O(\rdata[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[3]_i_6 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEFEFFFF)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata[4]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(\rdata[11]_i_3_n_0 ),
        .I4(\rdata[4]_i_4_n_0 ),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \rdata[4]_i_2 
       (.I0(\int_CHin_V_reg[15]_0 [4]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_Ky_V_reg[7]_0 [4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400040040400000)) 
    \rdata[4]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_Kx_V_reg[7]_0 [4]),
        .I4(\int_feature_out_reg[31]_0 [2]),
        .I5(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFEFEFFEFFFFFF)) 
    \rdata[4]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(\int_feature_in_reg[31]_0 [2]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_Win_V_reg[15]_0 [4]),
        .O(\rdata[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[5]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\rdata[5]_i_4_n_0 ),
        .O(\rdata[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[5]_i_2 
       (.I0(\int_Win_V_reg[15]_0 [5]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_feature_in_reg[31]_0 [3]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \rdata[5]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(\int_CHin_V_reg[15]_0 [5]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(\int_Ky_V_reg[7]_0 [5]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCCF77FFFFCF77)) 
    \rdata[5]_i_4 
       (.I0(Q[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_Kx_V_reg[7]_0 [5]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_feature_out_reg[31]_0 [3]),
        .O(\rdata[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEFFFF)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(\rdata[11]_i_3_n_0 ),
        .I3(\rdata[6]_i_3_n_0 ),
        .I4(\rdata[6]_i_4_n_0 ),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040440000400000)) 
    \rdata[6]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_feature_out_reg[31]_0 [4]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_Kx_V_reg[7]_0 [6]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \rdata[6]_i_3 
       (.I0(\int_CHin_V_reg[15]_0 [6]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_Ky_V_reg[7]_0 [6]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFEFEFFFFF)) 
    \rdata[6]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(\int_Win_V_reg[15]_0 [6]),
        .I4(\int_feature_in_reg[31]_0 [4]),
        .I5(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[1]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[7]_i_2 
       (.I0(\int_CHin_V_reg[15]_0 [7]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_Ky_V_reg[7]_0 [7]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[7]_i_4_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000CCAA00)) 
    \rdata[7]_i_3 
       (.I0(\int_Kx_V_reg[7]_0 [7]),
        .I1(\int_feature_out_reg[31]_0 [5]),
        .I2(Q[7]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_4 
       (.I0(\int_Win_V_reg[15]_0 [7]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(\int_feature_in_reg[31]_0 [5]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(data0[7]),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rdata[8]_i_3_n_0 ),
        .I2(Q[8]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000C00200000)) 
    \rdata[8]_i_2 
       (.I0(\int_feature_out_reg[31]_0 [6]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_CHin_V_reg[15]_0 [8]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010110000100000)) 
    \rdata[8]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_feature_in_reg[31]_0 [6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .I5(\int_Win_V_reg[15]_0 [8]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\rdata[9]_i_3_n_0 ),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F53FFFFFF53F)) 
    \rdata[9]_i_2 
       (.I0(\int_feature_in_reg[31]_0 [7]),
        .I1(\int_Win_V_reg[15]_0 [9]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_CHin_V_reg[15]_0 [9]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFCFFF7F7)) 
    \rdata[9]_i_3 
       (.I0(Q[9]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(\int_feature_out_reg[31]_0 [7]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_2_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Pool_ap_fadd_3_full_dsp_32" *) 
module design_1_Pool_0_1_Pool_ap_fadd_3_full_dsp_32
   (D,
    ap_clk,
    s_axis_a_tdata,
    s_axis_b_tdata);
  output [31:0]D;
  input ap_clk;
  input [31:0]s_axis_a_tdata;
  input [31:0]s_axis_b_tdata;

  wire [31:0]D;
  wire U0_n_4;
  wire ap_clk;
  wire [31:0]s_axis_a_tdata;
  wire [31:0]s_axis_b_tdata;
  wire NLW_U0_m_axis_result_tlast_UNCONNECTED;
  wire NLW_U0_s_axis_a_tready_UNCONNECTED;
  wire NLW_U0_s_axis_b_tready_UNCONNECTED;
  wire NLW_U0_s_axis_c_tready_UNCONNECTED;
  wire NLW_U0_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_result_tuser_UNCONNECTED;

  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "24" *) 
  (* C_A_TDATA_WIDTH = "32" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "24" *) 
  (* C_B_TDATA_WIDTH = "32" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "24" *) 
  (* C_C_TDATA_WIDTH = "32" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "32" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "1" *) 
  (* C_HAS_ADD = "1" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "1" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "0" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "0" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "0" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MULT_USAGE = "2" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "24" *) 
  (* C_RESULT_TDATA_WIDTH = "32" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "32" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  design_1_Pool_0_1_floating_point_v7_1_7 U0
       (.aclk(ap_clk),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata(D),
        .m_axis_result_tlast(NLW_U0_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_U0_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(U0_n_4),
        .s_axis_a_tdata(s_axis_a_tdata),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_U0_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(1'b1),
        .s_axis_b_tdata(s_axis_b_tdata),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_U0_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b1),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_U0_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_U0_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "Pool_ap_fcmp_0_no_dsp_32" *) 
module design_1_Pool_0_1_Pool_ap_fcmp_0_no_dsp_32
   (\ap_CS_fsm_reg[35] ,
    \ap_CS_fsm_reg[35]_0 ,
    Q,
    U0_0,
    \tmp_26_reg_1161_reg[0] ,
    U0_1,
    \tmp_26_reg_1161_reg[0]_0 ,
    tmp_17_reg_1166,
    tmp_26_reg_1161);
  output \ap_CS_fsm_reg[35] ;
  output \ap_CS_fsm_reg[35]_0 ;
  input [31:0]Q;
  input [31:0]U0_0;
  input [1:0]\tmp_26_reg_1161_reg[0] ;
  input [31:0]U0_1;
  input [0:0]\tmp_26_reg_1161_reg[0]_0 ;
  input tmp_17_reg_1166;
  input tmp_26_reg_1161;

  wire [31:0]Q;
  wire [31:0]U0_0;
  wire [31:0]U0_1;
  wire U0_i_10_n_0;
  wire U0_i_11_n_0;
  wire U0_i_12_n_0;
  wire U0_i_13_n_0;
  wire U0_i_14_n_0;
  wire U0_i_15_n_0;
  wire U0_i_16_n_0;
  wire U0_i_17_n_0;
  wire U0_i_18_n_0;
  wire U0_i_19_n_0;
  wire U0_i_1_n_0;
  wire U0_i_20_n_0;
  wire U0_i_21_n_0;
  wire U0_i_22_n_0;
  wire U0_i_23_n_0;
  wire U0_i_24_n_0;
  wire U0_i_25_n_0;
  wire U0_i_26_n_0;
  wire U0_i_27_n_0;
  wire U0_i_28_n_0;
  wire U0_i_29_n_0;
  wire U0_i_2_n_0;
  wire U0_i_30_n_0;
  wire U0_i_31_n_0;
  wire U0_i_32_n_0;
  wire U0_i_3_n_0;
  wire U0_i_4_n_0;
  wire U0_i_5_n_0;
  wire U0_i_6_n_0;
  wire U0_i_7_n_0;
  wire U0_i_8_n_0;
  wire U0_i_9_n_0;
  wire U0_n_10;
  wire U0_n_11;
  wire U0_n_4;
  wire U0_n_5;
  wire U0_n_6;
  wire U0_n_7;
  wire U0_n_8;
  wire U0_n_9;
  wire \ap_CS_fsm_reg[35] ;
  wire \ap_CS_fsm_reg[35]_0 ;
  wire grp_fu_381_p2;
  wire tmp_17_reg_1166;
  wire tmp_26_reg_1161;
  wire [1:0]\tmp_26_reg_1161_reg[0] ;
  wire [0:0]\tmp_26_reg_1161_reg[0]_0 ;
  wire NLW_U0_m_axis_result_tlast_UNCONNECTED;
  wire NLW_U0_s_axis_a_tready_UNCONNECTED;
  wire NLW_U0_s_axis_b_tready_UNCONNECTED;
  wire NLW_U0_s_axis_c_tready_UNCONNECTED;
  wire NLW_U0_s_axis_operation_tready_UNCONNECTED;
  wire [31:8]NLW_U0_m_axis_result_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_result_tuser_UNCONNECTED;

  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "24" *) 
  (* C_A_TDATA_WIDTH = "32" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "24" *) 
  (* C_B_TDATA_WIDTH = "32" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "24" *) 
  (* C_C_TDATA_WIDTH = "32" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "32" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "0" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "1" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "1" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "0" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "0" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "0" *) 
  (* C_HAS_OPERATION = "1" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MULT_USAGE = "0" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "0" *) 
  (* C_RESULT_TDATA_WIDTH = "8" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "1" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  design_1_Pool_0_1_floating_point_v7_1_7 U0
       (.aclk(1'b0),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata({NLW_U0_m_axis_result_tdata_UNCONNECTED[31:8],U0_n_5,U0_n_6,U0_n_7,U0_n_8,U0_n_9,U0_n_10,U0_n_11,grp_fu_381_p2}),
        .m_axis_result_tlast(NLW_U0_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_U0_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(U0_n_4),
        .s_axis_a_tdata(Q),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_U0_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(1'b1),
        .s_axis_b_tdata({U0_i_1_n_0,U0_i_2_n_0,U0_i_3_n_0,U0_i_4_n_0,U0_i_5_n_0,U0_i_6_n_0,U0_i_7_n_0,U0_i_8_n_0,U0_i_9_n_0,U0_i_10_n_0,U0_i_11_n_0,U0_i_12_n_0,U0_i_13_n_0,U0_i_14_n_0,U0_i_15_n_0,U0_i_16_n_0,U0_i_17_n_0,U0_i_18_n_0,U0_i_19_n_0,U0_i_20_n_0,U0_i_21_n_0,U0_i_22_n_0,U0_i_23_n_0,U0_i_24_n_0,U0_i_25_n_0,U0_i_26_n_0,U0_i_27_n_0,U0_i_28_n_0,U0_i_29_n_0,U0_i_30_n_0,U0_i_31_n_0,U0_i_32_n_0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_U0_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b1),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_U0_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_U0_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b1));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_1
       (.I0(U0_0[31]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[31]),
        .O(U0_i_1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_10
       (.I0(U0_0[22]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[22]),
        .O(U0_i_10_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_11
       (.I0(U0_0[21]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[21]),
        .O(U0_i_11_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_12
       (.I0(U0_0[20]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[20]),
        .O(U0_i_12_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_13
       (.I0(U0_0[19]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[19]),
        .O(U0_i_13_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_14
       (.I0(U0_0[18]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[18]),
        .O(U0_i_14_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_15
       (.I0(U0_0[17]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[17]),
        .O(U0_i_15_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_16
       (.I0(U0_0[16]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[16]),
        .O(U0_i_16_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_17
       (.I0(U0_0[15]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[15]),
        .O(U0_i_17_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_18
       (.I0(U0_0[14]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[14]),
        .O(U0_i_18_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_19
       (.I0(U0_0[13]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[13]),
        .O(U0_i_19_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_2
       (.I0(U0_0[30]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[30]),
        .O(U0_i_2_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_20
       (.I0(U0_0[12]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[12]),
        .O(U0_i_20_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_21
       (.I0(U0_0[11]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[11]),
        .O(U0_i_21_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_22
       (.I0(U0_0[10]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[10]),
        .O(U0_i_22_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_23
       (.I0(U0_0[9]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[9]),
        .O(U0_i_23_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_24
       (.I0(U0_0[8]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[8]),
        .O(U0_i_24_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_25
       (.I0(U0_0[7]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[7]),
        .O(U0_i_25_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_26
       (.I0(U0_0[6]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[6]),
        .O(U0_i_26_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_27
       (.I0(U0_0[5]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[5]),
        .O(U0_i_27_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_28
       (.I0(U0_0[4]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[4]),
        .O(U0_i_28_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_29
       (.I0(U0_0[3]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[3]),
        .O(U0_i_29_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_3
       (.I0(U0_0[29]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[29]),
        .O(U0_i_3_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_30
       (.I0(U0_0[2]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[2]),
        .O(U0_i_30_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_31
       (.I0(U0_0[1]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[1]),
        .O(U0_i_31_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_32
       (.I0(U0_0[0]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[0]),
        .O(U0_i_32_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_4
       (.I0(U0_0[28]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[28]),
        .O(U0_i_4_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_5
       (.I0(U0_0[27]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[27]),
        .O(U0_i_5_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_6
       (.I0(U0_0[26]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[26]),
        .O(U0_i_6_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_7
       (.I0(U0_0[25]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[25]),
        .O(U0_i_7_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_8
       (.I0(U0_0[24]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[24]),
        .O(U0_i_8_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    U0_i_9
       (.I0(U0_0[23]),
        .I1(\tmp_26_reg_1161_reg[0] [0]),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(U0_1[23]),
        .O(U0_i_9_n_0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \tmp_17_reg_1166[0]_i_1 
       (.I0(grp_fu_381_p2),
        .I1(\tmp_26_reg_1161_reg[0]_0 ),
        .I2(\tmp_26_reg_1161_reg[0] [1]),
        .I3(\tmp_26_reg_1161_reg[0] [0]),
        .I4(tmp_17_reg_1166),
        .O(\ap_CS_fsm_reg[35] ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \tmp_26_reg_1161[0]_i_1 
       (.I0(grp_fu_381_p2),
        .I1(\tmp_26_reg_1161_reg[0]_0 ),
        .I2(\tmp_26_reg_1161_reg[0] [0]),
        .I3(\tmp_26_reg_1161_reg[0] [1]),
        .I4(tmp_26_reg_1161),
        .O(\ap_CS_fsm_reg[35]_0 ));
endmodule

(* ORIG_REF_NAME = "Pool_ap_fdiv_14_no_dsp_32" *) 
module design_1_Pool_0_1_Pool_ap_fdiv_14_no_dsp_32
   (D,
    ap_clk,
    s_axis_a_tdata,
    s_axis_b_tdata,
    \sum_5_reg_356_reg[31] ,
    Q,
    tmp_6_reg_1001,
    i_op_assign_reg_296);
  output [31:0]D;
  input ap_clk;
  input [31:0]s_axis_a_tdata;
  input [31:0]s_axis_b_tdata;
  input \sum_5_reg_356_reg[31] ;
  input [0:0]Q;
  input tmp_6_reg_1001;
  input [31:0]i_op_assign_reg_296;

  wire [31:0]D;
  wire [0:0]Q;
  wire U0_n_4;
  wire ap_clk;
  wire [31:0]i_op_assign_reg_296;
  wire [31:0]r_tdata;
  wire [31:0]s_axis_a_tdata;
  wire [31:0]s_axis_b_tdata;
  wire \sum_5_reg_356_reg[31] ;
  wire tmp_6_reg_1001;
  wire NLW_U0_m_axis_result_tlast_UNCONNECTED;
  wire NLW_U0_s_axis_a_tready_UNCONNECTED;
  wire NLW_U0_s_axis_b_tready_UNCONNECTED;
  wire NLW_U0_s_axis_c_tready_UNCONNECTED;
  wire NLW_U0_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_result_tuser_UNCONNECTED;

  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "24" *) 
  (* C_A_TDATA_WIDTH = "32" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "24" *) 
  (* C_B_TDATA_WIDTH = "32" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "24" *) 
  (* C_C_TDATA_WIDTH = "32" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "32" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "1" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "1" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "1" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "0" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "0" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "0" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_LATENCY = "14" *) 
  (* C_MULT_USAGE = "0" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "24" *) 
  (* C_RESULT_TDATA_WIDTH = "32" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "32" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  design_1_Pool_0_1_floating_point_v7_1_7 U0
       (.aclk(ap_clk),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata(r_tdata),
        .m_axis_result_tlast(NLW_U0_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_U0_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(U0_n_4),
        .s_axis_a_tdata(s_axis_a_tdata),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_U0_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(1'b1),
        .s_axis_b_tdata(s_axis_b_tdata),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_U0_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b1),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_U0_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_U0_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[0]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[0]),
        .I4(r_tdata[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[10]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[10]),
        .I4(r_tdata[10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[11]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[11]),
        .I4(r_tdata[11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[12]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[12]),
        .I4(r_tdata[12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[13]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[13]),
        .I4(r_tdata[13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[14]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[14]),
        .I4(r_tdata[14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[15]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[15]),
        .I4(r_tdata[15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[16]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[16]),
        .I4(r_tdata[16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[17]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[17]),
        .I4(r_tdata[17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[18]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[18]),
        .I4(r_tdata[18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[19]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[19]),
        .I4(r_tdata[19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[1]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[1]),
        .I4(r_tdata[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[20]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[20]),
        .I4(r_tdata[20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[21]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[21]),
        .I4(r_tdata[21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[22]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[22]),
        .I4(r_tdata[22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[23]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[23]),
        .I4(r_tdata[23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[24]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[24]),
        .I4(r_tdata[24]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[25]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[25]),
        .I4(r_tdata[25]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[26]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[26]),
        .I4(r_tdata[26]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[27]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[27]),
        .I4(r_tdata[27]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[28]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[28]),
        .I4(r_tdata[28]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[29]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[29]),
        .I4(r_tdata[29]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[2]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[2]),
        .I4(r_tdata[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[30]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[30]),
        .I4(r_tdata[30]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[31]_i_2 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[31]),
        .I4(r_tdata[31]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[3]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[3]),
        .I4(r_tdata[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[4]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[4]),
        .I4(r_tdata[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[5]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[5]),
        .I4(r_tdata[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[6]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[6]),
        .I4(r_tdata[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[7]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[7]),
        .I4(r_tdata[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[8]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[8]),
        .I4(r_tdata[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \sum_5_reg_356[9]_i_1 
       (.I0(\sum_5_reg_356_reg[31] ),
        .I1(Q),
        .I2(tmp_6_reg_1001),
        .I3(i_op_assign_reg_296[9]),
        .I4(r_tdata[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "Pool_ap_uitofp_4_no_dsp_32" *) 
module design_1_Pool_0_1_Pool_ap_uitofp_4_no_dsp_32
   (D,
    ap_clk,
    s_axis_a_tdata);
  output [31:0]D;
  input ap_clk;
  input [15:0]s_axis_a_tdata;

  wire [31:0]D;
  wire U0_n_4;
  wire ap_clk;
  wire [15:0]s_axis_a_tdata;
  wire NLW_U0_m_axis_result_tlast_UNCONNECTED;
  wire NLW_U0_s_axis_a_tready_UNCONNECTED;
  wire NLW_U0_s_axis_b_tready_UNCONNECTED;
  wire NLW_U0_s_axis_c_tready_UNCONNECTED;
  wire NLW_U0_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_result_tuser_UNCONNECTED;

  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "0" *) 
  (* C_A_TDATA_WIDTH = "64" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "64" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "0" *) 
  (* C_B_TDATA_WIDTH = "64" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "64" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "0" *) 
  (* C_C_TDATA_WIDTH = "64" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "64" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "1" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "0" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "1" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "0" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "0" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_LATENCY = "4" *) 
  (* C_MULT_USAGE = "0" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "24" *) 
  (* C_RESULT_TDATA_WIDTH = "32" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "32" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  floating_point_v7_1_7_HD11 U0
       (.aclk(ap_clk),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata(D),
        .m_axis_result_tlast(NLW_U0_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_U0_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(U0_n_4),
        .s_axis_a_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_a_tdata}),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_U0_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(1'b1),
        .s_axis_b_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_U0_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b0),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_U0_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_U0_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "Pool_fadd_32ns_32bkb" *) 
module design_1_Pool_0_1_Pool_fadd_32ns_32bkb
   (D,
    ap_clk,
    Q,
    \din1_buf1_reg[31]_0 );
  output [31:0]D;
  input ap_clk;
  input [31:0]Q;
  input [31:0]\din1_buf1_reg[31]_0 ;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]din0_buf1;
  wire [31:0]din1_buf1;
  wire [31:0]\din1_buf1_reg[31]_0 ;

  (* x_core_info = "floating_point_v7_1_7,Vivado 2018.3" *) 
  design_1_Pool_0_1_Pool_ap_fadd_3_full_dsp_32 Pool_ap_fadd_3_full_dsp_32_u
       (.D(D),
        .ap_clk(ap_clk),
        .s_axis_a_tdata(din0_buf1),
        .s_axis_b_tdata(din1_buf1));
  FDRE \din0_buf1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(din0_buf1[0]),
        .R(1'b0));
  FDRE \din0_buf1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(din0_buf1[10]),
        .R(1'b0));
  FDRE \din0_buf1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(din0_buf1[11]),
        .R(1'b0));
  FDRE \din0_buf1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(din0_buf1[12]),
        .R(1'b0));
  FDRE \din0_buf1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(din0_buf1[13]),
        .R(1'b0));
  FDRE \din0_buf1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(din0_buf1[14]),
        .R(1'b0));
  FDRE \din0_buf1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(din0_buf1[15]),
        .R(1'b0));
  FDRE \din0_buf1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(din0_buf1[16]),
        .R(1'b0));
  FDRE \din0_buf1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(din0_buf1[17]),
        .R(1'b0));
  FDRE \din0_buf1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(din0_buf1[18]),
        .R(1'b0));
  FDRE \din0_buf1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(din0_buf1[19]),
        .R(1'b0));
  FDRE \din0_buf1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(din0_buf1[1]),
        .R(1'b0));
  FDRE \din0_buf1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(din0_buf1[20]),
        .R(1'b0));
  FDRE \din0_buf1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(din0_buf1[21]),
        .R(1'b0));
  FDRE \din0_buf1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(din0_buf1[22]),
        .R(1'b0));
  FDRE \din0_buf1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(din0_buf1[23]),
        .R(1'b0));
  FDRE \din0_buf1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(din0_buf1[24]),
        .R(1'b0));
  FDRE \din0_buf1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(din0_buf1[25]),
        .R(1'b0));
  FDRE \din0_buf1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(din0_buf1[26]),
        .R(1'b0));
  FDRE \din0_buf1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(din0_buf1[27]),
        .R(1'b0));
  FDRE \din0_buf1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(din0_buf1[28]),
        .R(1'b0));
  FDRE \din0_buf1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(din0_buf1[29]),
        .R(1'b0));
  FDRE \din0_buf1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(din0_buf1[2]),
        .R(1'b0));
  FDRE \din0_buf1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(din0_buf1[30]),
        .R(1'b0));
  FDRE \din0_buf1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(din0_buf1[31]),
        .R(1'b0));
  FDRE \din0_buf1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(din0_buf1[3]),
        .R(1'b0));
  FDRE \din0_buf1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(din0_buf1[4]),
        .R(1'b0));
  FDRE \din0_buf1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(din0_buf1[5]),
        .R(1'b0));
  FDRE \din0_buf1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(din0_buf1[6]),
        .R(1'b0));
  FDRE \din0_buf1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(din0_buf1[7]),
        .R(1'b0));
  FDRE \din0_buf1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(din0_buf1[8]),
        .R(1'b0));
  FDRE \din0_buf1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(din0_buf1[9]),
        .R(1'b0));
  FDRE \din1_buf1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [0]),
        .Q(din1_buf1[0]),
        .R(1'b0));
  FDRE \din1_buf1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [10]),
        .Q(din1_buf1[10]),
        .R(1'b0));
  FDRE \din1_buf1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [11]),
        .Q(din1_buf1[11]),
        .R(1'b0));
  FDRE \din1_buf1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [12]),
        .Q(din1_buf1[12]),
        .R(1'b0));
  FDRE \din1_buf1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [13]),
        .Q(din1_buf1[13]),
        .R(1'b0));
  FDRE \din1_buf1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [14]),
        .Q(din1_buf1[14]),
        .R(1'b0));
  FDRE \din1_buf1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [15]),
        .Q(din1_buf1[15]),
        .R(1'b0));
  FDRE \din1_buf1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [16]),
        .Q(din1_buf1[16]),
        .R(1'b0));
  FDRE \din1_buf1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [17]),
        .Q(din1_buf1[17]),
        .R(1'b0));
  FDRE \din1_buf1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [18]),
        .Q(din1_buf1[18]),
        .R(1'b0));
  FDRE \din1_buf1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [19]),
        .Q(din1_buf1[19]),
        .R(1'b0));
  FDRE \din1_buf1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [1]),
        .Q(din1_buf1[1]),
        .R(1'b0));
  FDRE \din1_buf1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [20]),
        .Q(din1_buf1[20]),
        .R(1'b0));
  FDRE \din1_buf1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [21]),
        .Q(din1_buf1[21]),
        .R(1'b0));
  FDRE \din1_buf1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [22]),
        .Q(din1_buf1[22]),
        .R(1'b0));
  FDRE \din1_buf1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [23]),
        .Q(din1_buf1[23]),
        .R(1'b0));
  FDRE \din1_buf1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [24]),
        .Q(din1_buf1[24]),
        .R(1'b0));
  FDRE \din1_buf1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [25]),
        .Q(din1_buf1[25]),
        .R(1'b0));
  FDRE \din1_buf1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [26]),
        .Q(din1_buf1[26]),
        .R(1'b0));
  FDRE \din1_buf1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [27]),
        .Q(din1_buf1[27]),
        .R(1'b0));
  FDRE \din1_buf1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [28]),
        .Q(din1_buf1[28]),
        .R(1'b0));
  FDRE \din1_buf1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [29]),
        .Q(din1_buf1[29]),
        .R(1'b0));
  FDRE \din1_buf1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [2]),
        .Q(din1_buf1[2]),
        .R(1'b0));
  FDRE \din1_buf1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [30]),
        .Q(din1_buf1[30]),
        .R(1'b0));
  FDRE \din1_buf1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [31]),
        .Q(din1_buf1[31]),
        .R(1'b0));
  FDRE \din1_buf1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [3]),
        .Q(din1_buf1[3]),
        .R(1'b0));
  FDRE \din1_buf1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [4]),
        .Q(din1_buf1[4]),
        .R(1'b0));
  FDRE \din1_buf1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [5]),
        .Q(din1_buf1[5]),
        .R(1'b0));
  FDRE \din1_buf1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [6]),
        .Q(din1_buf1[6]),
        .R(1'b0));
  FDRE \din1_buf1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [7]),
        .Q(din1_buf1[7]),
        .R(1'b0));
  FDRE \din1_buf1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [8]),
        .Q(din1_buf1[8]),
        .R(1'b0));
  FDRE \din1_buf1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [9]),
        .Q(din1_buf1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Pool_fcmp_32ns_32eOg" *) 
module design_1_Pool_0_1_Pool_fcmp_32ns_32eOg
   (\ap_CS_fsm_reg[35] ,
    \ap_CS_fsm_reg[35]_0 ,
    Q,
    U0,
    \tmp_26_reg_1161_reg[0] ,
    U0_0,
    \tmp_26_reg_1161_reg[0]_0 ,
    tmp_17_reg_1166,
    tmp_26_reg_1161);
  output \ap_CS_fsm_reg[35] ;
  output \ap_CS_fsm_reg[35]_0 ;
  input [31:0]Q;
  input [31:0]U0;
  input [1:0]\tmp_26_reg_1161_reg[0] ;
  input [31:0]U0_0;
  input [0:0]\tmp_26_reg_1161_reg[0]_0 ;
  input tmp_17_reg_1166;
  input tmp_26_reg_1161;

  wire [31:0]Q;
  wire [31:0]U0;
  wire [31:0]U0_0;
  wire \ap_CS_fsm_reg[35] ;
  wire \ap_CS_fsm_reg[35]_0 ;
  wire tmp_17_reg_1166;
  wire tmp_26_reg_1161;
  wire [1:0]\tmp_26_reg_1161_reg[0] ;
  wire [0:0]\tmp_26_reg_1161_reg[0]_0 ;

  (* x_core_info = "floating_point_v7_1_7,Vivado 2018.3" *) 
  design_1_Pool_0_1_Pool_ap_fcmp_0_no_dsp_32 Pool_ap_fcmp_0_no_dsp_32_u
       (.Q(Q),
        .U0_0(U0),
        .U0_1(U0_0),
        .\ap_CS_fsm_reg[35] (\ap_CS_fsm_reg[35] ),
        .\ap_CS_fsm_reg[35]_0 (\ap_CS_fsm_reg[35]_0 ),
        .tmp_17_reg_1166(tmp_17_reg_1166),
        .tmp_26_reg_1161(tmp_26_reg_1161),
        .\tmp_26_reg_1161_reg[0] (\tmp_26_reg_1161_reg[0] ),
        .\tmp_26_reg_1161_reg[0]_0 (\tmp_26_reg_1161_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "Pool_fdiv_32ns_32cud" *) 
module design_1_Pool_0_1_Pool_fdiv_32ns_32cud
   (D,
    \sum_5_reg_356_reg[31] ,
    Q,
    tmp_6_reg_1001,
    i_op_assign_reg_296,
    ap_clk,
    \din1_buf1_reg[31]_0 );
  output [31:0]D;
  input \sum_5_reg_356_reg[31] ;
  input [0:0]Q;
  input tmp_6_reg_1001;
  input [31:0]i_op_assign_reg_296;
  input ap_clk;
  input [31:0]\din1_buf1_reg[31]_0 ;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]din0_buf1;
  wire [31:0]din1_buf1;
  wire [31:0]\din1_buf1_reg[31]_0 ;
  wire [31:0]i_op_assign_reg_296;
  wire \sum_5_reg_356_reg[31] ;
  wire tmp_6_reg_1001;

  (* x_core_info = "floating_point_v7_1_7,Vivado 2018.3" *) 
  design_1_Pool_0_1_Pool_ap_fdiv_14_no_dsp_32 Pool_ap_fdiv_14_no_dsp_32_u
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .i_op_assign_reg_296(i_op_assign_reg_296),
        .s_axis_a_tdata(din0_buf1),
        .s_axis_b_tdata(din1_buf1),
        .\sum_5_reg_356_reg[31] (\sum_5_reg_356_reg[31] ),
        .tmp_6_reg_1001(tmp_6_reg_1001));
  FDRE \din0_buf1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[0]),
        .Q(din0_buf1[0]),
        .R(1'b0));
  FDRE \din0_buf1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[10]),
        .Q(din0_buf1[10]),
        .R(1'b0));
  FDRE \din0_buf1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[11]),
        .Q(din0_buf1[11]),
        .R(1'b0));
  FDRE \din0_buf1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[12]),
        .Q(din0_buf1[12]),
        .R(1'b0));
  FDRE \din0_buf1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[13]),
        .Q(din0_buf1[13]),
        .R(1'b0));
  FDRE \din0_buf1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[14]),
        .Q(din0_buf1[14]),
        .R(1'b0));
  FDRE \din0_buf1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[15]),
        .Q(din0_buf1[15]),
        .R(1'b0));
  FDRE \din0_buf1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[16]),
        .Q(din0_buf1[16]),
        .R(1'b0));
  FDRE \din0_buf1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[17]),
        .Q(din0_buf1[17]),
        .R(1'b0));
  FDRE \din0_buf1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[18]),
        .Q(din0_buf1[18]),
        .R(1'b0));
  FDRE \din0_buf1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[19]),
        .Q(din0_buf1[19]),
        .R(1'b0));
  FDRE \din0_buf1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[1]),
        .Q(din0_buf1[1]),
        .R(1'b0));
  FDRE \din0_buf1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[20]),
        .Q(din0_buf1[20]),
        .R(1'b0));
  FDRE \din0_buf1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[21]),
        .Q(din0_buf1[21]),
        .R(1'b0));
  FDRE \din0_buf1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[22]),
        .Q(din0_buf1[22]),
        .R(1'b0));
  FDRE \din0_buf1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[23]),
        .Q(din0_buf1[23]),
        .R(1'b0));
  FDRE \din0_buf1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[24]),
        .Q(din0_buf1[24]),
        .R(1'b0));
  FDRE \din0_buf1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[25]),
        .Q(din0_buf1[25]),
        .R(1'b0));
  FDRE \din0_buf1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[26]),
        .Q(din0_buf1[26]),
        .R(1'b0));
  FDRE \din0_buf1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[27]),
        .Q(din0_buf1[27]),
        .R(1'b0));
  FDRE \din0_buf1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[28]),
        .Q(din0_buf1[28]),
        .R(1'b0));
  FDRE \din0_buf1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[29]),
        .Q(din0_buf1[29]),
        .R(1'b0));
  FDRE \din0_buf1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[2]),
        .Q(din0_buf1[2]),
        .R(1'b0));
  FDRE \din0_buf1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[30]),
        .Q(din0_buf1[30]),
        .R(1'b0));
  FDRE \din0_buf1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[31]),
        .Q(din0_buf1[31]),
        .R(1'b0));
  FDRE \din0_buf1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[3]),
        .Q(din0_buf1[3]),
        .R(1'b0));
  FDRE \din0_buf1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[4]),
        .Q(din0_buf1[4]),
        .R(1'b0));
  FDRE \din0_buf1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[5]),
        .Q(din0_buf1[5]),
        .R(1'b0));
  FDRE \din0_buf1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[6]),
        .Q(din0_buf1[6]),
        .R(1'b0));
  FDRE \din0_buf1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[7]),
        .Q(din0_buf1[7]),
        .R(1'b0));
  FDRE \din0_buf1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[8]),
        .Q(din0_buf1[8]),
        .R(1'b0));
  FDRE \din0_buf1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_op_assign_reg_296[9]),
        .Q(din0_buf1[9]),
        .R(1'b0));
  FDRE \din1_buf1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [0]),
        .Q(din1_buf1[0]),
        .R(1'b0));
  FDRE \din1_buf1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [10]),
        .Q(din1_buf1[10]),
        .R(1'b0));
  FDRE \din1_buf1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [11]),
        .Q(din1_buf1[11]),
        .R(1'b0));
  FDRE \din1_buf1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [12]),
        .Q(din1_buf1[12]),
        .R(1'b0));
  FDRE \din1_buf1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [13]),
        .Q(din1_buf1[13]),
        .R(1'b0));
  FDRE \din1_buf1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [14]),
        .Q(din1_buf1[14]),
        .R(1'b0));
  FDRE \din1_buf1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [15]),
        .Q(din1_buf1[15]),
        .R(1'b0));
  FDRE \din1_buf1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [16]),
        .Q(din1_buf1[16]),
        .R(1'b0));
  FDRE \din1_buf1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [17]),
        .Q(din1_buf1[17]),
        .R(1'b0));
  FDRE \din1_buf1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [18]),
        .Q(din1_buf1[18]),
        .R(1'b0));
  FDRE \din1_buf1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [19]),
        .Q(din1_buf1[19]),
        .R(1'b0));
  FDRE \din1_buf1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [1]),
        .Q(din1_buf1[1]),
        .R(1'b0));
  FDRE \din1_buf1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [20]),
        .Q(din1_buf1[20]),
        .R(1'b0));
  FDRE \din1_buf1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [21]),
        .Q(din1_buf1[21]),
        .R(1'b0));
  FDRE \din1_buf1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [22]),
        .Q(din1_buf1[22]),
        .R(1'b0));
  FDRE \din1_buf1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [23]),
        .Q(din1_buf1[23]),
        .R(1'b0));
  FDRE \din1_buf1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [24]),
        .Q(din1_buf1[24]),
        .R(1'b0));
  FDRE \din1_buf1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [25]),
        .Q(din1_buf1[25]),
        .R(1'b0));
  FDRE \din1_buf1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [26]),
        .Q(din1_buf1[26]),
        .R(1'b0));
  FDRE \din1_buf1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [27]),
        .Q(din1_buf1[27]),
        .R(1'b0));
  FDRE \din1_buf1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [28]),
        .Q(din1_buf1[28]),
        .R(1'b0));
  FDRE \din1_buf1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [29]),
        .Q(din1_buf1[29]),
        .R(1'b0));
  FDRE \din1_buf1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [2]),
        .Q(din1_buf1[2]),
        .R(1'b0));
  FDRE \din1_buf1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [30]),
        .Q(din1_buf1[30]),
        .R(1'b0));
  FDRE \din1_buf1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [31]),
        .Q(din1_buf1[31]),
        .R(1'b0));
  FDRE \din1_buf1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [3]),
        .Q(din1_buf1[3]),
        .R(1'b0));
  FDRE \din1_buf1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [4]),
        .Q(din1_buf1[4]),
        .R(1'b0));
  FDRE \din1_buf1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [5]),
        .Q(din1_buf1[5]),
        .R(1'b0));
  FDRE \din1_buf1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [6]),
        .Q(din1_buf1[6]),
        .R(1'b0));
  FDRE \din1_buf1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [7]),
        .Q(din1_buf1[7]),
        .R(1'b0));
  FDRE \din1_buf1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [8]),
        .Q(din1_buf1[8]),
        .R(1'b0));
  FDRE \din1_buf1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\din1_buf1_reg[31]_0 [9]),
        .Q(din1_buf1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi
   (full_n_reg,
    ap_rst_n_inv,
    full_n_reg_0,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_gmem_WLAST,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem_AWVALID,
    \could_multi_bursts.awlen_buf_reg[3] ,
    empty_n_reg,
    E,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    m_axi_gmem_AWADDR,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    \data_p1_reg[31] ,
    ap_clk,
    Q,
    empty_n_reg_0,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_AWREADY,
    m_axi_gmem_BVALID,
    CO,
    \ap_CS_fsm_reg[27] ,
    ap_reg_ioackin_gmem_ARREADY,
    \data_p2_reg[29] ,
    \data_p2_reg[29]_0 ,
    \data_p2_reg[29]_1 ,
    \data_p2_reg[29]_2 );
  output full_n_reg;
  output ap_rst_n_inv;
  output full_n_reg_0;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output m_axi_gmem_WLAST;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output m_axi_gmem_AWVALID;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  output [12:0]empty_n_reg;
  output [0:0]E;
  output [0:0]\state_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  output [29:0]m_axi_gmem_AWADDR;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [31:0]Q;
  input [13:0]empty_n_reg_0;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_BVALID;
  input [0:0]CO;
  input [1:0]\ap_CS_fsm_reg[27] ;
  input ap_reg_ioackin_gmem_ARREADY;
  input [29:0]\data_p2_reg[29] ;
  input [29:0]\data_p2_reg[29]_0 ;
  input [29:0]\data_p2_reg[29]_1 ;
  input [29:0]\data_p2_reg[29]_2 ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [1:0]\ap_CS_fsm_reg[27] ;
  wire ap_clk;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]\buff_rdata/usedw_reg ;
  wire [5:0]\buff_wdata/usedw_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire bus_read_n_18;
  wire bus_read_n_49;
  wire bus_read_n_50;
  wire bus_read_n_51;
  wire bus_read_n_52;
  wire bus_read_n_53;
  wire bus_read_n_54;
  wire bus_read_n_55;
  wire bus_write_n_19;
  wire bus_write_n_26;
  wire bus_write_n_5;
  wire bus_write_n_57;
  wire bus_write_n_58;
  wire bus_write_n_59;
  wire bus_write_n_6;
  wire bus_write_n_60;
  wire bus_write_n_61;
  wire bus_write_n_62;
  wire bus_write_n_63;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.next_loop ;
  wire [31:0]\data_p1_reg[31] ;
  wire [29:0]\data_p2_reg[29] ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire [29:0]\data_p2_reg[29]_1 ;
  wire [29:0]\data_p2_reg[29]_2 ;
  wire [12:0]empty_n_reg;
  wire [13:0]empty_n_reg_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire [1:0]p_0_in;
  wire p_0_out__18_carry__0_n_2;
  wire p_0_out__18_carry__0_n_3;
  wire p_0_out__18_carry__0_n_5;
  wire p_0_out__18_carry__0_n_6;
  wire p_0_out__18_carry__0_n_7;
  wire p_0_out__18_carry_n_0;
  wire p_0_out__18_carry_n_1;
  wire p_0_out__18_carry_n_2;
  wire p_0_out__18_carry_n_3;
  wire p_0_out__18_carry_n_4;
  wire p_0_out__18_carry_n_5;
  wire p_0_out__18_carry_n_6;
  wire p_0_out__18_carry_n_7;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [1:0]throttl_cnt_reg;
  wire wreq_throttl_n_4;
  wire wreq_throttl_n_5;
  wire wreq_throttl_n_6;
  wire [3:2]NLW_p_0_out__18_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out__18_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  design_1_Pool_0_1_Pool_gmem_m_axi_read bus_read
       (.D(D),
        .DI(bus_read_n_18),
        .Q(\buff_rdata/usedw_reg ),
        .S({bus_read_n_49,bus_read_n_50,bus_read_n_51,bus_read_n_52}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[27] (\ap_CS_fsm_reg[27] ),
        .\ap_CS_fsm_reg[45] (empty_n_reg_0[8:1]),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_gmem_ARREADY(ap_reg_ioackin_gmem_ARREADY),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[31] (\data_p1_reg[31] ),
        .\data_p2_reg[29] (\data_p2_reg[29] ),
        .\data_p2_reg[29]_0 (\data_p2_reg[29]_0 ),
        .\data_p2_reg[29]_1 (\data_p2_reg[29]_1 ),
        .full_n_reg(full_n_reg),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .\state_reg[0] (empty_n_reg[8:1]),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[0]_1 (\state_reg[0]_0 ),
        .\usedw_reg[6] ({bus_read_n_53,bus_read_n_54,bus_read_n_55}),
        .\usedw_reg[7] ({p_0_out__18_carry__0_n_5,p_0_out__18_carry__0_n_6,p_0_out__18_carry__0_n_7,p_0_out__18_carry_n_4,p_0_out__18_carry_n_5,p_0_out__18_carry_n_6,p_0_out__18_carry_n_7}));
  design_1_Pool_0_1_Pool_gmem_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(CO),
        .D(p_0_in),
        .DI(bus_write_n_26),
        .E(bus_write_n_5),
        .Q(Q),
        .S({bus_write_n_57,bus_write_n_58,bus_write_n_59,bus_write_n_60}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (\bus_equal_gen.WVALID_Dummy_reg ),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (wreq_throttl_n_5),
        .\could_multi_bursts.awaddr_buf_reg[2]_0 (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.awlen_buf_reg[1]_0 (bus_write_n_6),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3] ),
        .\data_p2_reg[29] (\data_p2_reg[29]_2 ),
        .empty_n_reg({empty_n_reg[12:9],empty_n_reg[0]}),
        .empty_n_reg_0(E),
        .empty_n_reg_1({empty_n_reg_0[13:9],empty_n_reg_0[0]}),
        .full_n_reg(full_n_reg_0),
        .full_n_reg_0(bus_write_n_19),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .\sect_len_buf_reg[3]_0 (wreq_throttl_n_4),
        .\throttl_cnt_reg[1] (throttl_cnt_reg),
        .\throttl_cnt_reg[7] (wreq_throttl_n_6),
        .\usedw_reg[5] (\buff_wdata/usedw_reg ),
        .\usedw_reg[6] ({bus_write_n_61,bus_write_n_62,bus_write_n_63}),
        .\usedw_reg[7] ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__18_carry
       (.CI(1'b0),
        .CO({p_0_out__18_carry_n_0,p_0_out__18_carry_n_1,p_0_out__18_carry_n_2,p_0_out__18_carry_n_3}),
        .CYINIT(\buff_rdata/usedw_reg [0]),
        .DI({\buff_rdata/usedw_reg [3:1],bus_read_n_18}),
        .O({p_0_out__18_carry_n_4,p_0_out__18_carry_n_5,p_0_out__18_carry_n_6,p_0_out__18_carry_n_7}),
        .S({bus_read_n_49,bus_read_n_50,bus_read_n_51,bus_read_n_52}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__18_carry__0
       (.CI(p_0_out__18_carry_n_0),
        .CO({NLW_p_0_out__18_carry__0_CO_UNCONNECTED[3:2],p_0_out__18_carry__0_n_2,p_0_out__18_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff_rdata/usedw_reg [5:4]}),
        .O({NLW_p_0_out__18_carry__0_O_UNCONNECTED[3],p_0_out__18_carry__0_n_5,p_0_out__18_carry__0_n_6,p_0_out__18_carry__0_n_7}),
        .S({1'b0,bus_read_n_53,bus_read_n_54,bus_read_n_55}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(\buff_wdata/usedw_reg [0]),
        .DI({\buff_wdata/usedw_reg [3:1],bus_write_n_26}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({bus_write_n_57,bus_write_n_58,bus_write_n_59,bus_write_n_60}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff_wdata/usedw_reg [5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,bus_write_n_61,bus_write_n_62,bus_write_n_63}));
  design_1_Pool_0_1_Pool_gmem_m_axi_throttl wreq_throttl
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in),
        .E(bus_write_n_5),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\could_multi_bursts.awaddr_buf_reg[2] (bus_write_n_19),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREADY_0(\could_multi_bursts.next_loop ),
        .m_axi_gmem_AWREADY_1(wreq_throttl_n_4),
        .m_axi_gmem_AWREADY_2(wreq_throttl_n_5),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .\throttl_cnt_reg[2]_0 (bus_write_n_6),
        .\throttl_cnt_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3] [3:2]),
        .\throttl_cnt_reg[4]_0 (wreq_throttl_n_6));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_buffer" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_buffer
   (gmem_WREADY,
    ap_rst_n_0,
    E,
    \usedw_reg[5]_0 ,
    \ap_CS_fsm_reg[70] ,
    DI,
    \bus_equal_gen.WVALID_Dummy_reg ,
    S,
    \usedw_reg[6]_0 ,
    \dout_buf_reg[35]_0 ,
    ap_clk,
    Q,
    mem_reg_0,
    ap_rst_n,
    burst_valid,
    dout_valid_reg_0,
    m_axi_gmem_WREADY,
    \usedw_reg[7]_0 );
  output gmem_WREADY;
  output ap_rst_n_0;
  output [0:0]E;
  output [5:0]\usedw_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[70] ;
  output [0:0]DI;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [3:0]S;
  output [2:0]\usedw_reg[6]_0 ;
  output [35:0]\dout_buf_reg[35]_0 ;
  input ap_clk;
  input [31:0]Q;
  input [0:0]mem_reg_0;
  input ap_rst_n;
  input burst_valid;
  input dout_valid_reg_0;
  input m_axi_gmem_WREADY;
  input [6:0]\usedw_reg[7]_0 ;

  wire [0:0]DI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]\ap_CS_fsm_reg[70] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [35:0]\dout_buf_reg[35]_0 ;
  wire dout_valid_i_1_n_0;
  wire dout_valid_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__3_n_0;
  wire gmem_WREADY;
  wire m_axi_gmem_WREADY;
  wire [0:0]mem_reg_0;
  wire mem_reg_i_10__0_n_0;
  wire mem_reg_i_9__0_n_0;
  wire pop;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[7]_i_1_n_0 ;
  wire [7:6]usedw_reg;
  wire [5:0]\usedw_reg[5]_0 ;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;

  LUT4 #(
    .INIT(16'hF222)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(dout_valid_reg_0),
        .I1(m_axi_gmem_WREADY),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(dout_valid_reg_0),
        .I3(m_axi_gmem_WREADY),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [16]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [17]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [18]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [19]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [20]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [21]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [22]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [23]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [24]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [25]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [26]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [27]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [28]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [29]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [30]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [31]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [32]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [33]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [34]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [35]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [9]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hFFFF22A2)) 
    dout_valid_i_1
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(dout_valid_reg_0),
        .I3(m_axi_gmem_WREADY),
        .I4(empty_n_reg_n_0),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFDFDFDF0FD0D0D0)) 
    empty_n_i_1
       (.I0(\usedw_reg[5]_0 [0]),
        .I1(empty_n_i_2_n_0),
        .I2(pop),
        .I3(mem_reg_0),
        .I4(gmem_WREADY),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(\usedw_reg[5]_0 [5]),
        .I1(\usedw_reg[5]_0 [3]),
        .I2(\usedw_reg[5]_0 [2]),
        .I3(empty_n_i_3_n_0),
        .O(empty_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(\usedw_reg[5]_0 [1]),
        .I3(\usedw_reg[5]_0 [4]),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD55FF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_0),
        .I2(full_n_i_3__3_n_0),
        .I3(gmem_WREADY),
        .I4(mem_reg_0),
        .I5(pop),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__3
       (.I0(\usedw_reg[5]_0 [2]),
        .I1(\usedw_reg[5]_0 [5]),
        .I2(\usedw_reg[5]_0 [3]),
        .I3(\usedw_reg[5]_0 [4]),
        .O(full_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(\usedw_reg[5]_0 [1]),
        .I3(\usedw_reg[5]_0 [0]),
        .O(full_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(gmem_WREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q[15:0]),
        .DIBDI(Q[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({mem_reg_0,mem_reg_0,mem_reg_0,mem_reg_0}));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_1
       (.I0(mem_reg_i_9__0_n_0),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_10__0
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_10__0_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_9__0_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h59599959AAAAAAAA)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(dout_valid_reg_0),
        .I4(m_axi_gmem_WREADY),
        .I5(empty_n_reg_n_0),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_9__0
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\usedw_reg[5]_0 [5]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(\usedw_reg[5]_0 [4]),
        .I1(\usedw_reg[5]_0 [5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(\usedw_reg[5]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(\usedw_reg[5]_0 [3]),
        .I1(\usedw_reg[5]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(\usedw_reg[5]_0 [2]),
        .I1(\usedw_reg[5]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(\usedw_reg[5]_0 [1]),
        .I1(\usedw_reg[5]_0 [2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(\usedw_reg[5]_0 [1]),
        .I1(pop),
        .I2(mem_reg_0),
        .I3(gmem_WREADY),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(Q[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8A00AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(m_axi_gmem_WREADY),
        .I2(dout_valid_reg_0),
        .I3(burst_valid),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_i_9__0_n_0),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(raddr[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(raddr[7]),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h09000000)) 
    show_ahead_i_1
       (.I0(\usedw_reg[5]_0 [0]),
        .I1(pop),
        .I2(empty_n_i_2_n_0),
        .I3(gmem_WREADY),
        .I4(mem_reg_0),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(\usedw_reg[5]_0 [0]),
        .O(\usedw[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \usedw[7]_i_1 
       (.I0(pop),
        .I1(gmem_WREADY),
        .I2(mem_reg_0),
        .O(\usedw[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw[0]_i_1_n_0 ),
        .Q(\usedw_reg[5]_0 [0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(\usedw_reg[5]_0 [1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(\usedw_reg[5]_0 [2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(\usedw_reg[5]_0 [3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(\usedw_reg[5]_0 [4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [4]),
        .Q(\usedw_reg[5]_0 [5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(mem_reg_0),
        .I1(gmem_WREADY),
        .O(\ap_CS_fsm_reg[70] ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[70] ),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_buffer" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    Q,
    empty_n_reg_0,
    \dout_buf_reg[34]_0 ,
    DI,
    dout_valid_reg_0,
    S,
    \usedw_reg[6]_0 ,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    SR,
    ap_rst_n,
    dout_valid_reg_1,
    rdata_ack_t,
    \pout_reg[0] ,
    \usedw_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [5:0]Q;
  output empty_n_reg_0;
  output [32:0]\dout_buf_reg[34]_0 ;
  output [0:0]DI;
  output dout_valid_reg_0;
  output [3:0]S;
  output [2:0]\usedw_reg[6]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input \pout_reg[0] ;
  input [6:0]\usedw_reg[7]_0 ;

  wire [32:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [32:0]\dout_buf_reg[34]_0 ;
  wire dout_valid_i_1__0_n_0;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__4_n_0;
  wire full_n_i_4__2_n_0;
  wire full_n_reg_0;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_8__0_n_0;
  wire mem_reg_i_9_n_0;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire pop;
  wire \pout_reg[0] ;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_0_[0] ;
  wire \q_tmp_reg_n_0_[10] ;
  wire \q_tmp_reg_n_0_[11] ;
  wire \q_tmp_reg_n_0_[12] ;
  wire \q_tmp_reg_n_0_[13] ;
  wire \q_tmp_reg_n_0_[14] ;
  wire \q_tmp_reg_n_0_[15] ;
  wire \q_tmp_reg_n_0_[16] ;
  wire \q_tmp_reg_n_0_[17] ;
  wire \q_tmp_reg_n_0_[18] ;
  wire \q_tmp_reg_n_0_[19] ;
  wire \q_tmp_reg_n_0_[1] ;
  wire \q_tmp_reg_n_0_[20] ;
  wire \q_tmp_reg_n_0_[21] ;
  wire \q_tmp_reg_n_0_[22] ;
  wire \q_tmp_reg_n_0_[23] ;
  wire \q_tmp_reg_n_0_[24] ;
  wire \q_tmp_reg_n_0_[25] ;
  wire \q_tmp_reg_n_0_[26] ;
  wire \q_tmp_reg_n_0_[27] ;
  wire \q_tmp_reg_n_0_[28] ;
  wire \q_tmp_reg_n_0_[29] ;
  wire \q_tmp_reg_n_0_[2] ;
  wire \q_tmp_reg_n_0_[30] ;
  wire \q_tmp_reg_n_0_[31] ;
  wire \q_tmp_reg_n_0_[34] ;
  wire \q_tmp_reg_n_0_[3] ;
  wire \q_tmp_reg_n_0_[4] ;
  wire \q_tmp_reg_n_0_[5] ;
  wire \q_tmp_reg_n_0_[6] ;
  wire \q_tmp_reg_n_0_[7] ;
  wire \q_tmp_reg_n_0_[8] ;
  wire \q_tmp_reg_n_0_[9] ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead0;
  wire show_ahead_reg_n_0;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[7]_i_1__0_n_0 ;
  wire [7:6]usedw_reg;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1__1_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr[7]_i_3__0_n_0 ;
  wire \waddr[7]_i_4__0_n_0 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_0_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_0_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_0_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_0_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_0_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_0_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_0_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_0_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_0_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_0_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_0_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_0_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_0_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_0_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_0_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_0_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(\q_tmp_reg_n_0_[24] ),
        .I1(q_buf[24]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(\q_tmp_reg_n_0_[25] ),
        .I1(q_buf[25]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(\q_tmp_reg_n_0_[26] ),
        .I1(q_buf[26]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(\q_tmp_reg_n_0_[27] ),
        .I1(q_buf[27]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(\q_tmp_reg_n_0_[28] ),
        .I1(q_buf[28]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(\q_tmp_reg_n_0_[29] ),
        .I1(q_buf[29]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_0_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(\q_tmp_reg_n_0_[30] ),
        .I1(q_buf[30]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(\q_tmp_reg_n_0_[31] ),
        .I1(q_buf[31]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_0_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_0_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_0_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_0_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_0_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_0_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_0_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_0_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(\dout_buf_reg[34]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFDDDF0000DDD)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2__0_n_0),
        .I2(m_axi_gmem_RVALID),
        .I3(full_n_reg_0),
        .I4(full_n_i_4__2_n_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDFF55FFFFFF55FF)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(full_n_i_3__4_n_0),
        .I3(full_n_i_4__2_n_0),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem_RVALID),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__4
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(full_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__4
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_4__2
       (.I0(rdata_ack_t),
        .I1(dout_valid_reg_1),
        .I2(beat_valid),
        .I3(empty_n_reg_n_0),
        .O(full_n_i_4__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "inst/Pool_gmem_m_axi_U/bus_read/buff_rdata/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_32,mem_reg_n_33}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[1] ),
        .O(mem_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h9AAA)) 
    mem_reg_i_1__0
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(mem_reg_i_9_n_0),
        .I2(\raddr_reg_n_0_[5] ),
        .I3(\raddr_reg_n_0_[6] ),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_2__0
       (.I0(\raddr_reg_n_0_[4] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(mem_reg_i_10_n_0),
        .I3(\raddr_reg_n_0_[3] ),
        .I4(\raddr_reg_n_0_[5] ),
        .I5(\raddr_reg_n_0_[6] ),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3__0
       (.I0(\raddr_reg_n_0_[5] ),
        .I1(\raddr_reg_n_0_[3] ),
        .I2(mem_reg_i_10_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[4] ),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(\raddr_reg_n_0_[4] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(full_n_i_4__2_n_0),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[3] ),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5__0
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(full_n_i_4__2_n_0),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[2] ),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6__0
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(full_n_i_4__2_n_0),
        .I3(\raddr_reg_n_0_[1] ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7__0
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(empty_n_reg_n_0),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .I5(\raddr_reg_n_0_[0] ),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8__0
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(empty_n_reg_n_0),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_9
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(full_n_i_4__2_n_0),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[2] ),
        .I5(\raddr_reg_n_0_[4] ),
        .O(mem_reg_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry__0_i_1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__18_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5955555599999999)) 
    p_0_out__18_carry_i_5
       (.I0(Q[1]),
        .I1(push),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .I5(empty_n_reg_n_0),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \pout[3]_i_4__0 
       (.I0(\pout_reg[0] ),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(\dout_buf_reg[34]_0 [32]),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\q_tmp_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\q_tmp_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\q_tmp_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\q_tmp_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\q_tmp_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\q_tmp_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\q_tmp_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\q_tmp_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\q_tmp_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\q_tmp_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\q_tmp_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\q_tmp_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\q_tmp_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\q_tmp_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\q_tmp_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\q_tmp_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\q_tmp_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\q_tmp_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\q_tmp_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\q_tmp_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\q_tmp_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\q_tmp_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\q_tmp_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(\q_tmp_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(\q_tmp_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(\q_tmp_reg_n_0_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\q_tmp_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\q_tmp_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\q_tmp_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\q_tmp_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\q_tmp_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\q_tmp_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\q_tmp_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_0),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_0_[7] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00404000)) 
    show_ahead_i_1__0
       (.I0(empty_n_i_2__0_n_0),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem_RVALID),
        .I3(full_n_i_4__2_n_0),
        .I4(Q[0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \usedw[7]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem_RVALID),
        .O(\usedw[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_fifo" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_fifo
   (burst_valid,
    full_n_reg_0,
    in,
    \sect_len_buf_reg[7] ,
    \bus_equal_gen.WLAST_Dummy_reg ,
    ap_rst_n_0,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    E,
    \could_multi_bursts.awaddr_buf[31]_i_4 ,
    fifo_resp_ready,
    \could_multi_bursts.awlen_buf[3]_i_2_0 ,
    \could_multi_bursts.awlen_buf[3]_i_2_1 ,
    m_axi_gmem_WLAST,
    \bus_equal_gen.WLAST_Dummy_reg_0 ,
    m_axi_gmem_WREADY,
    \pout_reg[0]_0 ,
    \pout_reg[0]_1 );
  output burst_valid;
  output full_n_reg_0;
  output [3:0]in;
  output \sect_len_buf_reg[7] ;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  output [0:0]ap_rst_n_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;
  input [0:0]E;
  input \could_multi_bursts.awaddr_buf[31]_i_4 ;
  input fifo_resp_ready;
  input [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  input [5:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  input m_axi_gmem_WLAST;
  input \bus_equal_gen.WLAST_Dummy_reg_0 ;
  input m_axi_gmem_WREADY;
  input [0:0]\pout_reg[0]_0 ;
  input \pout_reg[0]_1 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_0 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_0 ;
  wire \bus_equal_gen.WLAST_Dummy_i_5_n_0 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WLAST_Dummy_reg_0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4 ;
  wire [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  wire [5:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_0 ;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__2_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire [3:0]in;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[4][0]_srl5_i_1__1_n_0 ;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire next_burst;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire [0:0]\pout_reg[0]_0 ;
  wire \pout_reg[0]_1 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire [3:0]q;
  wire \sect_len_buf_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_gmem_WLAST),
        .I1(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I2(m_axi_gmem_WREADY),
        .I3(next_burst),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h1001000000000000)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ),
        .I1(\bus_equal_gen.WLAST_Dummy_i_4_n_0 ),
        .I2(Q[0]),
        .I3(q[0]),
        .I4(\bus_equal_gen.WLAST_Dummy_i_5_n_0 ),
        .I5(E),
        .O(next_burst));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(Q[1]),
        .I1(q[1]),
        .I2(Q[3]),
        .I3(q[3]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD00DD00D0000D00D)) 
    \bus_equal_gen.WLAST_Dummy_i_5 
       (.I0(Q[3]),
        .I1(q[3]),
        .I2(q[2]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(q[1]),
        .O(\bus_equal_gen.WLAST_Dummy_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    \could_multi_bursts.awaddr_buf[31]_i_8 
       (.I0(fifo_burst_ready),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4 ),
        .I2(fifo_resp_ready),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [7]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [3]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [5]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [9]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [4]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [8]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [4]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [0]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [1]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [5]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [2]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFABA)) 
    data_vld_i_1
       (.I0(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .I1(empty_n_i_1__2_n_0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__2
       (.I0(next_burst),
        .I1(burst_valid),
        .O(empty_n_i_1__2_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__1
       (.I0(full_n_i_2__6_n_0),
        .I1(ap_rst_n),
        .I2(fifo_burst_ready),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3_n_0),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2__6
       (.I0(empty_n_i_1__2_n_0),
        .I1(data_vld_reg_n_0),
        .O(full_n_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_4
       (.I0(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_i_1__2_n_0),
        .O(full_n_i_4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(\pout_reg[0]_0 ),
        .I1(\pout_reg[0]_1 ),
        .O(\mem_reg[4][0]_srl5_i_1__1_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hCC33CCCC32CCCCCC)) 
    \pout[0]_i_1__1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(empty_n_i_1__2_n_0),
        .I4(data_vld_reg_n_0),
        .I5(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .O(\pout[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF03CF0F0C2F0F0F0)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(empty_n_i_1__2_n_0),
        .I4(data_vld_reg_n_0),
        .I5(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(empty_n_i_1__2_n_0),
        .I4(data_vld_reg_n_0),
        .I5(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_fifo" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    E,
    last_sect_buf,
    D,
    next_wreq,
    empty_n_reg_0,
    \q_reg[32]_0 ,
    S,
    \q_reg[32]_1 ,
    empty_n_reg_1,
    SR,
    \pout_reg[2]_0 ,
    ap_clk,
    Q,
    \sect_len_buf_reg[3] ,
    \q_reg[0]_0 ,
    \q_reg[0]_1 ,
    CO,
    \q_reg[0]_2 ,
    \sect_cnt_reg[19] ,
    sect_cnt0,
    last_sect_carry__0,
    fifo_wreq_valid_buf_reg,
    ap_rst_n,
    last_sect_carry__0_0,
    \q_reg[29]_0 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]E;
  output last_sect_buf;
  output [19:0]D;
  output next_wreq;
  output empty_n_reg_0;
  output [30:0]\q_reg[32]_0 ;
  output [2:0]S;
  output [0:0]\q_reg[32]_1 ;
  output [0:0]empty_n_reg_1;
  output [0:0]SR;
  input \pout_reg[2]_0 ;
  input ap_clk;
  input [0:0]Q;
  input \sect_len_buf_reg[3] ;
  input \q_reg[0]_0 ;
  input \q_reg[0]_1 ;
  input [0:0]CO;
  input \q_reg[0]_2 ;
  input [19:0]\sect_cnt_reg[19] ;
  input [18:0]sect_cnt0;
  input [8:0]last_sect_carry__0;
  input fifo_wreq_valid_buf_reg;
  input ap_rst_n;
  input [7:0]last_sect_carry__0_0;
  input [29:0]\q_reg[29]_0 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4__0_n_0;
  wire last_sect_buf;
  wire [8:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2_n_0 ;
  wire \pout[2]_i_3_n_0 ;
  wire \pout[2]_i_4_n_0 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[0]_2 ;
  wire [29:0]\q_reg[29]_0 ;
  wire [30:0]\q_reg[32]_0 ;
  wire [0:0]\q_reg[32]_1 ;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0;
  wire [19:0]\sect_cnt_reg[19] ;
  wire \sect_len_buf_reg[3] ;

  LUT6 #(
    .INIT(64'h000080AAFFFFFFFF)) 
    \align_len[30]_i_1__0 
       (.I0(fifo_wreq_valid),
        .I1(last_sect_buf),
        .I2(CO),
        .I3(\q_reg[0]_2 ),
        .I4(\q_reg[32]_0 [30]),
        .I5(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \align_len[30]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(last_sect_buf),
        .I2(CO),
        .I3(\q_reg[0]_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(\pout_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h57FF5555FFFFFFFF)) 
    empty_n_i_1
       (.I0(fifo_wreq_valid),
        .I1(\sect_len_buf_reg[3] ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[0]_1 ),
        .I4(CO),
        .I5(\q_reg[0]_2 ),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(\pout_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(\q_reg[0]_2 ),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__3
       (.I0(full_n_i_2_n_0),
        .I1(ap_rst_n),
        .I2(rs2f_wreq_ack),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__0_n_0),
        .I5(full_n_i_4__0_n_0),
        .O(full_n_i_1__3_n_0));
  LUT5 #(
    .INIT(32'h80AAAAAA)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(last_sect_buf),
        .I2(CO),
        .I3(\q_reg[0]_2 ),
        .I4(fifo_wreq_valid),
        .O(full_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    full_n_i_4__0
       (.I0(last_sect_buf),
        .I1(CO),
        .I2(\q_reg[0]_2 ),
        .I3(fifo_wreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_4__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[32]_0 [30]),
        .O(\q_reg[32]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[32]_0 [30]),
        .O(empty_n_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(last_sect_carry__0_0[7]),
        .I1(last_sect_carry__0[8]),
        .I2(last_sect_carry__0_0[6]),
        .I3(last_sect_carry__0[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(last_sect_carry__0_0[5]),
        .I1(last_sect_carry__0[6]),
        .I2(last_sect_carry__0[4]),
        .I3(last_sect_carry__0_0[3]),
        .I4(last_sect_carry__0[5]),
        .I5(last_sect_carry__0_0[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(last_sect_carry__0[3]),
        .I1(last_sect_carry__0_0[2]),
        .I2(last_sect_carry__0[1]),
        .I3(last_sect_carry__0_0[0]),
        .I4(last_sect_carry__0_0[1]),
        .I5(last_sect_carry__0[2]),
        .O(S[0]));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_3_n_0 ),
        .I1(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF708FFFF08F70000)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(push),
        .I2(pop0),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout[2]_i_3_n_0 ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hBDFF4200)) 
    \pout[2]_i_1 
       (.I0(\pout[2]_i_2_n_0 ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout[2]_i_3_n_0 ),
        .I4(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \pout[2]_i_2 
       (.I0(pop0),
        .I1(rs2f_wreq_ack),
        .I2(Q),
        .I3(data_vld_reg_n_0),
        .O(\pout[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA000055540000)) 
    \pout[2]_i_3 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_4_n_0 ),
        .O(\pout[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8808880888080808)) 
    \pout[2]_i_4 
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[0]_2 ),
        .I2(CO),
        .I3(\q_reg[0]_1 ),
        .I4(\q_reg[0]_0 ),
        .I5(\sect_len_buf_reg[3] ),
        .O(\pout[2]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(\pout_reg[2]_0 ));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(\pout_reg[2]_0 ));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [0]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [10]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [11]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [12]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [13]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [14]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [15]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [16]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [17]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [18]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [19]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [1]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [20]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [21]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [22]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [23]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [24]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [25]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [26]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [27]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [28]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [29]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [2]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [30]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [3]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [4]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [5]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [6]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [7]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [8]),
        .R(\pout_reg[2]_0 ));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[32]_0 [9]),
        .R(\pout_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(next_wreq),
        .I2(last_sect_carry__0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[19] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[19] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[19] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[19] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[19] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hF0FE)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(last_sect_buf),
        .I3(\q_reg[0]_2 ),
        .O(empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(\sect_cnt_reg[19] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[19] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[19] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[19] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[19] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h02AA)) 
    \sect_len_buf[9]_i_1 
       (.I0(\q_reg[0]_2 ),
        .I1(\sect_len_buf_reg[3] ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[0]_1 ),
        .O(last_sect_buf));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_fifo" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_fifo__parameterized0_4
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    \sect_len_buf_reg[7] ,
    S,
    \q_reg[32]_0 ,
    \q_reg[32]_1 ,
    invalid_len_event0,
    E,
    SR,
    \q_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    Q,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    last_sect_carry__0,
    last_sect_carry__0_0,
    \sect_cnt_reg[19] ,
    \sect_cnt_reg[19]_0 ,
    \sect_cnt_reg[19]_1 ,
    \q_reg[29]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output \sect_len_buf_reg[7] ;
  output [2:0]S;
  output [0:0]\q_reg[32]_0 ;
  output [30:0]\q_reg[32]_1 ;
  output invalid_len_event0;
  output [0:0]E;
  input [0:0]SR;
  input \q_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [7:0]last_sect_carry__0;
  input [7:0]last_sect_carry__0_0;
  input \sect_cnt_reg[19] ;
  input \sect_cnt_reg[19]_0 ;
  input \sect_cnt_reg[19]_1 ;
  input [29:0]\q_reg[29]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_0 ;
  wire data_vld_i_1__3_n_0;
  wire data_vld_reg_n_0;
  wire fifo_rreq_valid;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__2_n_0;
  wire invalid_len_event0;
  wire [7:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire [29:0]\q_reg[29]_0 ;
  wire [0:0]\q_reg[32]_0 ;
  wire [30:0]\q_reg[32]_1 ;
  wire rs2f_rreq_ack;
  wire \sect_cnt_reg[19] ;
  wire \sect_cnt_reg[19]_0 ;
  wire \sect_cnt_reg[19]_1 ;
  wire \sect_len_buf_reg[7] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[32]_1 [30]),
        .O(\q_reg[32]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(data_vld_i_1__3_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(data_vld_reg_n_0),
        .Q(fifo_rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(\q_reg[0]_0 ),
        .I3(rs2f_rreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__5_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(\q_reg[32]_1 [30]),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[7]),
        .I2(last_sect_carry__0[6]),
        .I3(last_sect_carry__0_0[6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(last_sect_carry__0[5]),
        .I1(last_sect_carry__0_0[5]),
        .I2(last_sect_carry__0_0[4]),
        .I3(last_sect_carry__0[4]),
        .I4(last_sect_carry__0_0[3]),
        .I5(last_sect_carry__0[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(last_sect_carry__0[2]),
        .I1(last_sect_carry__0_0[2]),
        .I2(last_sect_carry__0_0[0]),
        .I3(last_sect_carry__0[0]),
        .I4(last_sect_carry__0_0[1]),
        .I5(last_sect_carry__0[1]),
        .O(S[0]));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[29]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1 
       (.I0(\q_reg[0]_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [30]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [3]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1__0 
       (.I0(fifo_rreq_valid),
        .I1(\sect_cnt_reg[19] ),
        .I2(\sect_cnt_reg[19]_0 ),
        .I3(\sect_cnt_reg[19]_1 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_fifo" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    next_resp0,
    push,
    ap_clk,
    SR,
    next_resp,
    \pout_reg[0]_0 ,
    ap_rst_n,
    \q_reg[1]_0 ,
    \q_reg[1]_1 ,
    m_axi_gmem_BVALID,
    next_resp_reg,
    \q_reg[0]_0 ,
    in);
  output fifo_resp_ready;
  output next_resp0;
  output push;
  input ap_clk;
  input [0:0]SR;
  input next_resp;
  input \pout_reg[0]_0 ;
  input ap_rst_n;
  input \q_reg[1]_0 ;
  input \q_reg[1]_1 ;
  input m_axi_gmem_BVALID;
  input next_resp_reg;
  input [0:0]\q_reg[0]_0 ;
  input [0:0]in;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__3_n_0;
  wire fifo_resp_ready;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__5_n_0;
  wire [0:0]in;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire push;
  wire [0:0]\q_reg[0]_0 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[1]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h20F0FFFF)) 
    data_vld_i_1__1
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(data_vld_reg_n_0),
        .I3(\pout[3]_i_3_n_0 ),
        .I4(\pout_reg[0]_0 ),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF8AFF)) 
    full_n_i_1__2
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(ap_rst_n),
        .I4(full_n_i_2__5_n_0),
        .O(full_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_i_2__5
       (.I0(fifo_resp_ready),
        .I1(\pout[3]_i_4_n_0 ),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .I4(pout_reg[3]),
        .I5(pout_reg[2]),
        .O(full_n_i_2__5_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\q_reg[0]_0 ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\Pool_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\q_reg[0]_0 ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\q_reg[1]_1 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_4_n_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \pout[2]_i_1 
       (.I0(pout_reg[2]),
        .I1(\pout[3]_i_4_n_0 ),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2__0 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(next_resp_reg),
        .O(push));
  LUT5 #(
    .INIT(32'h51000C00)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_0 ),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_0),
        .I4(\pout_reg[0]_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\pout[3]_i_4_n_0 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \pout[3]_i_4 
       (.I0(\pout_reg[0]_0 ),
        .I1(data_vld_reg_n_0),
        .I2(next_resp),
        .I3(need_wrsp),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_fifo" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_fifo__parameterized1_3
   (empty_n_reg_0,
    invalid_len_event_reg2_reg,
    D,
    next_rreq,
    full_n_reg_0,
    E,
    ap_rst_n_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    rreq_handling_reg_0,
    rreq_handling_reg_1,
    ap_rst_n_1,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    full_n_reg_5,
    full_n_reg_6,
    \start_addr_buf_reg[2] ,
    \start_addr_buf_reg[3] ,
    \start_addr_buf_reg[4] ,
    \start_addr_buf_reg[5] ,
    \start_addr_buf_reg[6] ,
    \start_addr_buf_reg[7] ,
    \start_addr_buf_reg[8] ,
    \start_addr_buf_reg[9] ,
    \start_addr_buf_reg[10] ,
    \start_addr_buf_reg[11] ,
    full_n_reg_7,
    ap_clk,
    SR,
    invalid_len_event_reg2,
    ap_rst_n,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    Q,
    O,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[4] ,
    \sect_cnt_reg[0] ,
    rreq_handling_reg_2,
    CO,
    rreq_handling_reg_3,
    fifo_rreq_valid,
    \pout_reg[0]_0 ,
    empty_n_reg_1,
    rdata_ack_t,
    empty_n_reg_2,
    beat_valid,
    invalid_len_event,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[1] );
  output empty_n_reg_0;
  output invalid_len_event_reg2_reg;
  output [19:0]D;
  output next_rreq;
  output full_n_reg_0;
  output [0:0]E;
  output [0:0]ap_rst_n_0;
  output [0:0]\could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output rreq_handling_reg_0;
  output [0:0]rreq_handling_reg_1;
  output [0:0]ap_rst_n_1;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output full_n_reg_5;
  output full_n_reg_6;
  output \start_addr_buf_reg[2] ;
  output \start_addr_buf_reg[3] ;
  output \start_addr_buf_reg[4] ;
  output \start_addr_buf_reg[5] ;
  output \start_addr_buf_reg[6] ;
  output \start_addr_buf_reg[7] ;
  output \start_addr_buf_reg[8] ;
  output \start_addr_buf_reg[9] ;
  output \start_addr_buf_reg[10] ;
  output \start_addr_buf_reg[11] ;
  output full_n_reg_7;
  input ap_clk;
  input [0:0]SR;
  input invalid_len_event_reg2;
  input ap_rst_n;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input [19:0]Q;
  input [2:0]O;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[4] ;
  input [0:0]\sect_cnt_reg[0] ;
  input rreq_handling_reg_2;
  input [0:0]CO;
  input rreq_handling_reg_3;
  input fifo_rreq_valid;
  input \pout_reg[0]_0 ;
  input [0:0]empty_n_reg_1;
  input rdata_ack_t;
  input empty_n_reg_2;
  input beat_valid;
  input invalid_len_event;
  input [0:0]\sect_addr_buf_reg[2] ;
  input \could_multi_bursts.arlen_buf_reg[0] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [1:0]\sect_len_buf_reg[1] ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire beat_valid;
  wire [0:0]\could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire data_vld_i_1__4_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire full_n_reg_6;
  wire full_n_reg_7;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_ARREADY;
  wire next_rreq;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire \pout[3]_i_3__0_n_0 ;
  wire \pout[3]_i_5_n_0 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire rreq_handling_reg_3;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [3:0]\sect_cnt_reg[4] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire [1:0]\sect_len_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire \start_addr_buf_reg[10] ;
  wire \start_addr_buf_reg[11] ;
  wire \start_addr_buf_reg[2] ;
  wire \start_addr_buf_reg[3] ;
  wire \start_addr_buf_reg[4] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[6] ;
  wire \start_addr_buf_reg[7] ;
  wire \start_addr_buf_reg[8] ;
  wire \start_addr_buf_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h5D00)) 
    \align_len[30]_i_1 
       (.I0(rreq_handling_reg_2),
        .I1(CO),
        .I2(full_n_reg_0),
        .I3(fifo_rreq_valid),
        .O(rreq_handling_reg_1));
  LUT6 #(
    .INIT(64'h4000CCCC40004000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(ap_rst_n),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem_ARREADY),
        .I5(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .O(full_n_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(full_n_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC4C44)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_2),
        .O(full_n_reg_7));
  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__4
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(\pout[3]_i_3__0_n_0 ),
        .I2(full_n_i_2__1_n_0),
        .I3(data_vld_reg_n_0),
        .O(data_vld_i_1__4_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__1
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(empty_n_reg_2),
        .I3(rdata_ack_t),
        .I4(empty_n_reg_1),
        .I5(data_vld_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_n_i_1__4
       (.I0(rreq_handling_reg_2),
        .I1(CO),
        .I2(full_n_reg_0),
        .I3(fifo_rreq_valid),
        .O(rreq_handling_reg_0));
  LUT6 #(
    .INIT(64'hCCCC4C44FFFFFFFF)) 
    empty_n_i_2__1
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_2),
        .O(full_n_reg_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_rreq_valid_buf_i_1
       (.I0(rreq_handling_reg_2),
        .I1(CO),
        .I2(full_n_reg_0),
        .I3(rreq_handling_reg_3),
        .I4(fifo_rreq_valid),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBBBFBFB)) 
    full_n_i_1__6
       (.I0(full_n_i_2__1_n_0),
        .I1(ap_rst_n),
        .I2(fifo_rctl_ready),
        .I3(full_n_i_3__2_n_0),
        .I4(pout_reg[0]),
        .I5(\pout[3]_i_5_n_0 ),
        .O(full_n_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    full_n_i_2__1
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_2),
        .I4(beat_valid),
        .I5(empty_n_reg_0),
        .O(full_n_i_2__1_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_3__2
       (.I0(pout_reg[1]),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .O(full_n_i_3__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(full_n_reg_0),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1__0 
       (.I0(\pout[3]_i_5_n_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(\pout[3]_i_5_n_0 ),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hC010)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_0 ),
        .I1(\pout_reg[0]_0 ),
        .I2(data_vld_reg_n_0),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .I4(\pout[3]_i_5_n_0 ),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
    \pout[3]_i_5 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_0),
        .I5(\pout_reg[0]_0 ),
        .O(\pout[3]_i_5_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_2),
        .I1(rreq_handling_reg_3),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(full_n_reg_0),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(O[0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(O[1]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(O[2]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[4] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[4] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[4] [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[4] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [0]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[0]_i_1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[1] [0]),
        .O(\start_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[1]_i_1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[5]_i_1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(\sect_len_buf_reg[9]_0 [8]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(full_n_reg_0),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[9]_i_2 
       (.I0(full_n_reg_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[11] ));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_fifo" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    empty_n_reg_1,
    ap_clk,
    SR,
    ap_rst_n,
    empty_n_reg_2,
    push,
    CO);
  output full_n_reg_0;
  output [1:0]empty_n_reg_0;
  output [0:0]empty_n_reg_1;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [2:0]empty_n_reg_2;
  input push;
  input [0:0]CO;

  wire [0:0]CO;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__0_n_0;
  wire [1:0]empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire [2:0]empty_n_reg_2;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_i_4__1_n_0;
  wire full_n_reg_0;
  wire gmem_BVALID;
  wire pop0;
  wire \pout[0]_i_1__2_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(empty_n_reg_2[2]),
        .I1(gmem_BVALID),
        .I2(CO),
        .I3(empty_n_reg_2[0]),
        .O(empty_n_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_CS_fsm[75]_i_1 
       (.I0(gmem_BVALID),
        .I1(empty_n_reg_2[1]),
        .I2(empty_n_reg_2[2]),
        .O(empty_n_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2__0_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_2[2]),
        .I2(gmem_BVALID),
        .O(empty_n_i_1__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(gmem_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__4
       (.I0(full_n_i_2__0_n_0),
        .I1(ap_rst_n),
        .I2(full_n_reg_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__1_n_0),
        .I5(full_n_i_4__1_n_0),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(gmem_BVALID),
        .I2(empty_n_reg_2[2]),
        .O(full_n_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__1
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    full_n_i_4__1
       (.I0(push),
        .I1(empty_n_reg_2[2]),
        .I2(gmem_BVALID),
        .I3(data_vld_reg_n_0),
        .O(full_n_i_4__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_261[15]_i_2 
       (.I0(gmem_BVALID),
        .I1(empty_n_reg_2[2]),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__2 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pout[2]_i_3__0 
       (.I0(empty_n_reg_2[2]),
        .I1(gmem_BVALID),
        .O(pop0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__2_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_read" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_read
   (full_n_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    \state_reg[0]_1 ,
    Q,
    DI,
    m_axi_gmem_ARADDR,
    S,
    \usedw_reg[6] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \data_p1_reg[31] ,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    SR,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    \ap_CS_fsm_reg[45] ,
    \ap_CS_fsm_reg[27] ,
    ap_reg_ioackin_gmem_ARREADY,
    \data_p2_reg[29] ,
    \data_p2_reg[29]_0 ,
    \data_p2_reg[29]_1 ,
    \usedw_reg[7] );
  output full_n_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [7:0]\state_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  output [0:0]\state_reg[0]_1 ;
  output [5:0]Q;
  output [0:0]DI;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]S;
  output [2:0]\usedw_reg[6] ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input [7:0]\ap_CS_fsm_reg[45] ;
  input [1:0]\ap_CS_fsm_reg[27] ;
  input ap_reg_ioackin_gmem_ARREADY;
  input [29:0]\data_p2_reg[29] ;
  input [29:0]\data_p2_reg[29]_0 ;
  input [29:0]\data_p2_reg[29]_1 ;
  input [6:0]\usedw_reg[7] ;

  wire [32:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_6;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire [1:0]\ap_CS_fsm_reg[27] ;
  wire [7:0]\ap_CS_fsm_reg[45] ;
  wire ap_clk;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_0_[0] ;
  wire \beat_len_buf_reg_n_0_[9] ;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_43;
  wire buff_rdata_n_8;
  wire [31:0]\bus_equal_gen.data_buf ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:0]\data_p1_reg[31] ;
  wire [29:0]\data_p2_reg[29] ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire [29:0]\data_p2_reg[29]_1 ;
  wire [34:34]data_pack;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[12] ;
  wire \end_addr_buf_reg_n_0_[13] ;
  wire \end_addr_buf_reg_n_0_[14] ;
  wire \end_addr_buf_reg_n_0_[15] ;
  wire \end_addr_buf_reg_n_0_[16] ;
  wire \end_addr_buf_reg_n_0_[17] ;
  wire \end_addr_buf_reg_n_0_[18] ;
  wire \end_addr_buf_reg_n_0_[19] ;
  wire \end_addr_buf_reg_n_0_[20] ;
  wire \end_addr_buf_reg_n_0_[21] ;
  wire \end_addr_buf_reg_n_0_[22] ;
  wire \end_addr_buf_reg_n_0_[23] ;
  wire \end_addr_buf_reg_n_0_[24] ;
  wire \end_addr_buf_reg_n_0_[25] ;
  wire \end_addr_buf_reg_n_0_[26] ;
  wire \end_addr_buf_reg_n_0_[27] ;
  wire \end_addr_buf_reg_n_0_[28] ;
  wire \end_addr_buf_reg_n_0_[29] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[30] ;
  wire \end_addr_buf_reg_n_0_[31] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1__0_n_0;
  wire end_addr_carry__0_i_2__0_n_0;
  wire end_addr_carry__0_i_3__0_n_0;
  wire end_addr_carry__0_i_4__0_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__1_i_1__0_n_0;
  wire end_addr_carry__1_i_2__0_n_0;
  wire end_addr_carry__1_i_3__0_n_0;
  wire end_addr_carry__1_i_4__0_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__2_i_1__0_n_0;
  wire end_addr_carry__2_i_2__0_n_0;
  wire end_addr_carry__2_i_3__0_n_0;
  wire end_addr_carry__2_i_4__0_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__3_i_1__0_n_0;
  wire end_addr_carry__3_i_2__0_n_0;
  wire end_addr_carry__3_i_3__0_n_0;
  wire end_addr_carry__3_i_4__0_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__4_i_1__0_n_0;
  wire end_addr_carry__4_i_2__0_n_0;
  wire end_addr_carry__4_i_3__0_n_0;
  wire end_addr_carry__4_i_4__0_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__5_i_1__0_n_0;
  wire end_addr_carry__5_i_2__0_n_0;
  wire end_addr_carry__5_i_3__0_n_0;
  wire end_addr_carry__5_i_4__0_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__6_i_1__0_n_0;
  wire end_addr_carry__6_i_2__0_n_0;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry__6_n_6;
  wire end_addr_carry__6_n_7;
  wire end_addr_carry_i_1__0_n_0;
  wire end_addr_carry_i_2__0_n_0;
  wire end_addr_carry_i_3__0_n_0;
  wire end_addr_carry_i_4__0_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire fifo_rctl_n_0;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [32:32]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1_reg_n_0;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [5:0]p_0_in__2;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [29:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire \sect_addr_buf[10]_i_1__0_n_0 ;
  wire \sect_addr_buf[11]_i_2__0_n_0 ;
  wire \sect_addr_buf[12]_i_1__0_n_0 ;
  wire \sect_addr_buf[13]_i_1__0_n_0 ;
  wire \sect_addr_buf[14]_i_1__0_n_0 ;
  wire \sect_addr_buf[15]_i_1__0_n_0 ;
  wire \sect_addr_buf[16]_i_1__0_n_0 ;
  wire \sect_addr_buf[17]_i_1__0_n_0 ;
  wire \sect_addr_buf[18]_i_1__0_n_0 ;
  wire \sect_addr_buf[19]_i_1__0_n_0 ;
  wire \sect_addr_buf[20]_i_1__0_n_0 ;
  wire \sect_addr_buf[21]_i_1__0_n_0 ;
  wire \sect_addr_buf[22]_i_1__0_n_0 ;
  wire \sect_addr_buf[23]_i_1__0_n_0 ;
  wire \sect_addr_buf[24]_i_1__0_n_0 ;
  wire \sect_addr_buf[25]_i_1__0_n_0 ;
  wire \sect_addr_buf[26]_i_1__0_n_0 ;
  wire \sect_addr_buf[27]_i_1__0_n_0 ;
  wire \sect_addr_buf[28]_i_1__0_n_0 ;
  wire \sect_addr_buf[29]_i_1__0_n_0 ;
  wire \sect_addr_buf[2]_i_1__0_n_0 ;
  wire \sect_addr_buf[30]_i_1__0_n_0 ;
  wire \sect_addr_buf[31]_i_1__0_n_0 ;
  wire \sect_addr_buf[3]_i_1__0_n_0 ;
  wire \sect_addr_buf[4]_i_1__0_n_0 ;
  wire \sect_addr_buf[5]_i_1__0_n_0 ;
  wire \sect_addr_buf[6]_i_1__0_n_0 ;
  wire \sect_addr_buf[7]_i_1__0_n_0 ;
  wire \sect_addr_buf[8]_i_1__0_n_0 ;
  wire \sect_addr_buf[9]_i_1__0_n_0 ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[12] ;
  wire \start_addr_buf_reg_n_0_[13] ;
  wire \start_addr_buf_reg_n_0_[14] ;
  wire \start_addr_buf_reg_n_0_[15] ;
  wire \start_addr_buf_reg_n_0_[16] ;
  wire \start_addr_buf_reg_n_0_[17] ;
  wire \start_addr_buf_reg_n_0_[18] ;
  wire \start_addr_buf_reg_n_0_[19] ;
  wire \start_addr_buf_reg_n_0_[20] ;
  wire \start_addr_buf_reg_n_0_[21] ;
  wire \start_addr_buf_reg_n_0_[22] ;
  wire \start_addr_buf_reg_n_0_[23] ;
  wire \start_addr_buf_reg_n_0_[24] ;
  wire \start_addr_buf_reg_n_0_[25] ;
  wire \start_addr_buf_reg_n_0_[26] ;
  wire \start_addr_buf_reg_n_0_[27] ;
  wire \start_addr_buf_reg_n_0_[28] ;
  wire \start_addr_buf_reg_n_0_[29] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[30] ;
  wire \start_addr_buf_reg_n_0_[31] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [7:0]\state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire [2:0]\usedw_reg[6] ;
  wire [6:0]\usedw_reg[7] ;
  wire zero_len_event0__0;
  wire [3:2]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3:2],align_len0_carry_n_2,align_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data,1'b0}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[3],align_len0_carry_n_5,align_len0_carry_n_6,NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,zero_len_event0__0,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(align_len0_carry_n_6),
        .Q(\align_len_reg_n_0_[2] ),
        .R(SR));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(align_len0_carry_n_5),
        .Q(\align_len_reg_n_0_[30] ),
        .R(SR));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(\beat_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[30] ),
        .Q(\beat_len_buf_reg_n_0_[9] ),
        .R(SR));
  design_1_Pool_0_1_Pool_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41}),
        .dout_valid_reg_0(buff_rdata_n_43),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .empty_n_reg_0(buff_rdata_n_8),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .\pout_reg[0] (fifo_rctl_n_0),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[6]_0 (\usedw_reg[6] ),
        .\usedw_reg[7]_0 (\usedw_reg[7] ));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_41),
        .Q(\bus_equal_gen.data_buf [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf [10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf [11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf [12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf [13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf [14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf [15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf [16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf [17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf [18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf [19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.data_buf [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf [20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf [21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf [22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf [23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf [24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf [25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf [26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf [27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf [28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf [29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf [30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf [31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf [8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf [9]),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_43),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_1),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 }),
        .S({1'b0,m_axi_gmem_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 }),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_35),
        .D(fifo_rctl_n_32),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_35),
        .D(fifo_rctl_n_33),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_35),
        .D(fifo_rctl_n_34),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_35),
        .D(fifo_rctl_n_36),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__2[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_25));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_25));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_25));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_25));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_25));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_25));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_47),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_7),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_6),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_5),
        .Q(\end_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_4),
        .Q(\end_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_7),
        .Q(\end_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_6),
        .Q(\end_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_5),
        .Q(\end_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_4),
        .Q(\end_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_7),
        .Q(\end_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_6),
        .Q(\end_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_5),
        .Q(\end_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_4),
        .Q(\end_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_7),
        .Q(\end_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_6),
        .Q(\end_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_5),
        .Q(\end_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_4),
        .Q(\end_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_7),
        .Q(\end_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_6),
        .Q(\end_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_5),
        .Q(\end_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_4),
        .Q(\end_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_7),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_7),
        .Q(\end_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_6),
        .Q(\end_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_6),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_5),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_4),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_7),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_6),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_5),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_4),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O({end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6,end_addr_carry_n_7}),
        .S({end_addr_carry_i_1__0_n_0,end_addr_carry_i_2__0_n_0,end_addr_carry_i_3__0_n_0,end_addr_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O({end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .S({end_addr_carry__0_i_1__0_n_0,end_addr_carry__0_i_2__0_n_0,end_addr_carry__0_i_3__0_n_0,end_addr_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O({end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .S({end_addr_carry__1_i_1__0_n_0,end_addr_carry__1_i_2__0_n_0,end_addr_carry__1_i_3__0_n_0,end_addr_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O({end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .S({end_addr_carry__2_i_1__0_n_0,end_addr_carry__2_i_2__0_n_0,end_addr_carry__2_i_3__0_n_0,end_addr_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O({end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6,end_addr_carry__3_n_7}),
        .S({end_addr_carry__3_i_1__0_n_0,end_addr_carry__3_i_2__0_n_0,end_addr_carry__3_i_3__0_n_0,end_addr_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O({end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6,end_addr_carry__4_n_7}),
        .S({end_addr_carry__4_i_1__0_n_0,end_addr_carry__4_i_2__0_n_0,end_addr_carry__4_i_3__0_n_0,end_addr_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O({end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6,end_addr_carry__5_n_7}),
        .S({end_addr_carry__5_i_1__0_n_0,end_addr_carry__5_i_2__0_n_0,end_addr_carry__5_i_3__0_n_0,end_addr_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_6,end_addr_carry__6_n_7}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_0,end_addr_carry__6_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\align_len_reg_n_0_[30] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr_carry_i_4__0_n_0));
  design_1_Pool_0_1_Pool_gmem_m_axi_fifo__parameterized1_3 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_2,fifo_rctl_n_3,fifo_rctl_n_4,fifo_rctl_n_5,fifo_rctl_n_6,fifo_rctl_n_7,fifo_rctl_n_8,fifo_rctl_n_9,fifo_rctl_n_10,fifo_rctl_n_11,fifo_rctl_n_12,fifo_rctl_n_13,fifo_rctl_n_14,fifo_rctl_n_15,fifo_rctl_n_16,fifo_rctl_n_17,fifo_rctl_n_18,fifo_rctl_n_19,fifo_rctl_n_20,fifo_rctl_n_21}),
        .E(p_21_in),
        .O({sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .Q({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_25),
        .ap_rst_n_1(fifo_rctl_n_30),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (p_20_in),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rreq_n_2),
        .\could_multi_bursts.arlen_buf_reg[3] (p_1_in),
        .empty_n_reg_0(fifo_rctl_n_0),
        .empty_n_reg_1(data_pack),
        .empty_n_reg_2(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .fifo_rreq_valid(fifo_rreq_valid),
        .full_n_reg_0(fifo_rctl_n_23),
        .full_n_reg_1(fifo_rctl_n_31),
        .full_n_reg_2(fifo_rctl_n_32),
        .full_n_reg_3(fifo_rctl_n_33),
        .full_n_reg_4(fifo_rctl_n_34),
        .full_n_reg_5(fifo_rctl_n_35),
        .full_n_reg_6(fifo_rctl_n_36),
        .full_n_reg_7(fifo_rctl_n_47),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_1),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .next_rreq(next_rreq),
        .\pout_reg[0]_0 (buff_rdata_n_8),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(fifo_rctl_n_27),
        .rreq_handling_reg_0(fifo_rctl_n_28),
        .rreq_handling_reg_1(fifo_rctl_n_29),
        .rreq_handling_reg_2(rreq_handling_reg_n_0),
        .rreq_handling_reg_3(fifo_rreq_valid_buf_reg_n_0),
        .\sect_addr_buf_reg[2] (first_sect),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[12] ({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .\sect_cnt_reg[16] ({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .\sect_cnt_reg[4] ({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .\sect_cnt_reg[8] ({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .\sect_len_buf_reg[1] ({\beat_len_buf_reg_n_0_[9] ,\beat_len_buf_reg_n_0_[0] }),
        .\sect_len_buf_reg[9] ({\start_addr_buf_reg_n_0_[11] ,\start_addr_buf_reg_n_0_[10] ,\start_addr_buf_reg_n_0_[9] ,\start_addr_buf_reg_n_0_[8] ,\start_addr_buf_reg_n_0_[7] ,\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] }),
        .\start_addr_buf_reg[10] (fifo_rctl_n_45),
        .\start_addr_buf_reg[11] (fifo_rctl_n_46),
        .\start_addr_buf_reg[2] (fifo_rctl_n_37),
        .\start_addr_buf_reg[3] (fifo_rctl_n_38),
        .\start_addr_buf_reg[4] (fifo_rctl_n_39),
        .\start_addr_buf_reg[5] (fifo_rctl_n_40),
        .\start_addr_buf_reg[6] (fifo_rctl_n_41),
        .\start_addr_buf_reg[7] (fifo_rctl_n_42),
        .\start_addr_buf_reg[8] (fifo_rctl_n_43),
        .\start_addr_buf_reg[9] (fifo_rctl_n_44));
  design_1_Pool_0_1_Pool_gmem_m_axi_fifo__parameterized0_4 fifo_rreq
       (.E(fifo_rreq_n_39),
        .Q(rs2f_rreq_valid),
        .S({fifo_rreq_n_3,fifo_rreq_n_4,fifo_rreq_n_5}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0({\end_addr_buf_reg_n_0_[31] ,\end_addr_buf_reg_n_0_[30] ,\end_addr_buf_reg_n_0_[29] ,\end_addr_buf_reg_n_0_[28] ,\end_addr_buf_reg_n_0_[27] ,\end_addr_buf_reg_n_0_[26] ,\end_addr_buf_reg_n_0_[25] ,\end_addr_buf_reg_n_0_[24] }),
        .last_sect_carry__0_0({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] }),
        .\q_reg[0]_0 (fifo_rctl_n_28),
        .\q_reg[29]_0 (rs2f_rreq_data),
        .\q_reg[32]_0 (zero_len_event0__0),
        .\q_reg[32]_1 ({fifo_rreq_data,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[19] (fifo_rreq_valid_buf_reg_n_0),
        .\sect_cnt_reg[19]_0 (rreq_handling_reg_n_0),
        .\sect_cnt_reg[19]_1 (fifo_rctl_n_23),
        .\sect_len_buf_reg[7] (fifo_rreq_n_2));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(\start_addr_buf_reg_n_0_[31] ),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .I2(\start_addr_buf_reg_n_0_[30] ),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\start_addr_buf_reg_n_0_[29] ),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(\start_addr_buf_reg_n_0_[28] ),
        .I4(\sect_cnt_reg_n_0_[15] ),
        .I5(\start_addr_buf_reg_n_0_[27] ),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\start_addr_buf_reg_n_0_[26] ),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(\start_addr_buf_reg_n_0_[25] ),
        .I4(\sect_cnt_reg_n_0_[12] ),
        .I5(\start_addr_buf_reg_n_0_[24] ),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\start_addr_buf_reg_n_0_[23] ),
        .I1(\sect_cnt_reg_n_0_[11] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(\start_addr_buf_reg_n_0_[21] ),
        .I4(\sect_cnt_reg_n_0_[10] ),
        .I5(\start_addr_buf_reg_n_0_[22] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(\start_addr_buf_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(\start_addr_buf_reg_n_0_[18] ),
        .I4(\start_addr_buf_reg_n_0_[19] ),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(\start_addr_buf_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(\start_addr_buf_reg_n_0_[15] ),
        .I4(\start_addr_buf_reg_n_0_[16] ),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\start_addr_buf_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(\start_addr_buf_reg_n_0_[12] ),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(\start_addr_buf_reg_n_0_[13] ),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1_reg_n_0),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1_reg_n_0),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_3,fifo_rreq_n_4,fifo_rreq_n_5}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\end_addr_buf_reg_n_0_[23] ),
        .I1(\sect_cnt_reg_n_0_[11] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(\end_addr_buf_reg_n_0_[21] ),
        .I4(\sect_cnt_reg_n_0_[10] ),
        .I5(\end_addr_buf_reg_n_0_[22] ),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(\end_addr_buf_reg_n_0_[18] ),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(\end_addr_buf_reg_n_0_[19] ),
        .I4(\end_addr_buf_reg_n_0_[20] ),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(\end_addr_buf_reg_n_0_[15] ),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(\end_addr_buf_reg_n_0_[16] ),
        .I4(\end_addr_buf_reg_n_0_[17] ),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\end_addr_buf_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(\end_addr_buf_reg_n_0_[12] ),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(\end_addr_buf_reg_n_0_[13] ),
        .O(last_sect_carry_i_4__0_n_0));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_27),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  design_1_Pool_0_1_Pool_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.E(next_beat),
        .Q(\bus_equal_gen.data_buf ),
        .SR(SR),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm_reg[27] ),
        .\ap_CS_fsm_reg[45] ({\ap_CS_fsm_reg[45] [7:6],\ap_CS_fsm_reg[45] [3:2]}),
        .ap_clk(ap_clk),
        .beat_valid(beat_valid),
        .\data_p1_reg[31]_0 (\data_p1_reg[31] ),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .\state_reg[0]_0 ({\state_reg[0] [7:6],\state_reg[0] [3:2]}),
        .\state_reg[0]_1 (\state_reg[0]_0 ),
        .\state_reg[0]_2 (\state_reg[0]_1 ));
  design_1_Pool_0_1_Pool_gmem_m_axi_reg_slice_5 rs_rreq
       (.Q(rs2f_rreq_valid),
        .SR(SR),
        .\ap_CS_fsm_reg[27] (\ap_CS_fsm_reg[27] ),
        .\ap_CS_fsm_reg[38] ({\state_reg[0] [5:4],\state_reg[0] [1:0]}),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_gmem_ARREADY(ap_reg_ioackin_gmem_ARREADY),
        .\data_p1_reg[29]_0 (rs2f_rreq_data),
        .\data_p2_reg[0]_0 ({\ap_CS_fsm_reg[45] [5:4],\ap_CS_fsm_reg[45] [1:0]}),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .\data_p2_reg[29]_1 (\data_p2_reg[29]_0 ),
        .\data_p2_reg[29]_2 (\data_p2_reg[29]_1 ),
        .rs2f_rreq_ack(rs2f_rreq_ack));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(\sect_addr_buf[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(\sect_addr_buf[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(\sect_addr_buf[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(\sect_addr_buf[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(\sect_addr_buf[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(\sect_addr_buf[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(\sect_addr_buf[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(\sect_addr_buf[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(\sect_addr_buf[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(\sect_addr_buf[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(\sect_addr_buf[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(\sect_addr_buf[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(\sect_addr_buf[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(\sect_addr_buf[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(\sect_addr_buf[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(\sect_addr_buf[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(\sect_addr_buf[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(\sect_addr_buf[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(\sect_addr_buf[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(\sect_addr_buf[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(\sect_addr_buf[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(\sect_addr_buf[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(\sect_addr_buf[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(\sect_addr_buf[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(\sect_addr_buf[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(\sect_addr_buf[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(\sect_addr_buf[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(\sect_addr_buf[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(\sect_addr_buf[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(\sect_addr_buf[9]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[10]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_30));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[11]_i_2__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_30));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[12]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[13]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[14]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[15]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[16]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[17]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[18]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[19]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[20]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[21]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[22]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[23]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[24]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[25]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[26]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[27]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[28]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[29]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[2]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_30));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[30]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[31]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[3]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_30));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[4]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_30));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[5]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_30));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[6]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_30));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[7]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_30));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[8]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_30));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[9]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_30));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_21),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_11),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_10),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_9),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_8),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_7),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_6),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_5),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_4),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_3),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_2),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_20),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_19),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_18),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_17),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_16),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_15),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_14),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_13),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_39),
        .D(fifo_rctl_n_12),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_31),
        .D(fifo_rctl_n_37),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_31),
        .D(fifo_rctl_n_38),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_31),
        .D(fifo_rctl_n_39),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_31),
        .D(fifo_rctl_n_40),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_31),
        .D(fifo_rctl_n_41),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_31),
        .D(fifo_rctl_n_42),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_31),
        .D(fifo_rctl_n_43),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_31),
        .D(fifo_rctl_n_44),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_31),
        .D(fifo_rctl_n_45),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_31),
        .D(fifo_rctl_n_46),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(\start_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(\start_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(\start_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(\start_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(\start_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(\start_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(\start_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(\start_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(\start_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(\start_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(\start_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(\start_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(\start_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(\start_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(\start_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(\start_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(\start_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(\start_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(\start_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(\start_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_29),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_28),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_27),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_26),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_25),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_24),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_23),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_22),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_21),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_20),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_19),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_18),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_17),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_16),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_15),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_14),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_13),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_12),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_11),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_10),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_9),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_8),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_29),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_reg_slice" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_reg_slice
   (Q,
    s_ready_t_reg_0,
    \data_p1_reg[29]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    ap_clk,
    \ap_CS_fsm_reg[70] ,
    rs2f_wreq_ack,
    gmem_WREADY,
    \data_p2_reg[29]_0 );
  output [0:0]Q;
  output [1:0]s_ready_t_reg_0;
  output [29:0]\data_p1_reg[29]_0 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input ap_clk;
  input [2:0]\ap_CS_fsm_reg[70] ;
  input rs2f_wreq_ack;
  input gmem_WREADY;
  input [29:0]\data_p2_reg[29]_0 ;

  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [2:0]\ap_CS_fsm_reg[70] ;
  wire ap_clk;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_2__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [29:0]\data_p1_reg[29]_0 ;
  wire [29:0]data_p2;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire gmem_AWREADY;
  wire gmem_WREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_0;
  wire [1:0]s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[70] [1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(gmem_AWREADY),
        .I1(\ap_CS_fsm_reg[70] [1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(\FSM_sequential_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(\FSM_sequential_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_CS_fsm[69]_i_1 
       (.I0(gmem_AWREADY),
        .I1(\ap_CS_fsm_reg[70] [0]),
        .I2(\ap_CS_fsm_reg[70] [1]),
        .O(s_ready_t_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0F88)) 
    \ap_CS_fsm[70]_i_1 
       (.I0(gmem_AWREADY),
        .I1(\ap_CS_fsm_reg[70] [1]),
        .I2(gmem_WREADY),
        .I3(\ap_CS_fsm_reg[70] [2]),
        .O(s_ready_t_reg_0[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[29]_i_1__0 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(\ap_CS_fsm_reg[70] [1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_2__0 
       (.I0(\data_p2_reg[29]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[29]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_1 
       (.I0(gmem_AWREADY),
        .I1(\ap_CS_fsm_reg[70] [1]),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[29]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(\ap_CS_fsm_reg[70] [1]),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(gmem_AWREADY),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(gmem_AWREADY),
        .R(\FSM_sequential_state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(\ap_CS_fsm_reg[70] [1]),
        .I4(gmem_AWREADY),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[70] [1]),
        .I1(state),
        .I2(Q),
        .I3(rs2f_wreq_ack),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(\FSM_sequential_state_reg[1]_0 ));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(\FSM_sequential_state_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_reg_slice" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_reg_slice_5
   (\ap_CS_fsm_reg[38] ,
    Q,
    \data_p1_reg[29]_0 ,
    SR,
    ap_clk,
    \data_p2_reg[0]_0 ,
    \ap_CS_fsm_reg[27] ,
    ap_reg_ioackin_gmem_ARREADY,
    rs2f_rreq_ack,
    \data_p2_reg[29]_0 ,
    \data_p2_reg[29]_1 ,
    \data_p2_reg[29]_2 );
  output [3:0]\ap_CS_fsm_reg[38] ;
  output [0:0]Q;
  output [29:0]\data_p1_reg[29]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]\data_p2_reg[0]_0 ;
  input [1:0]\ap_CS_fsm_reg[27] ;
  input ap_reg_ioackin_gmem_ARREADY;
  input rs2f_rreq_ack;
  input [29:0]\data_p2_reg[29]_0 ;
  input [29:0]\data_p2_reg[29]_1 ;
  input [29:0]\data_p2_reg[29]_2 ;

  wire \FSM_sequential_state[1]_i_2__0_n_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[27] ;
  wire [3:0]\ap_CS_fsm_reg[38] ;
  wire ap_clk;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_2_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [29:0]\data_p1_reg[29]_0 ;
  wire \data_p2[0]_i_1_n_0 ;
  wire \data_p2[10]_i_1_n_0 ;
  wire \data_p2[11]_i_1_n_0 ;
  wire \data_p2[12]_i_1_n_0 ;
  wire \data_p2[13]_i_1_n_0 ;
  wire \data_p2[14]_i_1_n_0 ;
  wire \data_p2[15]_i_1_n_0 ;
  wire \data_p2[16]_i_1_n_0 ;
  wire \data_p2[17]_i_1_n_0 ;
  wire \data_p2[18]_i_1_n_0 ;
  wire \data_p2[19]_i_1_n_0 ;
  wire \data_p2[1]_i_1_n_0 ;
  wire \data_p2[20]_i_1_n_0 ;
  wire \data_p2[21]_i_1_n_0 ;
  wire \data_p2[22]_i_1_n_0 ;
  wire \data_p2[23]_i_1_n_0 ;
  wire \data_p2[24]_i_1_n_0 ;
  wire \data_p2[25]_i_1_n_0 ;
  wire \data_p2[26]_i_1_n_0 ;
  wire \data_p2[27]_i_1_n_0 ;
  wire \data_p2[28]_i_1_n_0 ;
  wire \data_p2[29]_i_2_n_0 ;
  wire \data_p2[29]_i_3_n_0 ;
  wire \data_p2[2]_i_1_n_0 ;
  wire \data_p2[3]_i_1_n_0 ;
  wire \data_p2[4]_i_1_n_0 ;
  wire \data_p2[5]_i_1_n_0 ;
  wire \data_p2[6]_i_1_n_0 ;
  wire \data_p2[7]_i_1_n_0 ;
  wire \data_p2[8]_i_1_n_0 ;
  wire \data_p2[9]_i_1_n_0 ;
  wire [3:0]\data_p2_reg[0]_0 ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire [29:0]\data_p2_reg[29]_1 ;
  wire [29:0]\data_p2_reg[29]_2 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire gmem_ARREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h001C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h03F20C02)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(gmem_ARREADY),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .O(next__0[1]));
  LUT5 #(
    .INIT(32'hAAAAFBBF)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(ap_reg_ioackin_gmem_ARREADY),
        .I1(\data_p2_reg[0]_0 [1]),
        .I2(\ap_CS_fsm_reg[27] [0]),
        .I3(\ap_CS_fsm_reg[27] [1]),
        .I4(\data_p2_reg[0]_0 [3]),
        .O(\FSM_sequential_state[1]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEBAAEBAAEBAAFFAA)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(\data_p2_reg[0]_0 [0]),
        .I1(\ap_CS_fsm_reg[27] [1]),
        .I2(\ap_CS_fsm_reg[27] [0]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(ap_reg_ioackin_gmem_ARREADY),
        .I5(gmem_ARREADY),
        .O(\ap_CS_fsm_reg[38] [0]));
  LUT5 #(
    .INIT(32'h60606000)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(\ap_CS_fsm_reg[27] [1]),
        .I1(\ap_CS_fsm_reg[27] [0]),
        .I2(\data_p2_reg[0]_0 [1]),
        .I3(ap_reg_ioackin_gmem_ARREADY),
        .I4(gmem_ARREADY),
        .O(\ap_CS_fsm_reg[38] [1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(\data_p2_reg[0]_0 [2]),
        .I1(gmem_ARREADY),
        .I2(ap_reg_ioackin_gmem_ARREADY),
        .I3(\data_p2_reg[0]_0 [3]),
        .O(\ap_CS_fsm_reg[38] [2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(\data_p2_reg[0]_0 [3]),
        .I1(ap_reg_ioackin_gmem_ARREADY),
        .I2(gmem_ARREADY),
        .O(\ap_CS_fsm_reg[38] [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[0]_i_1_n_0 ),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[10]_i_1_n_0 ),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[11]_i_1_n_0 ),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[12]_i_1_n_0 ),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[13]_i_1_n_0 ),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[14]_i_1_n_0 ),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[15]_i_1_n_0 ),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[16]_i_1_n_0 ),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[17]_i_1_n_0 ),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[18]_i_1_n_0 ),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[19]_i_1_n_0 ),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[1]_i_1_n_0 ),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[20]_i_1_n_0 ),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[21]_i_1_n_0 ),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[22]_i_1_n_0 ),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[23]_i_1_n_0 ),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[24]_i_1_n_0 ),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[25]_i_1_n_0 ),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[26]_i_1_n_0 ),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[27]_i_1_n_0 ),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[28]_i_1_n_0 ),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h10B1)) 
    \data_p1[29]_i_1 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(rs2f_rreq_ack),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[29]_i_2_n_0 ),
        .O(\data_p1[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[2]_i_1_n_0 ),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[3]_i_1_n_0 ),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[4]_i_1_n_0 ),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[5]_i_1_n_0 ),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[6]_i_1_n_0 ),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[7]_i_1_n_0 ),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[8]_i_1_n_0 ),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2[9]_i_1_n_0 ),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2_n_0 ),
        .Q(\data_p1_reg[29]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[29]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[0]_i_1 
       (.I0(\data_p2_reg[29]_0 [0]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [0]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [0]),
        .O(\data_p2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[10]_i_1 
       (.I0(\data_p2_reg[29]_0 [10]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [10]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [10]),
        .O(\data_p2[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[11]_i_1 
       (.I0(\data_p2_reg[29]_0 [11]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [11]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [11]),
        .O(\data_p2[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[12]_i_1 
       (.I0(\data_p2_reg[29]_0 [12]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [12]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [12]),
        .O(\data_p2[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[13]_i_1 
       (.I0(\data_p2_reg[29]_0 [13]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [13]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [13]),
        .O(\data_p2[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[14]_i_1 
       (.I0(\data_p2_reg[29]_0 [14]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [14]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [14]),
        .O(\data_p2[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[15]_i_1 
       (.I0(\data_p2_reg[29]_0 [15]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [15]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [15]),
        .O(\data_p2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[16]_i_1 
       (.I0(\data_p2_reg[29]_0 [16]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [16]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [16]),
        .O(\data_p2[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[17]_i_1 
       (.I0(\data_p2_reg[29]_0 [17]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [17]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [17]),
        .O(\data_p2[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[18]_i_1 
       (.I0(\data_p2_reg[29]_0 [18]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [18]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [18]),
        .O(\data_p2[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[19]_i_1 
       (.I0(\data_p2_reg[29]_0 [19]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [19]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [19]),
        .O(\data_p2[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[1]_i_1 
       (.I0(\data_p2_reg[29]_0 [1]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [1]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [1]),
        .O(\data_p2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[20]_i_1 
       (.I0(\data_p2_reg[29]_0 [20]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [20]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [20]),
        .O(\data_p2[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[21]_i_1 
       (.I0(\data_p2_reg[29]_0 [21]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [21]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [21]),
        .O(\data_p2[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[22]_i_1 
       (.I0(\data_p2_reg[29]_0 [22]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [22]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [22]),
        .O(\data_p2[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[23]_i_1 
       (.I0(\data_p2_reg[29]_0 [23]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [23]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [23]),
        .O(\data_p2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[24]_i_1 
       (.I0(\data_p2_reg[29]_0 [24]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [24]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [24]),
        .O(\data_p2[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[25]_i_1 
       (.I0(\data_p2_reg[29]_0 [25]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [25]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [25]),
        .O(\data_p2[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[26]_i_1 
       (.I0(\data_p2_reg[29]_0 [26]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [26]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [26]),
        .O(\data_p2[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[27]_i_1 
       (.I0(\data_p2_reg[29]_0 [27]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [27]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [27]),
        .O(\data_p2[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[28]_i_1 
       (.I0(\data_p2_reg[29]_0 [28]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [28]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [28]),
        .O(\data_p2[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000008AA88888)) 
    \data_p2[29]_i_1__0 
       (.I0(gmem_ARREADY),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\ap_CS_fsm_reg[27] [1]),
        .I3(\ap_CS_fsm_reg[27] [0]),
        .I4(\data_p2_reg[0]_0 [1]),
        .I5(ap_reg_ioackin_gmem_ARREADY),
        .O(load_p2));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[29]_i_2 
       (.I0(\data_p2_reg[29]_0 [29]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [29]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [29]),
        .O(\data_p2[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[29]_i_3 
       (.I0(\ap_CS_fsm_reg[27] [0]),
        .I1(\ap_CS_fsm_reg[27] [1]),
        .O(\data_p2[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[2]_i_1 
       (.I0(\data_p2_reg[29]_0 [2]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [2]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [2]),
        .O(\data_p2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[3]_i_1 
       (.I0(\data_p2_reg[29]_0 [3]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [3]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [3]),
        .O(\data_p2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[4]_i_1 
       (.I0(\data_p2_reg[29]_0 [4]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [4]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [4]),
        .O(\data_p2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[5]_i_1 
       (.I0(\data_p2_reg[29]_0 [5]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [5]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [5]),
        .O(\data_p2[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[6]_i_1 
       (.I0(\data_p2_reg[29]_0 [6]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [6]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [6]),
        .O(\data_p2[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[7]_i_1 
       (.I0(\data_p2_reg[29]_0 [7]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [7]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [7]),
        .O(\data_p2[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[8]_i_1 
       (.I0(\data_p2_reg[29]_0 [8]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [8]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [8]),
        .O(\data_p2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \data_p2[9]_i_1 
       (.I0(\data_p2_reg[29]_0 [9]),
        .I1(\data_p2_reg[0]_0 [3]),
        .I2(\data_p2_reg[29]_1 [9]),
        .I3(\data_p2_reg[0]_0 [1]),
        .I4(\data_p2[29]_i_3_n_0 ),
        .I5(\data_p2_reg[29]_2 [9]),
        .O(\data_p2[9]_i_1_n_0 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[0]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[10]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[11]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[12]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[13]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[14]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[15]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[16]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[17]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[18]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[19]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[1]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[20]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[21]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[22]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[23]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[24]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[25]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[26]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[27]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[28]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[29]_i_2_n_0 ),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[2]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[3]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[4]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[5]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[6]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[7]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[8]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[9]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hFFFB3033)) 
    s_ready_t_i_1__0
       (.I0(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(gmem_ARREADY),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(gmem_ARREADY),
        .R(SR));
  LUT5 #(
    .INIT(32'h4F4CCCCC)) 
    \state[0]_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I3(gmem_ARREADY),
        .I4(state),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF8F)) 
    \state[1]_i_1__0 
       (.I0(state),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q),
        .I3(rs2f_rreq_ack),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_reg_slice" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \state_reg[0]_0 ,
    \state_reg[0]_1 ,
    \state_reg[0]_2 ,
    E,
    \data_p1_reg[31]_0 ,
    SR,
    ap_clk,
    s_ready_t_reg_0,
    \ap_CS_fsm_reg[45] ,
    \ap_CS_fsm_reg[34] ,
    beat_valid,
    Q);
  output rdata_ack_t;
  output [3:0]\state_reg[0]_0 ;
  output [0:0]\state_reg[0]_1 ;
  output [0:0]\state_reg[0]_2 ;
  output [0:0]E;
  output [31:0]\data_p1_reg[31]_0 ;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_0;
  input [3:0]\ap_CS_fsm_reg[45] ;
  input [1:0]\ap_CS_fsm_reg[34] ;
  input beat_valid;
  input [31:0]Q;

  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[34] ;
  wire [3:0]\ap_CS_fsm_reg[45] ;
  wire ap_clk;
  wire beat_valid;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire gmem_RVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [3:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;

  LUT4 #(
    .INIT(16'h2C00)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h03080CF8)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h5115FFFF)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\ap_CS_fsm_reg[45] [3]),
        .I1(\ap_CS_fsm_reg[45] [1]),
        .I2(\ap_CS_fsm_reg[34] [1]),
        .I3(\ap_CS_fsm_reg[34] [0]),
        .I4(gmem_RVALID),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFBBFAAAA)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(\ap_CS_fsm_reg[45] [0]),
        .I1(gmem_RVALID),
        .I2(\ap_CS_fsm_reg[34] [0]),
        .I3(\ap_CS_fsm_reg[34] [1]),
        .I4(\ap_CS_fsm_reg[45] [1]),
        .O(\state_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h2800)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(gmem_RVALID),
        .I1(\ap_CS_fsm_reg[34] [0]),
        .I2(\ap_CS_fsm_reg[34] [1]),
        .I3(\ap_CS_fsm_reg[45] [1]),
        .O(\state_reg[0]_0 [1]));
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(gmem_RVALID),
        .I1(\ap_CS_fsm_reg[45] [2]),
        .I2(\ap_CS_fsm_reg[45] [3]),
        .O(\state_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(gmem_RVALID),
        .I1(\ap_CS_fsm_reg[45] [3]),
        .O(\state_reg[0]_0 [3]));
  LUT3 #(
    .INIT(8'hB0)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(Q[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(Q[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(Q[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(Q[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(Q[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(Q[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__1 
       (.I0(Q[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__1 
       (.I0(Q[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__1 
       (.I0(Q[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__1 
       (.I0(Q[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__1 
       (.I0(Q[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(Q[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__1 
       (.I0(Q[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__1 
       (.I0(Q[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__1 
       (.I0(Q[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__1 
       (.I0(Q[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__1 
       (.I0(Q[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__1 
       (.I0(Q[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__1 
       (.I0(Q[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__1 
       (.I0(Q[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__1 
       (.I0(Q[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__1 
       (.I0(Q[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(Q[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(Q[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1710)) 
    \data_p1[31]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2 
       (.I0(Q[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(Q[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(Q[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(Q[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(Q[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(Q[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(Q[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(Q[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_0 ),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gmem_addr_2_read_reg_1154[31]_i_1 
       (.I0(gmem_RVALID),
        .I1(\ap_CS_fsm_reg[34] [0]),
        .I2(\ap_CS_fsm_reg[34] [1]),
        .I3(\ap_CS_fsm_reg[45] [1]),
        .O(\state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \gmem_addr_3_read_reg_1147[31]_i_1 
       (.I0(gmem_RVALID),
        .I1(\ap_CS_fsm_reg[34] [0]),
        .I2(\ap_CS_fsm_reg[34] [1]),
        .I3(\ap_CS_fsm_reg[45] [1]),
        .O(\state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hF7FF003F)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(\FSM_sequential_state[1]_i_2_n_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBFBC000)) 
    \state[0]_i_1__0 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(state),
        .I2(s_ready_t_reg_0),
        .I3(rdata_ack_t),
        .I4(gmem_RVALID),
        .O(\state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h5DFF)) 
    \state[1]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(state),
        .I2(s_ready_t_reg_0),
        .I3(gmem_RVALID),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(gmem_RVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_throttl" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_throttl
   (m_axi_gmem_AWVALID,
    Q,
    m_axi_gmem_AWREADY_0,
    m_axi_gmem_AWREADY_1,
    m_axi_gmem_AWREADY_2,
    \throttl_cnt_reg[4]_0 ,
    AWVALID_Dummy,
    m_axi_gmem_AWREADY,
    \could_multi_bursts.awaddr_buf_reg[2] ,
    D,
    \throttl_cnt_reg[3]_0 ,
    \throttl_cnt_reg[2]_0 ,
    SR,
    E,
    ap_clk);
  output m_axi_gmem_AWVALID;
  output [1:0]Q;
  output [0:0]m_axi_gmem_AWREADY_0;
  output m_axi_gmem_AWREADY_1;
  output m_axi_gmem_AWREADY_2;
  output \throttl_cnt_reg[4]_0 ;
  input AWVALID_Dummy;
  input m_axi_gmem_AWREADY;
  input \could_multi_bursts.awaddr_buf_reg[2] ;
  input [1:0]D;
  input [1:0]\throttl_cnt_reg[3]_0 ;
  input \throttl_cnt_reg[2]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire AWVALID_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.awaddr_buf[31]_i_7_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[2] ;
  wire m_axi_gmem_AWREADY;
  wire [0:0]m_axi_gmem_AWREADY_0;
  wire m_axi_gmem_AWREADY_1;
  wire m_axi_gmem_AWREADY_2;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_AWVALID_INST_0_i_1_n_0;
  wire [7:2]p_0_in;
  wire [7:2]throttl_cnt_reg;
  wire \throttl_cnt_reg[2]_0 ;
  wire [1:0]\throttl_cnt_reg[3]_0 ;
  wire \throttl_cnt_reg[4]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_gmem_AWREADY),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[6]),
        .I3(throttl_cnt_reg[5]),
        .I4(throttl_cnt_reg[4]),
        .I5(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .O(m_axi_gmem_AWREADY_2));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(m_axi_gmem_AWREADY_1),
        .O(m_axi_gmem_AWREADY_0));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(m_axi_gmem_AWREADY),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_7_n_0 ),
        .I2(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .I3(AWVALID_Dummy),
        .I4(\could_multi_bursts.awaddr_buf_reg[2] ),
        .O(m_axi_gmem_AWREADY_1));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_7 
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[4]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[6]),
        .I3(throttl_cnt_reg[5]),
        .I4(throttl_cnt_reg[4]),
        .I5(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .O(m_axi_gmem_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .O(m_axi_gmem_AWVALID_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(\throttl_cnt_reg[3]_0 [0]),
        .I1(\throttl_cnt_reg[2]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \throttl_cnt[3]_i_1 
       (.I0(\throttl_cnt_reg[3]_0 [1]),
        .I1(\throttl_cnt_reg[2]_0 ),
        .I2(throttl_cnt_reg[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(throttl_cnt_reg[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[4]),
        .I5(\throttl_cnt_reg[2]_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg[4]),
        .I1(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[5]),
        .I3(\throttl_cnt_reg[2]_0 ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \throttl_cnt[6]_i_1 
       (.I0(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(\throttl_cnt_reg[2]_0 ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[4]),
        .I2(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .I5(\throttl_cnt_reg[2]_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .O(\throttl_cnt_reg[4]_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Pool_gmem_m_axi_write" *) 
module design_1_Pool_0_1_Pool_gmem_m_axi_write
   (SR,
    full_n_reg,
    AWVALID_Dummy,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    m_axi_gmem_WLAST,
    E,
    \could_multi_bursts.awlen_buf_reg[1]_0 ,
    D,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    \usedw_reg[5] ,
    full_n_reg_0,
    empty_n_reg,
    empty_n_reg_0,
    DI,
    m_axi_gmem_AWADDR,
    S,
    \usedw_reg[6] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    ap_clk,
    Q,
    empty_n_reg_1,
    ap_rst_n,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \sect_len_buf_reg[3]_0 ,
    m_axi_gmem_WREADY,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[1] ,
    m_axi_gmem_BVALID,
    CO,
    \data_p2_reg[29] ,
    \could_multi_bursts.awaddr_buf_reg[2]_0 ,
    \usedw_reg[7] );
  output [0:0]SR;
  output full_n_reg;
  output AWVALID_Dummy;
  output \bus_equal_gen.WVALID_Dummy_reg_0 ;
  output m_axi_gmem_WLAST;
  output [0:0]E;
  output \could_multi_bursts.awlen_buf_reg[1]_0 ;
  output [1:0]D;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [5:0]\usedw_reg[5] ;
  output full_n_reg_0;
  output [4:0]empty_n_reg;
  output [0:0]empty_n_reg_0;
  output [0:0]DI;
  output [29:0]m_axi_gmem_AWADDR;
  output [3:0]S;
  output [2:0]\usedw_reg[6] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input ap_clk;
  input [31:0]Q;
  input [5:0]empty_n_reg_1;
  input ap_rst_n;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \sect_len_buf_reg[3]_0 ;
  input m_axi_gmem_WREADY;
  input \throttl_cnt_reg[7] ;
  input [1:0]\throttl_cnt_reg[1] ;
  input m_axi_gmem_BVALID;
  input [0:0]CO;
  input [29:0]\data_p2_reg[29] ;
  input [0:0]\could_multi_bursts.awaddr_buf_reg[2]_0 ;
  input [6:0]\usedw_reg[7] ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [30:2]align_len0;
  wire align_len0_0;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [3:0]beat_len_buf;
  wire buff_wdata_n_11;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire \bus_equal_gen.fifo_burst_n_6 ;
  wire \bus_equal_gen.fifo_burst_n_7 ;
  wire \bus_equal_gen.fifo_burst_n_8 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_0 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_i_1_n_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire [0:0]\could_multi_bursts.awaddr_buf_reg[2]_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awlen_buf_reg[1]_0 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_i_1_n_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire [29:0]\data_p2_reg[29] ;
  wire [4:0]empty_n_reg;
  wire [0:0]empty_n_reg_0;
  wire [5:0]empty_n_reg_1;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1_n_0;
  wire end_addr_carry__0_i_2_n_0;
  wire end_addr_carry__0_i_3_n_0;
  wire end_addr_carry__0_i_4_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__1_i_1_n_0;
  wire end_addr_carry__1_i_2_n_0;
  wire end_addr_carry__1_i_3_n_0;
  wire end_addr_carry__1_i_4_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__2_i_1_n_0;
  wire end_addr_carry__2_i_2_n_0;
  wire end_addr_carry__2_i_3_n_0;
  wire end_addr_carry__2_i_4_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__3_i_1_n_0;
  wire end_addr_carry__3_i_2_n_0;
  wire end_addr_carry__3_i_3_n_0;
  wire end_addr_carry__3_i_4_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__4_i_1_n_0;
  wire end_addr_carry__4_i_2_n_0;
  wire end_addr_carry__4_i_3_n_0;
  wire end_addr_carry__4_i_4_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__5_i_1_n_0;
  wire end_addr_carry__5_i_2_n_0;
  wire end_addr_carry__5_i_3_n_0;
  wire end_addr_carry__5_i_4_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__6_i_1_n_0;
  wire end_addr_carry__6_i_2_n_0;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry_i_1_n_0;
  wire end_addr_carry_i_2_n_0;
  wire end_addr_carry_i_3_n_0;
  wire end_addr_carry_i_4_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire fifo_resp_ready;
  wire [32:32]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_WREADY;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [19:0]p_0_in0_in;
  wire [7:0]p_0_in__0;
  wire [5:0]p_0_in__1;
  wire p_30_in;
  wire push;
  wire rs2f_wreq_ack;
  wire [29:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:2]sect_addr;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [31:2]start_addr_buf;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [1:0]\throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[7] ;
  wire [3:0]tmp_strb;
  wire [5:0]\usedw_reg[5] ;
  wire [2:0]\usedw_reg[6] ;
  wire [6:0]\usedw_reg[7] ;
  wire wreq_handling_i_1_n_0;
  wire wreq_handling_reg_n_0;
  wire zero_len_event0;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [3],align_len0[30],align_len0[2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_62));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_0_[30] ),
        .R(fifo_wreq_n_62));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[30] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  design_1_Pool_0_1_Pool_gmem_m_axi_buffer buff_wdata
       (.DI(DI),
        .E(p_30_in),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[70] (empty_n_reg[3]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_11),
        .\dout_buf_reg[35]_0 ({tmp_strb,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54}),
        .dout_valid_reg_0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .gmem_WREADY(gmem_WREADY),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .mem_reg_0(empty_n_reg_1[3]),
        .\usedw_reg[5]_0 (\usedw_reg[5] ),
        .\usedw_reg[6]_0 (\usedw_reg[6] ),
        .\usedw_reg[7]_0 (\usedw_reg[7] ));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_7 ),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_11),
        .Q(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_gmem_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem_WDATA[9]),
        .R(1'b0));
  design_1_Pool_0_1_Pool_gmem_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.E(p_30_in),
        .Q(\bus_equal_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_equal_gen.fifo_burst_n_8 ),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_7 ),
        .\bus_equal_gen.WLAST_Dummy_reg_0 (\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .\could_multi_bursts.awaddr_buf[31]_i_4 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.awlen_buf[3]_i_2_0 ({sect_len_buf,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.awlen_buf[3]_i_2_1 (\could_multi_bursts.loop_cnt_reg ),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(full_n_reg_0),
        .in(awlen_tmp),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .\pout_reg[0]_0 (invalid_len_event_reg2),
        .\pout_reg[0]_1 (\sect_len_buf_reg[3]_0 ),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [4]),
        .I1(\bus_equal_gen.len_cnt_reg [2]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .I2(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_0 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h0C440044)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(ap_rst_n),
        .I2(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I3(\sect_len_buf_reg[3]_0 ),
        .I4(AWVALID_Dummy),
        .O(\could_multi_bursts.AWVALID_Dummy_i_1_n_0 ));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.AWVALID_Dummy_i_1_n_0 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(last_sect),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .O(\could_multi_bursts.last_sect_buf_i_1_n_0 ));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.last_sect_buf_i_1_n_0 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(last_sect_buf),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEEEC)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I1(wreq_handling_reg_n_0),
        .I2(\sect_len_buf_reg[3]_0 ),
        .I3(\bus_equal_gen.fifo_burst_n_6 ),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O(end_addr[5:2]),
        .S({end_addr_carry_i_1_n_0,end_addr_carry_i_2_n_0,end_addr_carry_i_3_n_0,end_addr_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1_n_0,end_addr_carry__0_i_2_n_0,end_addr_carry__0_i_3_n_0,end_addr_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1_n_0,end_addr_carry__1_i_2_n_0,end_addr_carry__1_i_3_n_0,end_addr_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1_n_0,end_addr_carry__2_i_2_n_0,end_addr_carry__2_i_3_n_0,end_addr_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1_n_0,end_addr_carry__3_i_2_n_0,end_addr_carry__3_i_3_n_0,end_addr_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1_n_0,end_addr_carry__4_i_2_n_0,end_addr_carry__4_i_3_n_0,end_addr_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1_n_0,end_addr_carry__5_i_2_n_0,end_addr_carry__5_i_3_n_0,end_addr_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1_n_0,end_addr_carry__6_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\align_len_reg_n_0_[30] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr_carry_i_4_n_0));
  design_1_Pool_0_1_Pool_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fifo_resp_ready(fifo_resp_ready),
        .in(invalid_len_event_reg2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .\pout_reg[0]_0 (\sect_len_buf_reg[3]_0 ),
        .push(push),
        .\q_reg[0]_0 (\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\q_reg[1]_1 (\bus_equal_gen.fifo_burst_n_6 ));
  design_1_Pool_0_1_Pool_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.CO(CO),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0({empty_n_reg[4],empty_n_reg[0]}),
        .empty_n_reg_1(empty_n_reg_0),
        .empty_n_reg_2({empty_n_reg_1[5:4],empty_n_reg_1[0]}),
        .full_n_reg_0(full_n_reg),
        .push(push));
  design_1_Pool_0_1_Pool_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .D({fifo_wreq_n_4,fifo_wreq_n_5,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23}),
        .E(align_len0_0),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59}),
        .SR(fifo_wreq_n_62),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(fifo_wreq_n_25),
        .empty_n_reg_1(fifo_wreq_n_61),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .last_sect_buf(last_sect_buf),
        .last_sect_carry__0({sect_cnt[19:12],sect_cnt[0]}),
        .last_sect_carry__0_0(p_0_in0_in[19:12]),
        .next_wreq(next_wreq),
        .\pout_reg[2]_0 (SR),
        .\q_reg[0]_0 (\bus_equal_gen.fifo_burst_n_6 ),
        .\q_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\q_reg[0]_2 (wreq_handling_reg_n_0),
        .\q_reg[29]_0 (rs2f_wreq_data),
        .\q_reg[32]_0 ({fifo_wreq_data,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56}),
        .\q_reg[32]_1 (zero_len_event0),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[19] ({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .\sect_len_buf_reg[3] (\sect_len_buf_reg[3]_0 ));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(start_addr_buf[31]),
        .I1(sect_cnt[19]),
        .I2(start_addr_buf[30]),
        .I3(sect_cnt[18]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(start_addr_buf[29]),
        .I1(sect_cnt[17]),
        .I2(sect_cnt[15]),
        .I3(start_addr_buf[27]),
        .I4(sect_cnt[16]),
        .I5(start_addr_buf[28]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(sect_cnt[12]),
        .I1(start_addr_buf[24]),
        .I2(sect_cnt[13]),
        .I3(start_addr_buf[25]),
        .I4(start_addr_buf[26]),
        .I5(sect_cnt[14]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(start_addr_buf[23]),
        .I1(sect_cnt[11]),
        .I2(sect_cnt[10]),
        .I3(start_addr_buf[22]),
        .I4(sect_cnt[9]),
        .I5(start_addr_buf[21]),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(sect_cnt[8]),
        .I1(start_addr_buf[20]),
        .I2(sect_cnt[6]),
        .I3(start_addr_buf[18]),
        .I4(start_addr_buf[19]),
        .I5(sect_cnt[7]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(start_addr_buf[17]),
        .I1(sect_cnt[5]),
        .I2(sect_cnt[4]),
        .I3(start_addr_buf[16]),
        .I4(sect_cnt[3]),
        .I5(start_addr_buf[15]),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(start_addr_buf[14]),
        .I1(sect_cnt[2]),
        .I2(sect_cnt[0]),
        .I3(start_addr_buf[12]),
        .I4(sect_cnt[1]),
        .I5(start_addr_buf[13]),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[11]),
        .I1(sect_cnt[11]),
        .I2(sect_cnt[9]),
        .I3(p_0_in0_in[9]),
        .I4(sect_cnt[10]),
        .I5(p_0_in0_in[10]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(sect_cnt[6]),
        .I1(p_0_in0_in[6]),
        .I2(sect_cnt[7]),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(sect_cnt[8]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[5]),
        .I1(sect_cnt[5]),
        .I2(sect_cnt[4]),
        .I3(p_0_in0_in[4]),
        .I4(sect_cnt[3]),
        .I5(p_0_in0_in[3]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[2]),
        .I1(sect_cnt[2]),
        .I2(sect_cnt[0]),
        .I3(p_0_in0_in[0]),
        .I4(sect_cnt[1]),
        .I5(p_0_in0_in[1]),
        .O(last_sect_carry_i_4_n_0));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  design_1_Pool_0_1_Pool_gmem_m_axi_reg_slice rs_wreq
       (.\FSM_sequential_state_reg[1]_0 (SR),
        .Q(rs2f_wreq_valid),
        .\ap_CS_fsm_reg[70] (empty_n_reg_1[3:1]),
        .ap_clk(ap_clk),
        .\data_p1_reg[29]_0 (rs2f_wreq_data),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .gmem_WREADY(gmem_WREADY),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(empty_n_reg[2:1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect),
        .I1(last_sect_buf),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(start_addr_buf[13]),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(start_addr_buf[14]),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(start_addr_buf[15]),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(start_addr_buf[16]),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(start_addr_buf[17]),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(start_addr_buf[18]),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(start_addr_buf[19]),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(start_addr_buf[20]),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(start_addr_buf[21]),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(start_addr_buf[22]),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(start_addr_buf[23]),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(start_addr_buf[24]),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(start_addr_buf[25]),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(start_addr_buf[26]),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(start_addr_buf[27]),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(start_addr_buf[28]),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(start_addr_buf[29]),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[2]),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(start_addr_buf[31]),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_23),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_13),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_12),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_11),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_10),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_9),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_8),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_7),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_6),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_5),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_4),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_22),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_21),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_20),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_19),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_18),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_17),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_16),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_15),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_61),
        .D(fifo_wreq_n_14),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(start_addr_buf[2]),
        .I1(\end_addr_buf_reg_n_0_[2] ),
        .I2(beat_len_buf[0]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(start_addr_buf[3]),
        .I1(\end_addr_buf_reg_n_0_[3] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(start_addr_buf[4]),
        .I1(\end_addr_buf_reg_n_0_[4] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(start_addr_buf[5]),
        .I1(\end_addr_buf_reg_n_0_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(start_addr_buf[6]),
        .I1(\end_addr_buf_reg_n_0_[6] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(start_addr_buf[7]),
        .I1(\end_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(start_addr_buf[8]),
        .I1(\end_addr_buf_reg_n_0_[8] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(start_addr_buf[9]),
        .I1(\end_addr_buf_reg_n_0_[9] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(start_addr_buf[10]),
        .I1(\end_addr_buf_reg_n_0_[10] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(start_addr_buf[11]),
        .I1(\end_addr_buf_reg_n_0_[11] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(sect_len_buf[4]),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(sect_len_buf[5]),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(sect_len_buf[6]),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(sect_len_buf[7]),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(sect_len_buf[8]),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(sect_len_buf[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(start_addr_buf[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(start_addr_buf[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(start_addr_buf[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(start_addr_buf[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(start_addr_buf[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(start_addr_buf[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(start_addr_buf[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(start_addr_buf[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(start_addr_buf[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(start_addr_buf[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(start_addr_buf[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(start_addr_buf[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(start_addr_buf[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(start_addr_buf[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(start_addr_buf[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(start_addr_buf[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(start_addr_buf[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(start_addr_buf[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(start_addr_buf[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(start_addr_buf[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(start_addr_buf[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(start_addr_buf[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(start_addr_buf[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(start_addr_buf[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(start_addr_buf[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(start_addr_buf[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(start_addr_buf[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(start_addr_buf[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(start_addr_buf[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(start_addr_buf[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_29),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_28),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_27),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I1(\could_multi_bursts.awlen_buf_reg[1]_0 ),
        .I2(\throttl_cnt_reg[1] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[1]_0 ),
        .I2(\throttl_cnt_reg[1] [0]),
        .I3(\throttl_cnt_reg[1] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem_WREADY),
        .I2(\throttl_cnt_reg[7] ),
        .I3(\could_multi_bursts.awlen_buf_reg[1]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \throttl_cnt[7]_i_4 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(AWVALID_Dummy),
        .I5(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .O(\could_multi_bursts.awlen_buf_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_n_0),
        .I1(fifo_wreq_valid_buf_reg_n_0),
        .I2(last_sect),
        .I3(last_sect_buf),
        .O(wreq_handling_i_1_n_0));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_handling_i_1_n_0),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Pool_mac_muladd_1hbi" *) 
module design_1_Pool_0_1_Pool_mac_muladd_1hbi
   (\i_op_assign_3_reg_329_reg[6] ,
    feature_in2_sum6_cas_fu_843_p1,
    grp_fu_410_ap_start,
    Q,
    ap_clk,
    p,
    C,
    p_0,
    Kx_V_read_reg_922,
    p_1,
    \gmem_addr_1_reg_1181_reg[29] ,
    \gmem_addr_1_reg_1181_reg[19] );
  output \i_op_assign_3_reg_329_reg[6] ;
  output [29:0]feature_in2_sum6_cas_fu_843_p1;
  input grp_fu_410_ap_start;
  input [1:0]Q;
  input ap_clk;
  input [15:0]p;
  input [31:0]C;
  input [7:0]p_0;
  input [7:0]Kx_V_read_reg_922;
  input [15:0]p_1;
  input [29:0]\gmem_addr_1_reg_1181_reg[29] ;
  input [15:0]\gmem_addr_1_reg_1181_reg[19] ;

  wire [31:0]C;
  wire [7:0]Kx_V_read_reg_922;
  wire [1:0]Q;
  wire ap_clk;
  wire [29:0]feature_in2_sum6_cas_fu_843_p1;
  wire [15:0]\gmem_addr_1_reg_1181_reg[19] ;
  wire [29:0]\gmem_addr_1_reg_1181_reg[29] ;
  wire grp_fu_410_ap_start;
  wire \i_op_assign_3_reg_329_reg[6] ;
  wire [15:0]p;
  wire [7:0]p_0;
  wire [15:0]p_1;

  design_1_Pool_0_1_Pool_mac_muladd_1hbi_DSP48_1 Pool_mac_muladd_1hbi_DSP48_1_U
       (.C(C),
        .Kx_V_read_reg_922(Kx_V_read_reg_922),
        .Q(Q),
        .ap_clk(ap_clk),
        .feature_in2_sum6_cas_fu_843_p1(feature_in2_sum6_cas_fu_843_p1),
        .\gmem_addr_1_reg_1181_reg[19] (\gmem_addr_1_reg_1181_reg[19] ),
        .\gmem_addr_1_reg_1181_reg[29] (\gmem_addr_1_reg_1181_reg[29] ),
        .grp_fu_410_ap_start(grp_fu_410_ap_start),
        .\i_op_assign_3_reg_329_reg[6] (\i_op_assign_3_reg_329_reg[6] ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "Pool_mac_muladd_1hbi_DSP48_1" *) 
module design_1_Pool_0_1_Pool_mac_muladd_1hbi_DSP48_1
   (\i_op_assign_3_reg_329_reg[6] ,
    feature_in2_sum6_cas_fu_843_p1,
    grp_fu_410_ap_start,
    Q,
    ap_clk,
    p_0,
    C,
    p_1,
    Kx_V_read_reg_922,
    p_2,
    \gmem_addr_1_reg_1181_reg[29] ,
    \gmem_addr_1_reg_1181_reg[19] );
  output \i_op_assign_3_reg_329_reg[6] ;
  output [29:0]feature_in2_sum6_cas_fu_843_p1;
  input grp_fu_410_ap_start;
  input [1:0]Q;
  input ap_clk;
  input [15:0]p_0;
  input [31:0]C;
  input [7:0]p_1;
  input [7:0]Kx_V_read_reg_922;
  input [15:0]p_2;
  input [29:0]\gmem_addr_1_reg_1181_reg[29] ;
  input [15:0]\gmem_addr_1_reg_1181_reg[19] ;

  wire [31:0]C;
  wire [7:0]Kx_V_read_reg_922;
  wire [1:0]Q;
  wire \ap_CS_fsm[37]_i_3_n_0 ;
  wire \ap_CS_fsm[37]_i_4_n_0 ;
  wire ap_clk;
  wire [29:0]feature_in2_sum6_cas_fu_843_p1;
  wire [15:0]\gmem_addr_1_reg_1181_reg[19] ;
  wire [29:0]\gmem_addr_1_reg_1181_reg[29] ;
  wire \gmem_addr_3_reg_1135[11]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1135[11]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1135[11]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1135[11]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1135[11]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1135[11]_i_7_n_0 ;
  wire \gmem_addr_3_reg_1135[11]_i_8_n_0 ;
  wire \gmem_addr_3_reg_1135[11]_i_9_n_0 ;
  wire \gmem_addr_3_reg_1135[15]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1135[15]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1135[15]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1135[15]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1135[15]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1135[15]_i_7_n_0 ;
  wire \gmem_addr_3_reg_1135[15]_i_8_n_0 ;
  wire \gmem_addr_3_reg_1135[15]_i_9_n_0 ;
  wire \gmem_addr_3_reg_1135[19]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1135[19]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1135[19]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1135[19]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1135[19]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1135[19]_i_7_n_0 ;
  wire \gmem_addr_3_reg_1135[19]_i_8_n_0 ;
  wire \gmem_addr_3_reg_1135[19]_i_9_n_0 ;
  wire \gmem_addr_3_reg_1135[23]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1135[23]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1135[23]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1135[23]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1135[23]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1135[23]_i_7_n_0 ;
  wire \gmem_addr_3_reg_1135[23]_i_8_n_0 ;
  wire \gmem_addr_3_reg_1135[23]_i_9_n_0 ;
  wire \gmem_addr_3_reg_1135[27]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1135[27]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1135[27]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1135[27]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1135[27]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1135[27]_i_7_n_0 ;
  wire \gmem_addr_3_reg_1135[27]_i_8_n_0 ;
  wire \gmem_addr_3_reg_1135[27]_i_9_n_0 ;
  wire \gmem_addr_3_reg_1135[29]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1135[29]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1135[29]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1135[3]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1135[3]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1135[3]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1135[3]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1135[3]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1135[3]_i_7_n_0 ;
  wire \gmem_addr_3_reg_1135[3]_i_8_n_0 ;
  wire \gmem_addr_3_reg_1135[7]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1135[7]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1135[7]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1135[7]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1135[7]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1135[7]_i_7_n_0 ;
  wire \gmem_addr_3_reg_1135[7]_i_8_n_0 ;
  wire \gmem_addr_3_reg_1135[7]_i_9_n_0 ;
  wire \gmem_addr_3_reg_1135_reg[11]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1135_reg[11]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1135_reg[11]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1135_reg[11]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1135_reg[15]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1135_reg[15]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1135_reg[15]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1135_reg[15]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1135_reg[19]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1135_reg[19]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1135_reg[19]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1135_reg[19]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1135_reg[23]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1135_reg[23]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1135_reg[23]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1135_reg[23]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1135_reg[27]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1135_reg[27]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1135_reg[27]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1135_reg[27]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1135_reg[29]_i_2_n_3 ;
  wire \gmem_addr_3_reg_1135_reg[3]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1135_reg[3]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1135_reg[3]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1135_reg[3]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1135_reg[7]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1135_reg[7]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1135_reg[7]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1135_reg[7]_i_1_n_3 ;
  wire grp_fu_410_ap_start;
  wire \i_op_assign_3_reg_329_reg[6] ;
  wire [15:0]p_0;
  wire [7:0]p_1;
  wire [15:0]p_2;
  wire p_i_10_n_0;
  wire p_i_11_n_0;
  wire p_i_12_n_0;
  wire p_i_13_n_0;
  wire p_i_1_n_0;
  wire p_i_2_n_1;
  wire p_i_2_n_2;
  wire p_i_2_n_3;
  wire p_i_3_n_0;
  wire p_i_3_n_1;
  wire p_i_3_n_2;
  wire p_i_3_n_3;
  wire p_i_4_n_0;
  wire p_i_4_n_1;
  wire p_i_4_n_2;
  wire p_i_4_n_3;
  wire p_i_5_n_0;
  wire p_i_5_n_1;
  wire p_i_5_n_2;
  wire p_i_5_n_3;
  wire p_i_6_n_0;
  wire p_i_7_n_0;
  wire p_i_8_n_0;
  wire p_i_9_n_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]w_V_fu_603_p2;
  wire [3:1]\NLW_gmem_addr_3_reg_1135_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_3_reg_1135_reg[29]_i_2_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]NLW_p_i_2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ap_CS_fsm[37]_i_2 
       (.I0(p_1[6]),
        .I1(Kx_V_read_reg_922[6]),
        .I2(p_1[7]),
        .I3(Kx_V_read_reg_922[7]),
        .I4(\ap_CS_fsm[37]_i_3_n_0 ),
        .I5(\ap_CS_fsm[37]_i_4_n_0 ),
        .O(\i_op_assign_3_reg_329_reg[6] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[37]_i_3 
       (.I0(Kx_V_read_reg_922[0]),
        .I1(p_1[0]),
        .I2(p_1[2]),
        .I3(Kx_V_read_reg_922[2]),
        .I4(p_1[1]),
        .I5(Kx_V_read_reg_922[1]),
        .O(\ap_CS_fsm[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[37]_i_4 
       (.I0(Kx_V_read_reg_922[3]),
        .I1(p_1[3]),
        .I2(p_1[4]),
        .I3(Kx_V_read_reg_922[4]),
        .I4(p_1[5]),
        .I5(Kx_V_read_reg_922[5]),
        .O(\ap_CS_fsm[37]_i_4_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[11]_i_2 
       (.I0(p_n_95),
        .I1(\gmem_addr_1_reg_1181_reg[19] [10]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [10]),
        .O(\gmem_addr_3_reg_1135[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[11]_i_3 
       (.I0(p_n_96),
        .I1(\gmem_addr_1_reg_1181_reg[19] [9]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [9]),
        .O(\gmem_addr_3_reg_1135[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[11]_i_4 
       (.I0(p_n_97),
        .I1(\gmem_addr_1_reg_1181_reg[19] [8]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [8]),
        .O(\gmem_addr_3_reg_1135[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[11]_i_5 
       (.I0(p_n_98),
        .I1(\gmem_addr_1_reg_1181_reg[19] [7]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [7]),
        .O(\gmem_addr_3_reg_1135[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[11]_i_6 
       (.I0(p_n_94),
        .I1(\gmem_addr_1_reg_1181_reg[19] [11]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [11]),
        .I3(\gmem_addr_3_reg_1135[11]_i_2_n_0 ),
        .O(\gmem_addr_3_reg_1135[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[11]_i_7 
       (.I0(p_n_95),
        .I1(\gmem_addr_1_reg_1181_reg[19] [10]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [10]),
        .I3(\gmem_addr_3_reg_1135[11]_i_3_n_0 ),
        .O(\gmem_addr_3_reg_1135[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[11]_i_8 
       (.I0(p_n_96),
        .I1(\gmem_addr_1_reg_1181_reg[19] [9]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [9]),
        .I3(\gmem_addr_3_reg_1135[11]_i_4_n_0 ),
        .O(\gmem_addr_3_reg_1135[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[11]_i_9 
       (.I0(p_n_97),
        .I1(\gmem_addr_1_reg_1181_reg[19] [8]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [8]),
        .I3(\gmem_addr_3_reg_1135[11]_i_5_n_0 ),
        .O(\gmem_addr_3_reg_1135[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[15]_i_2 
       (.I0(p_n_91),
        .I1(\gmem_addr_1_reg_1181_reg[19] [14]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [14]),
        .O(\gmem_addr_3_reg_1135[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[15]_i_3 
       (.I0(p_n_92),
        .I1(\gmem_addr_1_reg_1181_reg[19] [13]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [13]),
        .O(\gmem_addr_3_reg_1135[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[15]_i_4 
       (.I0(p_n_93),
        .I1(\gmem_addr_1_reg_1181_reg[19] [12]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [12]),
        .O(\gmem_addr_3_reg_1135[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[15]_i_5 
       (.I0(p_n_94),
        .I1(\gmem_addr_1_reg_1181_reg[19] [11]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [11]),
        .O(\gmem_addr_3_reg_1135[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[15]_i_6 
       (.I0(\gmem_addr_3_reg_1135[15]_i_2_n_0 ),
        .I1(\gmem_addr_1_reg_1181_reg[19] [15]),
        .I2(p_n_90),
        .I3(\gmem_addr_1_reg_1181_reg[29] [15]),
        .O(\gmem_addr_3_reg_1135[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[15]_i_7 
       (.I0(p_n_91),
        .I1(\gmem_addr_1_reg_1181_reg[19] [14]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [14]),
        .I3(\gmem_addr_3_reg_1135[15]_i_3_n_0 ),
        .O(\gmem_addr_3_reg_1135[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[15]_i_8 
       (.I0(p_n_92),
        .I1(\gmem_addr_1_reg_1181_reg[19] [13]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [13]),
        .I3(\gmem_addr_3_reg_1135[15]_i_4_n_0 ),
        .O(\gmem_addr_3_reg_1135[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[15]_i_9 
       (.I0(p_n_93),
        .I1(\gmem_addr_1_reg_1181_reg[19] [12]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [12]),
        .I3(\gmem_addr_3_reg_1135[15]_i_5_n_0 ),
        .O(\gmem_addr_3_reg_1135[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_1135[19]_i_2 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [18]),
        .I1(p_n_87),
        .O(\gmem_addr_3_reg_1135[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_1135[19]_i_3 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [17]),
        .I1(p_n_88),
        .O(\gmem_addr_3_reg_1135[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_1135[19]_i_4 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [16]),
        .I1(p_n_89),
        .O(\gmem_addr_3_reg_1135[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[19]_i_5 
       (.I0(p_n_90),
        .I1(\gmem_addr_1_reg_1181_reg[19] [15]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [15]),
        .O(\gmem_addr_3_reg_1135[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[19]_i_6 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [18]),
        .I1(p_n_87),
        .I2(p_n_86),
        .I3(\gmem_addr_1_reg_1181_reg[29] [19]),
        .O(\gmem_addr_3_reg_1135[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[19]_i_7 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [17]),
        .I1(p_n_88),
        .I2(p_n_87),
        .I3(\gmem_addr_1_reg_1181_reg[29] [18]),
        .O(\gmem_addr_3_reg_1135[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[19]_i_8 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [16]),
        .I1(p_n_89),
        .I2(p_n_88),
        .I3(\gmem_addr_1_reg_1181_reg[29] [17]),
        .O(\gmem_addr_3_reg_1135[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \gmem_addr_3_reg_1135[19]_i_9 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [15]),
        .I1(\gmem_addr_1_reg_1181_reg[19] [15]),
        .I2(p_n_90),
        .I3(p_n_89),
        .I4(\gmem_addr_1_reg_1181_reg[29] [16]),
        .O(\gmem_addr_3_reg_1135[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_1135[23]_i_2 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [22]),
        .I1(p_n_83),
        .O(\gmem_addr_3_reg_1135[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_1135[23]_i_3 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [21]),
        .I1(p_n_84),
        .O(\gmem_addr_3_reg_1135[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_1135[23]_i_4 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [20]),
        .I1(p_n_85),
        .O(\gmem_addr_3_reg_1135[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_1135[23]_i_5 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [19]),
        .I1(p_n_86),
        .O(\gmem_addr_3_reg_1135[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[23]_i_6 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [22]),
        .I1(p_n_83),
        .I2(p_n_82),
        .I3(\gmem_addr_1_reg_1181_reg[29] [23]),
        .O(\gmem_addr_3_reg_1135[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[23]_i_7 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [21]),
        .I1(p_n_84),
        .I2(p_n_83),
        .I3(\gmem_addr_1_reg_1181_reg[29] [22]),
        .O(\gmem_addr_3_reg_1135[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[23]_i_8 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [20]),
        .I1(p_n_85),
        .I2(p_n_84),
        .I3(\gmem_addr_1_reg_1181_reg[29] [21]),
        .O(\gmem_addr_3_reg_1135[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[23]_i_9 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [19]),
        .I1(p_n_86),
        .I2(p_n_85),
        .I3(\gmem_addr_1_reg_1181_reg[29] [20]),
        .O(\gmem_addr_3_reg_1135[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_1135[27]_i_2 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [26]),
        .I1(p_n_79),
        .O(\gmem_addr_3_reg_1135[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_1135[27]_i_3 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [25]),
        .I1(p_n_80),
        .O(\gmem_addr_3_reg_1135[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_1135[27]_i_4 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [24]),
        .I1(p_n_81),
        .O(\gmem_addr_3_reg_1135[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_1135[27]_i_5 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [23]),
        .I1(p_n_82),
        .O(\gmem_addr_3_reg_1135[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[27]_i_6 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [26]),
        .I1(p_n_79),
        .I2(p_n_78),
        .I3(\gmem_addr_1_reg_1181_reg[29] [27]),
        .O(\gmem_addr_3_reg_1135[27]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[27]_i_7 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [25]),
        .I1(p_n_80),
        .I2(p_n_79),
        .I3(\gmem_addr_1_reg_1181_reg[29] [26]),
        .O(\gmem_addr_3_reg_1135[27]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[27]_i_8 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [24]),
        .I1(p_n_81),
        .I2(p_n_80),
        .I3(\gmem_addr_1_reg_1181_reg[29] [25]),
        .O(\gmem_addr_3_reg_1135[27]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[27]_i_9 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [23]),
        .I1(p_n_82),
        .I2(p_n_81),
        .I3(\gmem_addr_1_reg_1181_reg[29] [24]),
        .O(\gmem_addr_3_reg_1135[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_1135[29]_i_3 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [27]),
        .I1(p_n_78),
        .O(\gmem_addr_3_reg_1135[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[29]_i_4 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [28]),
        .I1(p_n_77),
        .I2(p_n_76),
        .I3(\gmem_addr_1_reg_1181_reg[29] [29]),
        .O(\gmem_addr_3_reg_1135[29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_1135[29]_i_5 
       (.I0(\gmem_addr_1_reg_1181_reg[29] [27]),
        .I1(p_n_78),
        .I2(p_n_77),
        .I3(\gmem_addr_1_reg_1181_reg[29] [28]),
        .O(\gmem_addr_3_reg_1135[29]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[3]_i_2 
       (.I0(p_n_103),
        .I1(\gmem_addr_1_reg_1181_reg[19] [2]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [2]),
        .O(\gmem_addr_3_reg_1135[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[3]_i_3 
       (.I0(p_n_104),
        .I1(\gmem_addr_1_reg_1181_reg[19] [1]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [1]),
        .O(\gmem_addr_3_reg_1135[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[3]_i_4 
       (.I0(p_n_105),
        .I1(\gmem_addr_1_reg_1181_reg[19] [0]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [0]),
        .O(\gmem_addr_3_reg_1135[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[3]_i_5 
       (.I0(p_n_102),
        .I1(\gmem_addr_1_reg_1181_reg[19] [3]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [3]),
        .I3(\gmem_addr_3_reg_1135[3]_i_2_n_0 ),
        .O(\gmem_addr_3_reg_1135[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[3]_i_6 
       (.I0(p_n_103),
        .I1(\gmem_addr_1_reg_1181_reg[19] [2]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [2]),
        .I3(\gmem_addr_3_reg_1135[3]_i_3_n_0 ),
        .O(\gmem_addr_3_reg_1135[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[3]_i_7 
       (.I0(p_n_104),
        .I1(\gmem_addr_1_reg_1181_reg[19] [1]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [1]),
        .I3(\gmem_addr_3_reg_1135[3]_i_4_n_0 ),
        .O(\gmem_addr_3_reg_1135[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_3_reg_1135[3]_i_8 
       (.I0(p_n_105),
        .I1(\gmem_addr_1_reg_1181_reg[19] [0]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [0]),
        .O(\gmem_addr_3_reg_1135[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[7]_i_2 
       (.I0(p_n_99),
        .I1(\gmem_addr_1_reg_1181_reg[19] [6]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [6]),
        .O(\gmem_addr_3_reg_1135[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[7]_i_3 
       (.I0(p_n_100),
        .I1(\gmem_addr_1_reg_1181_reg[19] [5]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [5]),
        .O(\gmem_addr_3_reg_1135[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[7]_i_4 
       (.I0(p_n_101),
        .I1(\gmem_addr_1_reg_1181_reg[19] [4]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [4]),
        .O(\gmem_addr_3_reg_1135[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \gmem_addr_3_reg_1135[7]_i_5 
       (.I0(p_n_102),
        .I1(\gmem_addr_1_reg_1181_reg[19] [3]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [3]),
        .O(\gmem_addr_3_reg_1135[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[7]_i_6 
       (.I0(p_n_98),
        .I1(\gmem_addr_1_reg_1181_reg[19] [7]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [7]),
        .I3(\gmem_addr_3_reg_1135[7]_i_2_n_0 ),
        .O(\gmem_addr_3_reg_1135[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[7]_i_7 
       (.I0(p_n_99),
        .I1(\gmem_addr_1_reg_1181_reg[19] [6]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [6]),
        .I3(\gmem_addr_3_reg_1135[7]_i_3_n_0 ),
        .O(\gmem_addr_3_reg_1135[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[7]_i_8 
       (.I0(p_n_100),
        .I1(\gmem_addr_1_reg_1181_reg[19] [5]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [5]),
        .I3(\gmem_addr_3_reg_1135[7]_i_4_n_0 ),
        .O(\gmem_addr_3_reg_1135[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \gmem_addr_3_reg_1135[7]_i_9 
       (.I0(p_n_101),
        .I1(\gmem_addr_1_reg_1181_reg[19] [4]),
        .I2(\gmem_addr_1_reg_1181_reg[29] [4]),
        .I3(\gmem_addr_3_reg_1135[7]_i_5_n_0 ),
        .O(\gmem_addr_3_reg_1135[7]_i_9_n_0 ));
  CARRY4 \gmem_addr_3_reg_1135_reg[11]_i_1 
       (.CI(\gmem_addr_3_reg_1135_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1135_reg[11]_i_1_n_0 ,\gmem_addr_3_reg_1135_reg[11]_i_1_n_1 ,\gmem_addr_3_reg_1135_reg[11]_i_1_n_2 ,\gmem_addr_3_reg_1135_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_3_reg_1135[11]_i_2_n_0 ,\gmem_addr_3_reg_1135[11]_i_3_n_0 ,\gmem_addr_3_reg_1135[11]_i_4_n_0 ,\gmem_addr_3_reg_1135[11]_i_5_n_0 }),
        .O(feature_in2_sum6_cas_fu_843_p1[11:8]),
        .S({\gmem_addr_3_reg_1135[11]_i_6_n_0 ,\gmem_addr_3_reg_1135[11]_i_7_n_0 ,\gmem_addr_3_reg_1135[11]_i_8_n_0 ,\gmem_addr_3_reg_1135[11]_i_9_n_0 }));
  CARRY4 \gmem_addr_3_reg_1135_reg[15]_i_1 
       (.CI(\gmem_addr_3_reg_1135_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1135_reg[15]_i_1_n_0 ,\gmem_addr_3_reg_1135_reg[15]_i_1_n_1 ,\gmem_addr_3_reg_1135_reg[15]_i_1_n_2 ,\gmem_addr_3_reg_1135_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_3_reg_1135[15]_i_2_n_0 ,\gmem_addr_3_reg_1135[15]_i_3_n_0 ,\gmem_addr_3_reg_1135[15]_i_4_n_0 ,\gmem_addr_3_reg_1135[15]_i_5_n_0 }),
        .O(feature_in2_sum6_cas_fu_843_p1[15:12]),
        .S({\gmem_addr_3_reg_1135[15]_i_6_n_0 ,\gmem_addr_3_reg_1135[15]_i_7_n_0 ,\gmem_addr_3_reg_1135[15]_i_8_n_0 ,\gmem_addr_3_reg_1135[15]_i_9_n_0 }));
  CARRY4 \gmem_addr_3_reg_1135_reg[19]_i_1 
       (.CI(\gmem_addr_3_reg_1135_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1135_reg[19]_i_1_n_0 ,\gmem_addr_3_reg_1135_reg[19]_i_1_n_1 ,\gmem_addr_3_reg_1135_reg[19]_i_1_n_2 ,\gmem_addr_3_reg_1135_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_3_reg_1135[19]_i_2_n_0 ,\gmem_addr_3_reg_1135[19]_i_3_n_0 ,\gmem_addr_3_reg_1135[19]_i_4_n_0 ,\gmem_addr_3_reg_1135[19]_i_5_n_0 }),
        .O(feature_in2_sum6_cas_fu_843_p1[19:16]),
        .S({\gmem_addr_3_reg_1135[19]_i_6_n_0 ,\gmem_addr_3_reg_1135[19]_i_7_n_0 ,\gmem_addr_3_reg_1135[19]_i_8_n_0 ,\gmem_addr_3_reg_1135[19]_i_9_n_0 }));
  CARRY4 \gmem_addr_3_reg_1135_reg[23]_i_1 
       (.CI(\gmem_addr_3_reg_1135_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1135_reg[23]_i_1_n_0 ,\gmem_addr_3_reg_1135_reg[23]_i_1_n_1 ,\gmem_addr_3_reg_1135_reg[23]_i_1_n_2 ,\gmem_addr_3_reg_1135_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_3_reg_1135[23]_i_2_n_0 ,\gmem_addr_3_reg_1135[23]_i_3_n_0 ,\gmem_addr_3_reg_1135[23]_i_4_n_0 ,\gmem_addr_3_reg_1135[23]_i_5_n_0 }),
        .O(feature_in2_sum6_cas_fu_843_p1[23:20]),
        .S({\gmem_addr_3_reg_1135[23]_i_6_n_0 ,\gmem_addr_3_reg_1135[23]_i_7_n_0 ,\gmem_addr_3_reg_1135[23]_i_8_n_0 ,\gmem_addr_3_reg_1135[23]_i_9_n_0 }));
  CARRY4 \gmem_addr_3_reg_1135_reg[27]_i_1 
       (.CI(\gmem_addr_3_reg_1135_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1135_reg[27]_i_1_n_0 ,\gmem_addr_3_reg_1135_reg[27]_i_1_n_1 ,\gmem_addr_3_reg_1135_reg[27]_i_1_n_2 ,\gmem_addr_3_reg_1135_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_3_reg_1135[27]_i_2_n_0 ,\gmem_addr_3_reg_1135[27]_i_3_n_0 ,\gmem_addr_3_reg_1135[27]_i_4_n_0 ,\gmem_addr_3_reg_1135[27]_i_5_n_0 }),
        .O(feature_in2_sum6_cas_fu_843_p1[27:24]),
        .S({\gmem_addr_3_reg_1135[27]_i_6_n_0 ,\gmem_addr_3_reg_1135[27]_i_7_n_0 ,\gmem_addr_3_reg_1135[27]_i_8_n_0 ,\gmem_addr_3_reg_1135[27]_i_9_n_0 }));
  CARRY4 \gmem_addr_3_reg_1135_reg[29]_i_2 
       (.CI(\gmem_addr_3_reg_1135_reg[27]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_3_reg_1135_reg[29]_i_2_CO_UNCONNECTED [3:1],\gmem_addr_3_reg_1135_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gmem_addr_3_reg_1135[29]_i_3_n_0 }),
        .O({\NLW_gmem_addr_3_reg_1135_reg[29]_i_2_O_UNCONNECTED [3:2],feature_in2_sum6_cas_fu_843_p1[29:28]}),
        .S({1'b0,1'b0,\gmem_addr_3_reg_1135[29]_i_4_n_0 ,\gmem_addr_3_reg_1135[29]_i_5_n_0 }));
  CARRY4 \gmem_addr_3_reg_1135_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_3_reg_1135_reg[3]_i_1_n_0 ,\gmem_addr_3_reg_1135_reg[3]_i_1_n_1 ,\gmem_addr_3_reg_1135_reg[3]_i_1_n_2 ,\gmem_addr_3_reg_1135_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_3_reg_1135[3]_i_2_n_0 ,\gmem_addr_3_reg_1135[3]_i_3_n_0 ,\gmem_addr_3_reg_1135[3]_i_4_n_0 ,1'b0}),
        .O(feature_in2_sum6_cas_fu_843_p1[3:0]),
        .S({\gmem_addr_3_reg_1135[3]_i_5_n_0 ,\gmem_addr_3_reg_1135[3]_i_6_n_0 ,\gmem_addr_3_reg_1135[3]_i_7_n_0 ,\gmem_addr_3_reg_1135[3]_i_8_n_0 }));
  CARRY4 \gmem_addr_3_reg_1135_reg[7]_i_1 
       (.CI(\gmem_addr_3_reg_1135_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1135_reg[7]_i_1_n_0 ,\gmem_addr_3_reg_1135_reg[7]_i_1_n_1 ,\gmem_addr_3_reg_1135_reg[7]_i_1_n_2 ,\gmem_addr_3_reg_1135_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_3_reg_1135[7]_i_2_n_0 ,\gmem_addr_3_reg_1135[7]_i_3_n_0 ,\gmem_addr_3_reg_1135[7]_i_4_n_0 ,\gmem_addr_3_reg_1135[7]_i_5_n_0 }),
        .O(feature_in2_sum6_cas_fu_843_p1[7:4]),
        .S({\gmem_addr_3_reg_1135[7]_i_6_n_0 ,\gmem_addr_3_reg_1135[7]_i_7_n_0 ,\gmem_addr_3_reg_1135[7]_i_8_n_0 ,\gmem_addr_3_reg_1135[7]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({w_V_fu_603_p2[15],w_V_fu_603_p2[15],w_V_fu_603_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({C[31],C[31],C[31],C[31],C[31],C[31],C[31],C[31],C[31],C[31],C[31],C[31],C[31],C[31],C[31],C[31],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_410_ap_start),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_i_1_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1
       (.I0(Q[1]),
        .I1(\i_op_assign_3_reg_329_reg[6] ),
        .O(p_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10
       (.I0(p_2[3]),
        .I1(p_1[3]),
        .O(p_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11
       (.I0(p_2[2]),
        .I1(p_1[2]),
        .O(p_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_12
       (.I0(p_2[1]),
        .I1(p_1[1]),
        .O(p_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_13
       (.I0(p_2[0]),
        .I1(p_1[0]),
        .O(p_i_13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_i_2
       (.CI(p_i_3_n_0),
        .CO({NLW_p_i_2_CO_UNCONNECTED[3],p_i_2_n_1,p_i_2_n_2,p_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(w_V_fu_603_p2[15:12]),
        .S(p_2[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_i_3
       (.CI(p_i_4_n_0),
        .CO({p_i_3_n_0,p_i_3_n_1,p_i_3_n_2,p_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(w_V_fu_603_p2[11:8]),
        .S(p_2[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_i_4
       (.CI(p_i_5_n_0),
        .CO({p_i_4_n_0,p_i_4_n_1,p_i_4_n_2,p_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(p_2[7:4]),
        .O(w_V_fu_603_p2[7:4]),
        .S({p_i_6_n_0,p_i_7_n_0,p_i_8_n_0,p_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_i_5
       (.CI(1'b0),
        .CO({p_i_5_n_0,p_i_5_n_1,p_i_5_n_2,p_i_5_n_3}),
        .CYINIT(1'b0),
        .DI(p_2[3:0]),
        .O(w_V_fu_603_p2[3:0]),
        .S({p_i_10_n_0,p_i_11_n_0,p_i_12_n_0,p_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6
       (.I0(p_2[7]),
        .I1(p_1[7]),
        .O(p_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7
       (.I0(p_2[6]),
        .I1(p_1[6]),
        .O(p_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8
       (.I0(p_2[5]),
        .I1(p_1[5]),
        .O(p_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9
       (.I0(p_2[4]),
        .I1(p_1[4]),
        .O(p_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "Pool_udiv_16ns_8nfYi" *) 
module design_1_Pool_0_1_Pool_udiv_16ns_8nfYi
   (\remd_tmp_reg[14] ,
    Q,
    S,
    \dividend_tmp_reg[0] ,
    \dividend_tmp_reg[1] ,
    ap_clk,
    \dividend0_reg[15] ,
    E,
    \divisor0_reg[7] ,
    \quot_reg[15] );
  output [7:0]\remd_tmp_reg[14] ;
  output [15:0]Q;
  input [3:0]S;
  input [3:0]\dividend_tmp_reg[0] ;
  input \dividend_tmp_reg[1] ;
  input ap_clk;
  input [15:0]\dividend0_reg[15] ;
  input [0:0]E;
  input [7:0]\divisor0_reg[7] ;
  input [0:0]\quot_reg[15] ;

  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire [15:0]\dividend0_reg[15] ;
  wire [3:0]\dividend_tmp_reg[0] ;
  wire \dividend_tmp_reg[1] ;
  wire [7:0]\divisor0_reg[7] ;
  wire [0:0]\quot_reg[15] ;
  wire [7:0]\remd_tmp_reg[14] ;

  design_1_Pool_0_1_Pool_udiv_16ns_8nfYi_div_1 Pool_udiv_16ns_8nfYi_div_U
       (.E(E),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\dividend0_reg[15]_0 (\dividend0_reg[15] ),
        .\dividend_tmp_reg[0] (\dividend_tmp_reg[0] ),
        .\dividend_tmp_reg[1] (\dividend_tmp_reg[1] ),
        .\divisor0_reg[7]_0 (\divisor0_reg[7] ),
        .\quot_reg[15]_0 (\quot_reg[15] ),
        .\remd_tmp_reg[14] (\remd_tmp_reg[14] ));
endmodule

(* ORIG_REF_NAME = "Pool_udiv_16ns_8nfYi" *) 
module design_1_Pool_0_1_Pool_udiv_16ns_8nfYi_0
   (E,
    \r_stage_reg[0] ,
    \r_stage_reg[16] ,
    \r_stage_reg[0]_0 ,
    S,
    \quot_reg[15] ,
    grp_fu_410_ap_start,
    ap_clk,
    SR,
    \dividend_tmp_reg[0] ,
    Q,
    \divisor0_reg[7] );
  output [0:0]E;
  output \r_stage_reg[0] ;
  output [0:0]\r_stage_reg[16] ;
  output [3:0]\r_stage_reg[0]_0 ;
  output [3:0]S;
  output [15:0]\quot_reg[15] ;
  input grp_fu_410_ap_start;
  input ap_clk;
  input [0:0]SR;
  input [7:0]\dividend_tmp_reg[0] ;
  input [15:0]Q;
  input [7:0]\divisor0_reg[7] ;

  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [7:0]\dividend_tmp_reg[0] ;
  wire [7:0]\divisor0_reg[7] ;
  wire grp_fu_410_ap_start;
  wire [15:0]\quot_reg[15] ;
  wire \r_stage_reg[0] ;
  wire [3:0]\r_stage_reg[0]_0 ;
  wire [0:0]\r_stage_reg[16] ;

  design_1_Pool_0_1_Pool_udiv_16ns_8nfYi_div Pool_udiv_16ns_8nfYi_div_U
       (.E(E),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dividend_tmp_reg[0] (\dividend_tmp_reg[0] ),
        .\divisor0_reg[7]_0 (\divisor0_reg[7] ),
        .grp_fu_410_ap_start(grp_fu_410_ap_start),
        .\quot_reg[15]_0 (\quot_reg[15] ),
        .\r_stage_reg[0] (\r_stage_reg[0] ),
        .\r_stage_reg[0]_0 (\r_stage_reg[0]_0 ),
        .\r_stage_reg[16] (\r_stage_reg[16] ));
endmodule

(* ORIG_REF_NAME = "Pool_udiv_16ns_8nfYi_div" *) 
module design_1_Pool_0_1_Pool_udiv_16ns_8nfYi_div
   (E,
    \r_stage_reg[0] ,
    \r_stage_reg[16] ,
    \r_stage_reg[0]_0 ,
    S,
    \quot_reg[15]_0 ,
    grp_fu_410_ap_start,
    ap_clk,
    SR,
    \dividend_tmp_reg[0] ,
    Q,
    \divisor0_reg[7]_0 );
  output [0:0]E;
  output \r_stage_reg[0] ;
  output [0:0]\r_stage_reg[16] ;
  output [3:0]\r_stage_reg[0]_0 ;
  output [3:0]S;
  output [15:0]\quot_reg[15]_0 ;
  input grp_fu_410_ap_start;
  input ap_clk;
  input [0:0]SR;
  input [7:0]\dividend_tmp_reg[0] ;
  input [15:0]Q;
  input [7:0]\divisor0_reg[7]_0 ;

  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [15:0]dividend0;
  wire [15:0]dividend_tmp;
  wire [7:0]\dividend_tmp_reg[0] ;
  wire [7:0]divisor0;
  wire [7:0]\divisor0_reg[7]_0 ;
  wire grp_fu_410_ap_start;
  wire [15:0]\quot_reg[15]_0 ;
  wire \r_stage_reg[0] ;
  wire [3:0]\r_stage_reg[0]_0 ;
  wire [0:0]\r_stage_reg[16] ;

  design_1_Pool_0_1_Pool_udiv_16ns_8nfYi_div_u Pool_udiv_16ns_8nfYi_div_u_0
       (.D(dividend0),
        .E(E),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .dividend_tmp(dividend_tmp),
        .\dividend_tmp_reg[0]_0 (\dividend_tmp_reg[0] ),
        .\divisor0_reg[7]_0 (divisor0),
        .\r_stage_reg[0]_0 (\r_stage_reg[0] ),
        .\r_stage_reg[0]_1 (\r_stage_reg[0]_0 ),
        .\r_stage_reg[16]_0 (\r_stage_reg[16] ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(dividend0[11]),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(dividend0[15]),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(dividend0[3]),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(dividend0[7]),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [0]),
        .Q(divisor0[0]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [1]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [2]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [3]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [4]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [5]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [6]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [7]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[0]),
        .Q(\quot_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[10]),
        .Q(\quot_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[11]),
        .Q(\quot_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[12]),
        .Q(\quot_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[13]),
        .Q(\quot_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[14]),
        .Q(\quot_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[15]),
        .Q(\quot_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[1]),
        .Q(\quot_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[2]),
        .Q(\quot_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[3]),
        .Q(\quot_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[4]),
        .Q(\quot_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[5]),
        .Q(\quot_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[6]),
        .Q(\quot_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[7]),
        .Q(\quot_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[8]),
        .Q(\quot_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[16] ),
        .D(dividend_tmp[9]),
        .Q(\quot_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_410_ap_start),
        .Q(E),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Pool_udiv_16ns_8nfYi_div" *) 
module design_1_Pool_0_1_Pool_udiv_16ns_8nfYi_div_1
   (\remd_tmp_reg[14] ,
    Q,
    S,
    \dividend_tmp_reg[0] ,
    \dividend_tmp_reg[1] ,
    ap_clk,
    \dividend0_reg[15]_0 ,
    E,
    \divisor0_reg[7]_0 ,
    \quot_reg[15]_0 );
  output [7:0]\remd_tmp_reg[14] ;
  output [15:0]Q;
  input [3:0]S;
  input [3:0]\dividend_tmp_reg[0] ;
  input \dividend_tmp_reg[1] ;
  input ap_clk;
  input [15:0]\dividend0_reg[15]_0 ;
  input [0:0]E;
  input [7:0]\divisor0_reg[7]_0 ;
  input [0:0]\quot_reg[15]_0 ;

  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire [15:0]dividend0;
  wire [15:0]\dividend0_reg[15]_0 ;
  wire [15:0]dividend_tmp;
  wire [3:0]\dividend_tmp_reg[0] ;
  wire \dividend_tmp_reg[1] ;
  wire [7:0]divisor0;
  wire [7:0]\divisor0_reg[7]_0 ;
  wire [0:0]\quot_reg[15]_0 ;
  wire [7:0]\remd_tmp_reg[14] ;

  design_1_Pool_0_1_Pool_udiv_16ns_8nfYi_div_u_2 Pool_udiv_16ns_8nfYi_div_u_0
       (.D(dividend0),
        .E(E),
        .S(S),
        .ap_clk(ap_clk),
        .dividend_tmp(dividend_tmp),
        .\dividend_tmp_reg[0]_0 (\dividend_tmp_reg[0] ),
        .\dividend_tmp_reg[1]_0 (\dividend_tmp_reg[1] ),
        .\divisor0_reg[7]_0 (divisor0),
        .\remd_tmp_reg[14]_0 (\remd_tmp_reg[14] ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [11]),
        .Q(dividend0[11]),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [15]),
        .Q(dividend0[15]),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [3]),
        .Q(dividend0[3]),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [7]),
        .Q(dividend0[7]),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [9]),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [0]),
        .Q(divisor0[0]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [1]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [2]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [3]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [4]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [5]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [6]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [7]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(\quot_reg[15]_0 ),
        .D(dividend_tmp[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Pool_udiv_16ns_8nfYi_div_u" *) 
module design_1_Pool_0_1_Pool_udiv_16ns_8nfYi_div_u
   (\r_stage_reg[0]_0 ,
    \r_stage_reg[16]_0 ,
    \r_stage_reg[0]_1 ,
    S,
    dividend_tmp,
    SR,
    E,
    ap_clk,
    \dividend_tmp_reg[0]_0 ,
    D,
    \divisor0_reg[7]_0 );
  output \r_stage_reg[0]_0 ;
  output [0:0]\r_stage_reg[16]_0 ;
  output [3:0]\r_stage_reg[0]_1 ;
  output [3:0]S;
  output [15:0]dividend_tmp;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input [7:0]\dividend_tmp_reg[0]_0 ;
  input [15:0]D;
  input [7:0]\divisor0_reg[7]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire cal_tmp_carry__0_i_5__0_n_0;
  wire cal_tmp_carry__0_i_6__0_n_0;
  wire cal_tmp_carry__0_i_7__0_n_0;
  wire cal_tmp_carry__0_i_8__0_n_0;
  wire cal_tmp_carry__0_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__1_i_1__0_n_0;
  wire cal_tmp_carry__1_i_2__0_n_0;
  wire cal_tmp_carry__1_i_3__0_n_0;
  wire cal_tmp_carry__1_i_4__0_n_0;
  wire cal_tmp_carry__1_n_0;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__2_i_1__0_n_0;
  wire cal_tmp_carry__2_i_2__0_n_0;
  wire cal_tmp_carry__2_i_3__0_n_0;
  wire cal_tmp_carry__2_i_4__0_n_0;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry_i_5__0_n_0;
  wire cal_tmp_carry_i_6__0_n_0;
  wire cal_tmp_carry_i_7__0_n_0;
  wire cal_tmp_carry_i_8__0_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[12] ;
  wire \dividend0_reg_n_0_[13] ;
  wire \dividend0_reg_n_0_[14] ;
  wire \dividend0_reg_n_0_[15] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire [15:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_0 ;
  wire \dividend_tmp[11]_i_1_n_0 ;
  wire \dividend_tmp[12]_i_1_n_0 ;
  wire \dividend_tmp[13]_i_1_n_0 ;
  wire \dividend_tmp[14]_i_1_n_0 ;
  wire \dividend_tmp[15]_i_1_n_0 ;
  wire \dividend_tmp[1]_i_1_n_0 ;
  wire \dividend_tmp[2]_i_1_n_0 ;
  wire \dividend_tmp[3]_i_1_n_0 ;
  wire \dividend_tmp[4]_i_1_n_0 ;
  wire \dividend_tmp[5]_i_1_n_0 ;
  wire \dividend_tmp[6]_i_1_n_0 ;
  wire \dividend_tmp[7]_i_1_n_0 ;
  wire \dividend_tmp[8]_i_1_n_0 ;
  wire \dividend_tmp[9]_i_1_n_0 ;
  wire [7:0]\dividend_tmp_reg[0]_0 ;
  wire [7:0]\divisor0_reg[7]_0 ;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire \divisor0_reg_n_0_[7] ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire \r_stage_reg[0]_0 ;
  wire [3:0]\r_stage_reg[0]_1 ;
  wire [0:0]\r_stage_reg[16]_0 ;
  wire \r_stage_reg_n_0_[10] ;
  wire \r_stage_reg_n_0_[11] ;
  wire \r_stage_reg_n_0_[12] ;
  wire \r_stage_reg_n_0_[13] ;
  wire \r_stage_reg_n_0_[14] ;
  wire \r_stage_reg_n_0_[15] ;
  wire \r_stage_reg_n_0_[1] ;
  wire \r_stage_reg_n_0_[2] ;
  wire \r_stage_reg_n_0_[3] ;
  wire \r_stage_reg_n_0_[4] ;
  wire \r_stage_reg_n_0_[5] ;
  wire \r_stage_reg_n_0_[6] ;
  wire \r_stage_reg_n_0_[7] ;
  wire \r_stage_reg_n_0_[8] ;
  wire \r_stage_reg_n_0_[9] ;
  wire [14:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_0 ;
  wire \remd_tmp[10]_i_1_n_0 ;
  wire \remd_tmp[11]_i_1_n_0 ;
  wire \remd_tmp[12]_i_1_n_0 ;
  wire \remd_tmp[13]_i_1_n_0 ;
  wire \remd_tmp[14]_i_1_n_0 ;
  wire \remd_tmp[1]_i_1_n_0 ;
  wire \remd_tmp[2]_i_1_n_0 ;
  wire \remd_tmp[3]_i_1_n_0 ;
  wire \remd_tmp[4]_i_1_n_0 ;
  wire \remd_tmp[5]_i_1_n_0 ;
  wire \remd_tmp[6]_i_1_n_0 ;
  wire \remd_tmp[7]_i_1_n_0 ;
  wire \remd_tmp[8]_i_1_n_0 ;
  wire \remd_tmp[9]_i_1_n_0 ;
  wire [6:0]remd_tmp_mux;
  wire [3:3]NLW_cal_tmp_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__3_O_UNCONNECTED;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_5__0_n_0,cal_tmp_carry_i_6__0_n_0,cal_tmp_carry_i_7__0_n_0,cal_tmp_carry_i_8__0_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({cal_tmp_carry__0_n_0,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S({cal_tmp_carry__0_i_5__0_n_0,cal_tmp_carry__0_i_6__0_n_0,cal_tmp_carry__0_i_7__0_n_0,cal_tmp_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[6]),
        .I2(\divisor0_reg_n_0_[7] ),
        .O(cal_tmp_carry__0_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[5]),
        .I2(\divisor0_reg_n_0_[6] ),
        .O(cal_tmp_carry__0_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[4]),
        .I2(\divisor0_reg_n_0_[5] ),
        .O(cal_tmp_carry__0_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[3]),
        .I2(\divisor0_reg_n_0_[4] ),
        .O(cal_tmp_carry__0_i_8__0_n_0));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_0),
        .CO({cal_tmp_carry__1_n_0,cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .S({cal_tmp_carry__1_i_1__0_n_0,cal_tmp_carry__1_i_2__0_n_0,cal_tmp_carry__1_i_3__0_n_0,cal_tmp_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(\dividend_tmp_reg[0]_0 [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[10]),
        .O(cal_tmp_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2
       (.I0(\r_stage_reg[0]_0 ),
        .I1(\dividend_tmp_reg[0]_0 [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[9]),
        .O(cal_tmp_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(\dividend_tmp_reg[0]_0 [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[8]),
        .O(cal_tmp_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(\dividend_tmp_reg[0]_0 [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[7]),
        .O(cal_tmp_carry__1_i_4__0_n_0));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_0),
        .CO({p_2_out,cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__2_O_UNCONNECTED[3],cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7}),
        .S({cal_tmp_carry__2_i_1__0_n_0,cal_tmp_carry__2_i_2__0_n_0,cal_tmp_carry__2_i_3__0_n_0,cal_tmp_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(\dividend_tmp_reg[0]_0 [7]),
        .O(\r_stage_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[14]),
        .O(cal_tmp_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2
       (.I0(\r_stage_reg[0]_0 ),
        .I1(\dividend_tmp_reg[0]_0 [6]),
        .O(\r_stage_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[13]),
        .O(cal_tmp_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(\dividend_tmp_reg[0]_0 [5]),
        .O(\r_stage_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[12]),
        .O(cal_tmp_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(\dividend_tmp_reg[0]_0 [4]),
        .O(\r_stage_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[11]),
        .O(cal_tmp_carry__2_i_4__0_n_0));
  CARRY4 cal_tmp_carry__3
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__3_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(\dividend0_reg_n_0_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg[0]_0 ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[2]),
        .I2(\divisor0_reg_n_0_[3] ),
        .O(cal_tmp_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[1]),
        .I2(\divisor0_reg_n_0_[2] ),
        .O(cal_tmp_carry_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[0]),
        .I2(\divisor0_reg_n_0_[1] ),
        .O(cal_tmp_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(dividend_tmp[15]),
        .I2(\dividend0_reg_n_0_[15] ),
        .I3(\divisor0_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_8__0_n_0));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\dividend0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\dividend0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\dividend0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\dividend0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_0_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_0_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_0_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_0_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_0_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_0_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_0_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_0_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_0_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_0_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_0_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_0_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_0_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_0_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_0_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[9]_i_1_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_0 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_0 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_0 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_0 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_0 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_0 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_0 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_0 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_0 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_0 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_0 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_0 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_0 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_0 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_0 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [0]),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [4]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [5]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [6]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [7]),
        .Q(\divisor0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg[0]_0 ),
        .R(SR));
  FDRE \r_stage_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[9] ),
        .Q(\r_stage_reg_n_0_[10] ),
        .R(SR));
  FDRE \r_stage_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[10] ),
        .Q(\r_stage_reg_n_0_[11] ),
        .R(SR));
  FDRE \r_stage_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[11] ),
        .Q(\r_stage_reg_n_0_[12] ),
        .R(SR));
  FDRE \r_stage_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[12] ),
        .Q(\r_stage_reg_n_0_[13] ),
        .R(SR));
  FDRE \r_stage_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[13] ),
        .Q(\r_stage_reg_n_0_[14] ),
        .R(SR));
  FDRE \r_stage_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[14] ),
        .Q(\r_stage_reg_n_0_[15] ),
        .R(SR));
  FDRE \r_stage_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[15] ),
        .Q(\r_stage_reg[16]_0 ),
        .R(SR));
  FDRE \r_stage_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_0_[1] ),
        .R(SR));
  FDRE \r_stage_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[1] ),
        .Q(\r_stage_reg_n_0_[2] ),
        .R(SR));
  FDRE \r_stage_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[2] ),
        .Q(\r_stage_reg_n_0_[3] ),
        .R(SR));
  FDRE \r_stage_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[3] ),
        .Q(\r_stage_reg_n_0_[4] ),
        .R(SR));
  FDRE \r_stage_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[4] ),
        .Q(\r_stage_reg_n_0_[5] ),
        .R(SR));
  FDRE \r_stage_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[5] ),
        .Q(\r_stage_reg_n_0_[6] ),
        .R(SR));
  FDRE \r_stage_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[6] ),
        .Q(\r_stage_reg_n_0_[7] ),
        .R(SR));
  FDRE \r_stage_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[7] ),
        .Q(\r_stage_reg_n_0_[8] ),
        .R(SR));
  FDRE \r_stage_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[8] ),
        .Q(\r_stage_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_0_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg[0]_0 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_4),
        .O(\remd_tmp[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_4),
        .O(\remd_tmp[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[9]_i_1_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_0 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_0 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_0 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_0 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_0 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_0 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_0 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_0 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_0 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_0 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_0 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_0 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_0 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_0 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_0 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Pool_udiv_16ns_8nfYi_div_u" *) 
module design_1_Pool_0_1_Pool_udiv_16ns_8nfYi_div_u_2
   (dividend_tmp,
    \remd_tmp_reg[14]_0 ,
    S,
    \dividend_tmp_reg[0]_0 ,
    \dividend_tmp_reg[1]_0 ,
    ap_clk,
    E,
    D,
    \divisor0_reg[7]_0 );
  output [15:0]dividend_tmp;
  output [7:0]\remd_tmp_reg[14]_0 ;
  input [3:0]S;
  input [3:0]\dividend_tmp_reg[0]_0 ;
  input \dividend_tmp_reg[1]_0 ;
  input ap_clk;
  input [0:0]E;
  input [15:0]D;
  input [7:0]\divisor0_reg[7]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [3:0]S;
  wire ap_clk;
  wire cal_tmp_carry__0_i_5_n_0;
  wire cal_tmp_carry__0_i_6_n_0;
  wire cal_tmp_carry__0_i_7_n_0;
  wire cal_tmp_carry__0_i_8_n_0;
  wire cal_tmp_carry__0_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__1_n_0;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry_i_5_n_0;
  wire cal_tmp_carry_i_6_n_0;
  wire cal_tmp_carry_i_7_n_0;
  wire cal_tmp_carry_i_8_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[12] ;
  wire \dividend0_reg_n_0_[13] ;
  wire \dividend0_reg_n_0_[14] ;
  wire \dividend0_reg_n_0_[15] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire [15:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_0 ;
  wire \dividend_tmp[11]_i_1_n_0 ;
  wire \dividend_tmp[12]_i_1_n_0 ;
  wire \dividend_tmp[13]_i_1_n_0 ;
  wire \dividend_tmp[14]_i_1_n_0 ;
  wire \dividend_tmp[15]_i_1_n_0 ;
  wire \dividend_tmp[1]_i_1_n_0 ;
  wire \dividend_tmp[2]_i_1_n_0 ;
  wire \dividend_tmp[3]_i_1_n_0 ;
  wire \dividend_tmp[4]_i_1_n_0 ;
  wire \dividend_tmp[5]_i_1_n_0 ;
  wire \dividend_tmp[6]_i_1_n_0 ;
  wire \dividend_tmp[7]_i_1_n_0 ;
  wire \dividend_tmp[8]_i_1_n_0 ;
  wire \dividend_tmp[9]_i_1_n_0 ;
  wire [3:0]\dividend_tmp_reg[0]_0 ;
  wire \dividend_tmp_reg[1]_0 ;
  wire [7:0]\divisor0_reg[7]_0 ;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire \divisor0_reg_n_0_[7] ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire [6:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_0 ;
  wire \remd_tmp[10]_i_1_n_0 ;
  wire \remd_tmp[11]_i_1_n_0 ;
  wire \remd_tmp[12]_i_1_n_0 ;
  wire \remd_tmp[13]_i_1_n_0 ;
  wire \remd_tmp[14]_i_1_n_0 ;
  wire \remd_tmp[1]_i_1_n_0 ;
  wire \remd_tmp[2]_i_1_n_0 ;
  wire \remd_tmp[3]_i_1_n_0 ;
  wire \remd_tmp[4]_i_1_n_0 ;
  wire \remd_tmp[5]_i_1_n_0 ;
  wire \remd_tmp[6]_i_1_n_0 ;
  wire \remd_tmp[7]_i_1_n_0 ;
  wire \remd_tmp[8]_i_1_n_0 ;
  wire \remd_tmp[9]_i_1_n_0 ;
  wire [6:0]remd_tmp_mux;
  wire [7:0]\remd_tmp_reg[14]_0 ;
  wire [3:3]NLW_cal_tmp_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__3_O_UNCONNECTED;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_5_n_0,cal_tmp_carry_i_6_n_0,cal_tmp_carry_i_7_n_0,cal_tmp_carry_i_8_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({cal_tmp_carry__0_n_0,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S({cal_tmp_carry__0_i_5_n_0,cal_tmp_carry__0_i_6_n_0,cal_tmp_carry__0_i_7_n_0,cal_tmp_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[6]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[5]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[4]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp[3]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[6]),
        .I2(\divisor0_reg_n_0_[7] ),
        .O(cal_tmp_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[5]),
        .I2(\divisor0_reg_n_0_[6] ),
        .O(cal_tmp_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[4]),
        .I2(\divisor0_reg_n_0_[5] ),
        .O(cal_tmp_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[3]),
        .I2(\divisor0_reg_n_0_[4] ),
        .O(cal_tmp_carry__0_i_8_n_0));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_0),
        .CO({cal_tmp_carry__1_n_0,cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .S(S));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_0),
        .CO({p_2_out,cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__2_O_UNCONNECTED[3],cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7}),
        .S(\dividend_tmp_reg[0]_0 ));
  CARRY4 cal_tmp_carry__3
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__3_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[2]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[1]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[0]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(\dividend0_reg_n_0_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[2]),
        .I2(\divisor0_reg_n_0_[3] ),
        .O(cal_tmp_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[1]),
        .I2(\divisor0_reg_n_0_[2] ),
        .O(cal_tmp_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[0]),
        .I2(\divisor0_reg_n_0_[1] ),
        .O(cal_tmp_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(dividend_tmp[15]),
        .I2(\dividend0_reg_n_0_[15] ),
        .I3(\divisor0_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_8_n_0));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\dividend0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\dividend0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\dividend0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\dividend0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_0_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_0_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_0_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_0_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_0_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_0_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_0_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_0_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_0_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_0_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_0_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_0_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_0_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_0_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_0_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .O(\dividend_tmp[9]_i_1_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_0 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_0 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_0 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_0 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_0 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_0 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_0 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_0 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_0 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_0 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_0 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_0 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_0 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_0 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_0 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [0]),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [4]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [5]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [6]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 [7]),
        .Q(\divisor0_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_0_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\dividend_tmp_reg[1]_0 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(\remd_tmp_reg[14]_0 [2]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(\remd_tmp_reg[14]_0 [3]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_4),
        .O(\remd_tmp[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(\remd_tmp_reg[14]_0 [4]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(\remd_tmp_reg[14]_0 [5]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(\remd_tmp_reg[14]_0 [6]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_4),
        .O(\remd_tmp[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(\remd_tmp_reg[14]_0 [0]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(\remd_tmp_reg[14]_0 [1]),
        .I1(\dividend_tmp_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[9]_i_1_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_0 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_0 ),
        .Q(\remd_tmp_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_0 ),
        .Q(\remd_tmp_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_0 ),
        .Q(\remd_tmp_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_0 ),
        .Q(\remd_tmp_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_0 ),
        .Q(\remd_tmp_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_0 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_0 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_0 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_0 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_0 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_0 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_0 ),
        .Q(\remd_tmp_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_0 ),
        .Q(\remd_tmp_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_0 ),
        .Q(\remd_tmp_reg[14]_0 [2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Pool_uitofp_32ns_dEe" *) 
module design_1_Pool_0_1_Pool_uitofp_32ns_dEe
   (D,
    ap_clk,
    s_axis_a_tdata);
  output [31:0]D;
  input ap_clk;
  input [15:0]s_axis_a_tdata;

  wire [31:0]D;
  wire ap_clk;
  wire [15:0]s_axis_a_tdata;

  (* x_core_info = "floating_point_v7_1_7,Vivado 2018.3" *) 
  design_1_Pool_0_1_Pool_ap_uitofp_4_no_dsp_32 Pool_ap_uitofp_4_no_dsp_32_u
       (.D(D),
        .ap_clk(ap_clk),
        .s_axis_a_tdata(s_axis_a_tdata));
endmodule

(* ORIG_REF_NAME = "floating_point_v7_1_7" *) 
module design_1_Pool_0_1_floating_point_v7_1_7
   (aclk,
    aclken,
    aresetn,
    s_axis_a_tvalid,
    s_axis_a_tready,
    s_axis_a_tdata,
    s_axis_a_tuser,
    s_axis_a_tlast,
    s_axis_b_tvalid,
    s_axis_b_tready,
    s_axis_b_tdata,
    s_axis_b_tuser,
    s_axis_b_tlast,
    s_axis_c_tvalid,
    s_axis_c_tready,
    s_axis_c_tdata,
    s_axis_c_tuser,
    s_axis_c_tlast,
    s_axis_operation_tvalid,
    s_axis_operation_tready,
    s_axis_operation_tdata,
    s_axis_operation_tuser,
    s_axis_operation_tlast,
    m_axis_result_tvalid,
    m_axis_result_tready,
    m_axis_result_tdata,
    m_axis_result_tuser,
    m_axis_result_tlast);
  input aclk;
  input aclken;
  input aresetn;
  input s_axis_a_tvalid;
  output s_axis_a_tready;
  input [31:0]s_axis_a_tdata;
  input [0:0]s_axis_a_tuser;
  input s_axis_a_tlast;
  input s_axis_b_tvalid;
  output s_axis_b_tready;
  input [31:0]s_axis_b_tdata;
  input [0:0]s_axis_b_tuser;
  input s_axis_b_tlast;
  input s_axis_c_tvalid;
  output s_axis_c_tready;
  input [31:0]s_axis_c_tdata;
  input [0:0]s_axis_c_tuser;
  input s_axis_c_tlast;
  input s_axis_operation_tvalid;
  output s_axis_operation_tready;
  input [7:0]s_axis_operation_tdata;
  input [0:0]s_axis_operation_tuser;
  input s_axis_operation_tlast;
  output m_axis_result_tvalid;
  input m_axis_result_tready;
  output [31:0]m_axis_result_tdata;
  output [0:0]m_axis_result_tuser;
  output m_axis_result_tlast;


endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
