#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19aea60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19aebf0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x19ba2d0 .functor NOT 1, L_0x19e4fe0, C4<0>, C4<0>, C4<0>;
L_0x19e4d40 .functor XOR 1, L_0x19e4be0, L_0x19e4ca0, C4<0>, C4<0>;
L_0x19e4ed0 .functor XOR 1, L_0x19e4d40, L_0x19e4e00, C4<0>, C4<0>;
v0x19e0e00_0 .net *"_ivl_10", 0 0, L_0x19e4e00;  1 drivers
v0x19e0f00_0 .net *"_ivl_12", 0 0, L_0x19e4ed0;  1 drivers
v0x19e0fe0_0 .net *"_ivl_2", 0 0, L_0x19e2db0;  1 drivers
v0x19e10a0_0 .net *"_ivl_4", 0 0, L_0x19e4be0;  1 drivers
v0x19e1180_0 .net *"_ivl_6", 0 0, L_0x19e4ca0;  1 drivers
v0x19e12b0_0 .net *"_ivl_8", 0 0, L_0x19e4d40;  1 drivers
v0x19e1390_0 .net "a", 0 0, v0x19ddbe0_0;  1 drivers
v0x19e1430_0 .net "b", 0 0, v0x19ddc80_0;  1 drivers
v0x19e14d0_0 .net "c", 0 0, v0x19ddd20_0;  1 drivers
v0x19e1570_0 .var "clk", 0 0;
v0x19e1610_0 .net "d", 0 0, v0x19dde60_0;  1 drivers
v0x19e16b0_0 .net "q_dut", 0 0, L_0x19e4940;  1 drivers
v0x19e1750_0 .net "q_ref", 0 0, L_0x19e1df0;  1 drivers
v0x19e17f0_0 .var/2u "stats1", 159 0;
v0x19e1890_0 .var/2u "strobe", 0 0;
v0x19e1930_0 .net "tb_match", 0 0, L_0x19e4fe0;  1 drivers
v0x19e19f0_0 .net "tb_mismatch", 0 0, L_0x19ba2d0;  1 drivers
v0x19e1ab0_0 .net "wavedrom_enable", 0 0, v0x19ddf50_0;  1 drivers
v0x19e1b50_0 .net "wavedrom_title", 511 0, v0x19ddff0_0;  1 drivers
L_0x19e2db0 .concat [ 1 0 0 0], L_0x19e1df0;
L_0x19e4be0 .concat [ 1 0 0 0], L_0x19e1df0;
L_0x19e4ca0 .concat [ 1 0 0 0], L_0x19e4940;
L_0x19e4e00 .concat [ 1 0 0 0], L_0x19e1df0;
L_0x19e4fe0 .cmp/eeq 1, L_0x19e2db0, L_0x19e4ed0;
S_0x19aed80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x19aebf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x199aea0 .functor NOT 1, v0x19ddbe0_0, C4<0>, C4<0>, C4<0>;
L_0x19af4e0 .functor XOR 1, L_0x199aea0, v0x19ddc80_0, C4<0>, C4<0>;
L_0x19ba340 .functor XOR 1, L_0x19af4e0, v0x19ddd20_0, C4<0>, C4<0>;
L_0x19e1df0 .functor XOR 1, L_0x19ba340, v0x19dde60_0, C4<0>, C4<0>;
v0x19ba540_0 .net *"_ivl_0", 0 0, L_0x199aea0;  1 drivers
v0x19ba5e0_0 .net *"_ivl_2", 0 0, L_0x19af4e0;  1 drivers
v0x199aff0_0 .net *"_ivl_4", 0 0, L_0x19ba340;  1 drivers
v0x199b090_0 .net "a", 0 0, v0x19ddbe0_0;  alias, 1 drivers
v0x19dcfa0_0 .net "b", 0 0, v0x19ddc80_0;  alias, 1 drivers
v0x19dd0b0_0 .net "c", 0 0, v0x19ddd20_0;  alias, 1 drivers
v0x19dd170_0 .net "d", 0 0, v0x19dde60_0;  alias, 1 drivers
v0x19dd230_0 .net "q", 0 0, L_0x19e1df0;  alias, 1 drivers
S_0x19dd390 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x19aebf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x19ddbe0_0 .var "a", 0 0;
v0x19ddc80_0 .var "b", 0 0;
v0x19ddd20_0 .var "c", 0 0;
v0x19dddc0_0 .net "clk", 0 0, v0x19e1570_0;  1 drivers
v0x19dde60_0 .var "d", 0 0;
v0x19ddf50_0 .var "wavedrom_enable", 0 0;
v0x19ddff0_0 .var "wavedrom_title", 511 0;
E_0x19a99c0/0 .event negedge, v0x19dddc0_0;
E_0x19a99c0/1 .event posedge, v0x19dddc0_0;
E_0x19a99c0 .event/or E_0x19a99c0/0, E_0x19a99c0/1;
E_0x19a9c10 .event posedge, v0x19dddc0_0;
E_0x19939f0 .event negedge, v0x19dddc0_0;
S_0x19dd6e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x19dd390;
 .timescale -12 -12;
v0x19dd8e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19dd9e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x19dd390;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19de150 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x19aebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x19e1f20 .functor NOT 1, v0x19ddbe0_0, C4<0>, C4<0>, C4<0>;
L_0x19e1f90 .functor NOT 1, v0x19ddc80_0, C4<0>, C4<0>, C4<0>;
L_0x19e2020 .functor AND 1, L_0x19e1f20, L_0x19e1f90, C4<1>, C4<1>;
L_0x19e20e0 .functor NOT 1, v0x19ddd20_0, C4<0>, C4<0>, C4<0>;
L_0x19e2180 .functor AND 1, L_0x19e2020, L_0x19e20e0, C4<1>, C4<1>;
L_0x19e2290 .functor NOT 1, v0x19dde60_0, C4<0>, C4<0>, C4<0>;
L_0x19e2340 .functor AND 1, L_0x19e2180, L_0x19e2290, C4<1>, C4<1>;
L_0x19e2450 .functor NOT 1, v0x19ddbe0_0, C4<0>, C4<0>, C4<0>;
L_0x19e2510 .functor NOT 1, v0x19ddc80_0, C4<0>, C4<0>, C4<0>;
L_0x19e2580 .functor AND 1, L_0x19e2450, L_0x19e2510, C4<1>, C4<1>;
L_0x19e26f0 .functor NOT 1, v0x19ddd20_0, C4<0>, C4<0>, C4<0>;
L_0x19e2760 .functor AND 1, L_0x19e2580, L_0x19e26f0, C4<1>, C4<1>;
L_0x19e2890 .functor AND 1, L_0x19e2760, v0x19dde60_0, C4<1>, C4<1>;
L_0x19e2950 .functor OR 1, L_0x19e2340, L_0x19e2890, C4<0>, C4<0>;
L_0x19e2820 .functor NOT 1, v0x19ddbe0_0, C4<0>, C4<0>, C4<0>;
L_0x19e2ae0 .functor NOT 1, v0x19ddc80_0, C4<0>, C4<0>, C4<0>;
L_0x19e2be0 .functor AND 1, L_0x19e2820, L_0x19e2ae0, C4<1>, C4<1>;
L_0x19e2cf0 .functor AND 1, L_0x19e2be0, v0x19ddd20_0, C4<1>, C4<1>;
L_0x19e2e50 .functor AND 1, L_0x19e2cf0, v0x19dde60_0, C4<1>, C4<1>;
L_0x19e2f10 .functor OR 1, L_0x19e2950, L_0x19e2e50, C4<0>, C4<0>;
L_0x19e30d0 .functor NOT 1, v0x19ddbe0_0, C4<0>, C4<0>, C4<0>;
L_0x19e3250 .functor AND 1, L_0x19e30d0, v0x19ddc80_0, C4<1>, C4<1>;
L_0x19e34e0 .functor NOT 1, v0x19ddd20_0, C4<0>, C4<0>, C4<0>;
L_0x19e3660 .functor AND 1, L_0x19e3250, L_0x19e34e0, C4<1>, C4<1>;
L_0x19e3840 .functor AND 1, L_0x19e3660, v0x19dde60_0, C4<1>, C4<1>;
L_0x19e3a10 .functor OR 1, L_0x19e2f10, L_0x19e3840, C4<0>, C4<0>;
L_0x19e3c00 .functor NOT 1, v0x19ddc80_0, C4<0>, C4<0>, C4<0>;
L_0x19e3c70 .functor AND 1, v0x19ddbe0_0, L_0x19e3c00, C4<1>, C4<1>;
L_0x19e3e20 .functor NOT 1, v0x19ddd20_0, C4<0>, C4<0>, C4<0>;
L_0x19e3e90 .functor AND 1, L_0x19e3c70, L_0x19e3e20, C4<1>, C4<1>;
L_0x19e40a0 .functor AND 1, L_0x19e3e90, v0x19dde60_0, C4<1>, C4<1>;
L_0x19e4160 .functor OR 1, L_0x19e3a10, L_0x19e40a0, C4<0>, C4<0>;
L_0x19e4380 .functor NOT 1, v0x19ddc80_0, C4<0>, C4<0>, C4<0>;
L_0x19e43f0 .functor AND 1, v0x19ddbe0_0, L_0x19e4380, C4<1>, C4<1>;
L_0x19e45d0 .functor AND 1, L_0x19e43f0, v0x19ddd20_0, C4<1>, C4<1>;
L_0x19e4690 .functor NOT 1, v0x19dde60_0, C4<0>, C4<0>, C4<0>;
L_0x19e4830 .functor AND 1, L_0x19e45d0, L_0x19e4690, C4<1>, C4<1>;
L_0x19e4940 .functor OR 1, L_0x19e4160, L_0x19e4830, C4<0>, C4<0>;
v0x19de440_0 .net *"_ivl_0", 0 0, L_0x19e1f20;  1 drivers
v0x19de520_0 .net *"_ivl_10", 0 0, L_0x19e2290;  1 drivers
v0x19de600_0 .net *"_ivl_12", 0 0, L_0x19e2340;  1 drivers
v0x19de6f0_0 .net *"_ivl_14", 0 0, L_0x19e2450;  1 drivers
v0x19de7d0_0 .net *"_ivl_16", 0 0, L_0x19e2510;  1 drivers
v0x19de900_0 .net *"_ivl_18", 0 0, L_0x19e2580;  1 drivers
v0x19de9e0_0 .net *"_ivl_2", 0 0, L_0x19e1f90;  1 drivers
v0x19deac0_0 .net *"_ivl_20", 0 0, L_0x19e26f0;  1 drivers
v0x19deba0_0 .net *"_ivl_22", 0 0, L_0x19e2760;  1 drivers
v0x19dec80_0 .net *"_ivl_24", 0 0, L_0x19e2890;  1 drivers
v0x19ded60_0 .net *"_ivl_26", 0 0, L_0x19e2950;  1 drivers
v0x19dee40_0 .net *"_ivl_28", 0 0, L_0x19e2820;  1 drivers
v0x19def20_0 .net *"_ivl_30", 0 0, L_0x19e2ae0;  1 drivers
v0x19df000_0 .net *"_ivl_32", 0 0, L_0x19e2be0;  1 drivers
v0x19df0e0_0 .net *"_ivl_34", 0 0, L_0x19e2cf0;  1 drivers
v0x19df1c0_0 .net *"_ivl_36", 0 0, L_0x19e2e50;  1 drivers
v0x19df2a0_0 .net *"_ivl_38", 0 0, L_0x19e2f10;  1 drivers
v0x19df380_0 .net *"_ivl_4", 0 0, L_0x19e2020;  1 drivers
v0x19df460_0 .net *"_ivl_40", 0 0, L_0x19e30d0;  1 drivers
v0x19df540_0 .net *"_ivl_42", 0 0, L_0x19e3250;  1 drivers
v0x19df620_0 .net *"_ivl_44", 0 0, L_0x19e34e0;  1 drivers
v0x19df700_0 .net *"_ivl_46", 0 0, L_0x19e3660;  1 drivers
v0x19df7e0_0 .net *"_ivl_48", 0 0, L_0x19e3840;  1 drivers
v0x19df8c0_0 .net *"_ivl_50", 0 0, L_0x19e3a10;  1 drivers
v0x19df9a0_0 .net *"_ivl_52", 0 0, L_0x19e3c00;  1 drivers
v0x19dfa80_0 .net *"_ivl_54", 0 0, L_0x19e3c70;  1 drivers
v0x19dfb60_0 .net *"_ivl_56", 0 0, L_0x19e3e20;  1 drivers
v0x19dfc40_0 .net *"_ivl_58", 0 0, L_0x19e3e90;  1 drivers
v0x19dfd20_0 .net *"_ivl_6", 0 0, L_0x19e20e0;  1 drivers
v0x19dfe00_0 .net *"_ivl_60", 0 0, L_0x19e40a0;  1 drivers
v0x19dfee0_0 .net *"_ivl_62", 0 0, L_0x19e4160;  1 drivers
v0x19dffc0_0 .net *"_ivl_64", 0 0, L_0x19e4380;  1 drivers
v0x19e00a0_0 .net *"_ivl_66", 0 0, L_0x19e43f0;  1 drivers
v0x19e0390_0 .net *"_ivl_68", 0 0, L_0x19e45d0;  1 drivers
v0x19e0470_0 .net *"_ivl_70", 0 0, L_0x19e4690;  1 drivers
v0x19e0550_0 .net *"_ivl_72", 0 0, L_0x19e4830;  1 drivers
v0x19e0630_0 .net *"_ivl_8", 0 0, L_0x19e2180;  1 drivers
v0x19e0710_0 .net "a", 0 0, v0x19ddbe0_0;  alias, 1 drivers
v0x19e07b0_0 .net "b", 0 0, v0x19ddc80_0;  alias, 1 drivers
v0x19e08a0_0 .net "c", 0 0, v0x19ddd20_0;  alias, 1 drivers
v0x19e0990_0 .net "d", 0 0, v0x19dde60_0;  alias, 1 drivers
v0x19e0a80_0 .net "q", 0 0, L_0x19e4940;  alias, 1 drivers
S_0x19e0be0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x19aebf0;
 .timescale -12 -12;
E_0x19a9760 .event anyedge, v0x19e1890_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19e1890_0;
    %nor/r;
    %assign/vec4 v0x19e1890_0, 0;
    %wait E_0x19a9760;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19dd390;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19dde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ddd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ddc80_0, 0;
    %assign/vec4 v0x19ddbe0_0, 0;
    %wait E_0x19939f0;
    %wait E_0x19a9c10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19dde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ddd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ddc80_0, 0;
    %assign/vec4 v0x19ddbe0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19a99c0;
    %load/vec4 v0x19ddbe0_0;
    %load/vec4 v0x19ddc80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19ddd20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19dde60_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19dde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ddd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ddc80_0, 0;
    %assign/vec4 v0x19ddbe0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x19dd9e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19a99c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x19dde60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ddd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19ddc80_0, 0;
    %assign/vec4 v0x19ddbe0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x19aebf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19e1570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19e1890_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19aebf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x19e1570_0;
    %inv;
    %store/vec4 v0x19e1570_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19aebf0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19dddc0_0, v0x19e19f0_0, v0x19e1390_0, v0x19e1430_0, v0x19e14d0_0, v0x19e1610_0, v0x19e1750_0, v0x19e16b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19aebf0;
T_7 ;
    %load/vec4 v0x19e17f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x19e17f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19e17f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x19e17f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19e17f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19e17f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19e17f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19aebf0;
T_8 ;
    %wait E_0x19a99c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19e17f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19e17f0_0, 4, 32;
    %load/vec4 v0x19e1930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x19e17f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19e17f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19e17f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19e17f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x19e1750_0;
    %load/vec4 v0x19e1750_0;
    %load/vec4 v0x19e16b0_0;
    %xor;
    %load/vec4 v0x19e1750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x19e17f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19e17f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x19e17f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19e17f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit2/iter0/response45/top_module.sv";
