<?xml version="1.0" encoding="UTF-8"?>
<sl:SimulinkArchitecture xmlns:sl="http://btc-es.de/ep/simulink/2014/12/09" infoXML="C:\Users\developer\AppData\Local\Temp\ut20220125T143608_11508\tmp_ar_reduced_model_qsr\ut_results\AddModelInfo.xml" modelVersion="1.1" modelPath="C:\Users\developer\AppData\Local\Temp\ut20220125T143608_11508\tmp_ar_reduced_model_qsr\Wrapper_model_qsr.slx" modelCreationDate="2022-01-25T14:36:13" creator="developer">
  <toolInfo name="Matlab" release="(R2019a)" version="9.6" patchLevel=""/>
  <toolInfo name="Simulink" release="(R2019a)" version="9.3" patchLevel=""/>
  <model modelID="model001" modelKind="model" modelVersion="1.1" modelPath="C:\Users\developer\AppData\Local\Temp\ut20220125T143608_11508\tmp_ar_reduced_model_qsr\Wrapper_model_qsr.slx" creationDate="2022-01-25T14:36:13" modificationDate="2022-01-25T14:36:15">
    <subsystem subsysID="ss1" physicalPath="Wrapper_model_qsr" path="" sampleTime="0.01" name="Wrapper_model_qsr" scopeKind="SUT" kind="subsystem">
      <inport portNumber="1" name="ref_in" physicalPath="Wrapper_model_qsr/ref_in" path="ref_in">
        <int32/>
      </inport>
      <inport portNumber="2" name="y1" physicalPath="Wrapper_model_qsr/y1" path="y1">
        <int32/>
      </inport>
      <inport portNumber="3" name="y2" physicalPath="Wrapper_model_qsr/y2" path="y2">
        <array size="3" startIndex="1">
          <int32/>
        </array>
      </inport>
      <inport portNumber="4" name="y3" physicalPath="Wrapper_model_qsr/y3" path="y3" signalName="&lt;signal1&gt;">
        <bus busType="non_virtual" busObjectName="SimpleBus">
          <signal signalName="simpleBoolean">
            <boolean/>
          </signal>
          <signal signalName="simpleInt32">
            <int32/>
          </signal>
        </bus>
      </inport>
      <outport portNumber="1" name="ref_out" physicalPath="Wrapper_model_qsr/ref_out" path="ref_out">
        <int32/>
      </outport>
      <outport portNumber="2" name="u1" physicalPath="Wrapper_model_qsr/u1" path="u1">
        <int32/>
      </outport>
      <outport portNumber="3" name="u2" physicalPath="Wrapper_model_qsr/u2" path="u2">
        <array size="3" startIndex="1">
          <int32/>
        </array>
      </outport>
      <outport portNumber="4" name="u3" physicalPath="Wrapper_model_qsr/u3" path="u3" signalName="&lt;signal1&gt;">
        <bus busType="non_virtual" busObjectName="SimpleBus">
          <signal signalName="simpleBoolean">
            <boolean/>
          </signal>
          <signal signalName="simpleInt32">
            <int32/>
          </signal>
        </bus>
      </outport>
      <subsystem refSubsysID="ss5"/>
    </subsystem>
    <subsystem subsysID="ss5" physicalPath="model_qsr/runnable_A" path="model_qsr/model_qsr/runnable_A" sampleTime="0.01" name="runnable_A" scopeKind="SUT" kind="subsystem" modelRef="model002">
      <inport portNumber="1" name="ref_in" physicalPath="model_qsr/runnable_A/ref_in" path="model_qsr/model_qsr/runnable_A/ref_in" modelRef="model002">
        <int32/>
      </inport>
      <inport portNumber="2" name="y1" physicalPath="model_qsr/runnable_A/y1" path="model_qsr/model_qsr/runnable_A/y1" modelRef="model002">
        <int32/>
      </inport>
      <inport portNumber="3" name="y2" physicalPath="model_qsr/runnable_A/y2" path="model_qsr/model_qsr/runnable_A/y2" modelRef="model002">
        <array size="3" startIndex="1">
          <int32/>
        </array>
      </inport>
      <inport portNumber="4" name="y3" physicalPath="model_qsr/runnable_A/y3" path="model_qsr/model_qsr/runnable_A/y3" modelRef="model002" signalName="&lt;signal1&gt;">
        <bus busType="non_virtual" busObjectName="SimpleBus">
          <signal signalName="simpleBoolean">
            <boolean/>
          </signal>
          <signal signalName="simpleInt32">
            <int32/>
          </signal>
        </bus>
      </inport>
      <outport portNumber="1" name="ref_out" physicalPath="model_qsr/runnable_A/ref_out" path="model_qsr/model_qsr/runnable_A/ref_out" modelRef="model002">
        <int32/>
      </outport>
      <outport portNumber="2" name="u1" physicalPath="model_qsr/runnable_A/u1" path="model_qsr/model_qsr/runnable_A/u1" modelRef="model002">
        <int32/>
      </outport>
      <outport portNumber="3" name="u2" physicalPath="model_qsr/runnable_A/u2" path="model_qsr/model_qsr/runnable_A/u2" modelRef="model002">
        <array size="3" startIndex="1">
          <int32/>
        </array>
      </outport>
      <outport portNumber="4" name="u3" physicalPath="model_qsr/runnable_A/u3" path="model_qsr/model_qsr/runnable_A/u3" modelRef="model002" signalName="&lt;signal1&gt;">
        <bus busType="non_virtual" busObjectName="SimpleBus">
          <signal signalName="simpleBoolean">
            <boolean/>
          </signal>
          <signal signalName="simpleInt32">
            <int32/>
          </signal>
        </bus>
      </outport>
    </subsystem>
    <rootSystem refSubsysID="ss1"/>
  </model>
  <model modelID="model002" modelKind="model_ref" modelVersion="1.35" modelPath="C:\Users\developer\AppData\Local\Temp\ut20220125T143608_11508\tmp_ar_reduced_model_qsr\model_qsr.slx" creationDate="2022-01-17T15:04:01" modificationDate="2022-01-25T14:36:12"/>
  <root refModelID="model001"/>
</sl:SimulinkArchitecture>
