0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_4/lab6_1_4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_4/lab6_1_4.srcs/sim_1/new/left_shift_register_parallel_in_tb.v,1646969088,verilog,,,,left_shift_register_parallel_in_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_4/lab6_1_4.srcs/sources_1/new/left_shift_register_parallel_in.v,1646969755,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_4/lab6_1_4.srcs/sim_1/new/left_shift_register_parallel_in_tb.v,,left_shift_register_parallel_in,,,,,,,,
