

================================================================
== Vitis HLS Report for 'dense_and_write_Pipeline_VITIS_LOOP_88_5'
================================================================
* Date:           Sat Feb 14 12:50:40 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.651 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_5  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      42|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      54|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      40|     141|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_21_4_32_1_1_U206  |sparsemux_21_4_32_1_1  |        0|   0|  0|  54|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  54|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln88_fu_202_p2         |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln88_fu_196_p2        |      icmp|   0|  0|  12|           4|           4|
    |out_val_last_fu_256_p2     |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  42|          15|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_1     |   9|          2|    4|          8|
    |c_fu_94                  |   9|          2|    4|          8|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_fu_94                  |   4|   0|    4|          0|
    |converter_reg_281        |  32|   0|   32|          0|
    |out_val_last_reg_286     |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  40|   0|   40|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  dense_and_write_Pipeline_VITIS_LOOP_88_5|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  dense_and_write_Pipeline_VITIS_LOOP_88_5|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  dense_and_write_Pipeline_VITIS_LOOP_88_5|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  dense_and_write_Pipeline_VITIS_LOOP_88_5|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  dense_and_write_Pipeline_VITIS_LOOP_88_5|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  dense_and_write_Pipeline_VITIS_LOOP_88_5|  return value|
|out_stream_TREADY  |   in|    1|        axis|                       out_stream_V_data_V|       pointer|
|out_stream_TDATA   |  out|   32|        axis|                       out_stream_V_data_V|       pointer|
|add9_reload        |   in|   32|     ap_none|                               add9_reload|        scalar|
|add_110_reload     |   in|   32|     ap_none|                            add_110_reload|        scalar|
|add_211_reload     |   in|   32|     ap_none|                            add_211_reload|        scalar|
|add_312_reload     |   in|   32|     ap_none|                            add_312_reload|        scalar|
|add_413_reload     |   in|   32|     ap_none|                            add_413_reload|        scalar|
|add_514_reload     |   in|   32|     ap_none|                            add_514_reload|        scalar|
|add_615_reload     |   in|   32|     ap_none|                            add_615_reload|        scalar|
|add_716_reload     |   in|   32|     ap_none|                            add_716_reload|        scalar|
|add_817_reload     |   in|   32|     ap_none|                            add_817_reload|        scalar|
|add_918_reload     |   in|   32|     ap_none|                            add_918_reload|        scalar|
|out_stream_TVALID  |  out|    1|        axis|                       out_stream_V_dest_V|       pointer|
|out_stream_TDEST   |  out|    1|        axis|                       out_stream_V_dest_V|       pointer|
|out_stream_TKEEP   |  out|    4|        axis|                       out_stream_V_keep_V|       pointer|
|out_stream_TSTRB   |  out|    4|        axis|                       out_stream_V_strb_V|       pointer|
|out_stream_TUSER   |  out|    1|        axis|                       out_stream_V_user_V|       pointer|
|out_stream_TLAST   |  out|    1|        axis|                       out_stream_V_last_V|       pointer|
|out_stream_TID     |  out|    1|        axis|                         out_stream_V_id_V|       pointer|
+-------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [cnn.cpp:88]   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_6"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_918_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_918_reload"   --->   Operation 8 'read' 'add_918_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_817_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_817_reload"   --->   Operation 9 'read' 'add_817_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_716_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_716_reload"   --->   Operation 10 'read' 'add_716_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_615_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_615_reload"   --->   Operation 11 'read' 'add_615_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_514_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_514_reload"   --->   Operation 12 'read' 'add_514_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_413_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_413_reload"   --->   Operation 13 'read' 'add_413_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_312_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_312_reload"   --->   Operation 14 'read' 'add_312_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_211_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_211_reload"   --->   Operation 15 'read' 'add_211_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_110_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add_110_reload"   --->   Operation 16 'read' 'add_110_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add9_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add9_reload"   --->   Operation 17 'read' 'add9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln88 = store i4 0, i4 %c" [cnn.cpp:88]   --->   Operation 18 'store' 'store_ln88' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc40" [cnn.cpp:88]   --->   Operation 19 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c_1 = load i4 %c" [cnn.cpp:88]   --->   Operation 20 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln88 = icmp_eq  i4 %c_1, i4 10" [cnn.cpp:88]   --->   Operation 21 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%add_ln88 = add i4 %c_1, i4 1" [cnn.cpp:88]   --->   Operation 22 'add' 'add_ln88' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc40.split, void %for.end42.exitStub" [cnn.cpp:88]   --->   Operation 23 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%converter = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.10float.float.i4, i4 0, i32 %add9_reload_read, i4 1, i32 %add_110_reload_read, i4 2, i32 %add_211_reload_read, i4 3, i32 %add_312_reload_read, i4 4, i32 %add_413_reload_read, i4 5, i32 %add_514_reload_read, i4 6, i32 %add_615_reload_read, i4 7, i32 %add_716_reload_read, i4 8, i32 %add_817_reload_read, i4 9, i32 %add_918_reload_read, i32 <undef>, i4 %c_1" [cnn.cpp:92]   --->   Operation 24 'sparsemux' 'converter' <Predicate = (!icmp_ln88)> <Delay = 0.75> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%out_val_last = icmp_eq  i4 %c_1, i4 9" [cnn.cpp:96]   --->   Operation 25 'icmp' 'out_val_last' <Predicate = (!icmp_ln88)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln88 = store i4 %add_ln88, i4 %c" [cnn.cpp:88]   --->   Operation 26 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.49>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [cnn.cpp:89]   --->   Operation 27 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [cnn.cpp:88]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [cnn.cpp:88]   --->   Operation 29 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_val_data = bitcast i32 %converter" [cnn.cpp:93]   --->   Operation 30 'bitcast' 'out_val_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.49ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i32 %out_val_data, i4 1, i4 1, i1 0, i1 %out_val_last, i1 0, i1 0" [cnn.cpp:97]   --->   Operation 31 'write' 'write_ln97' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc40" [cnn.cpp:88]   --->   Operation 32 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_110_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_211_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_312_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_413_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_514_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_615_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_716_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_817_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_918_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                       (alloca             ) [ 010]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
add_918_reload_read     (read               ) [ 000]
add_817_reload_read     (read               ) [ 000]
add_716_reload_read     (read               ) [ 000]
add_615_reload_read     (read               ) [ 000]
add_514_reload_read     (read               ) [ 000]
add_413_reload_read     (read               ) [ 000]
add_312_reload_read     (read               ) [ 000]
add_211_reload_read     (read               ) [ 000]
add_110_reload_read     (read               ) [ 000]
add9_reload_read        (read               ) [ 000]
store_ln88              (store              ) [ 000]
br_ln88                 (br                 ) [ 000]
c_1                     (load               ) [ 000]
icmp_ln88               (icmp               ) [ 010]
add_ln88                (add                ) [ 000]
br_ln88                 (br                 ) [ 000]
converter               (sparsemux          ) [ 011]
out_val_last            (icmp               ) [ 011]
store_ln88              (store              ) [ 000]
specpipeline_ln89       (specpipeline       ) [ 000]
speclooptripcount_ln88  (speclooptripcount  ) [ 000]
specloopname_ln88       (specloopname       ) [ 000]
out_val_data            (bitcast            ) [ 000]
write_ln97              (write              ) [ 000]
br_ln88                 (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add9_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add9_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_110_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_110_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_211_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_211_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_312_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_312_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="add_413_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_413_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add_514_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_514_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="add_615_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_615_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add_716_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_716_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="add_817_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_817_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="add_918_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_918_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.10float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="c_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_918_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_918_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_817_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_817_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_716_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_716_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_615_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_615_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_514_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_514_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_413_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_413_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_312_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_312_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_211_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_211_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_110_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_110_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add9_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add9_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln97_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="4" slack="0"/>
<pin id="163" dir="0" index="4" bw="1" slack="0"/>
<pin id="164" dir="0" index="5" bw="1" slack="0"/>
<pin id="165" dir="0" index="6" bw="1" slack="0"/>
<pin id="166" dir="0" index="7" bw="1" slack="0"/>
<pin id="167" dir="0" index="8" bw="32" slack="0"/>
<pin id="168" dir="0" index="9" bw="1" slack="0"/>
<pin id="169" dir="0" index="10" bw="1" slack="0"/>
<pin id="170" dir="0" index="11" bw="1" slack="0"/>
<pin id="171" dir="0" index="12" bw="1" slack="1"/>
<pin id="172" dir="0" index="13" bw="1" slack="0"/>
<pin id="173" dir="0" index="14" bw="1" slack="0"/>
<pin id="174" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln97/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln88_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="c_1_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln88_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln88_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="converter_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="0" index="3" bw="4" slack="0"/>
<pin id="213" dir="0" index="4" bw="32" slack="0"/>
<pin id="214" dir="0" index="5" bw="4" slack="0"/>
<pin id="215" dir="0" index="6" bw="32" slack="0"/>
<pin id="216" dir="0" index="7" bw="4" slack="0"/>
<pin id="217" dir="0" index="8" bw="32" slack="0"/>
<pin id="218" dir="0" index="9" bw="4" slack="0"/>
<pin id="219" dir="0" index="10" bw="32" slack="0"/>
<pin id="220" dir="0" index="11" bw="4" slack="0"/>
<pin id="221" dir="0" index="12" bw="32" slack="0"/>
<pin id="222" dir="0" index="13" bw="4" slack="0"/>
<pin id="223" dir="0" index="14" bw="32" slack="0"/>
<pin id="224" dir="0" index="15" bw="4" slack="0"/>
<pin id="225" dir="0" index="16" bw="32" slack="0"/>
<pin id="226" dir="0" index="17" bw="4" slack="0"/>
<pin id="227" dir="0" index="18" bw="32" slack="0"/>
<pin id="228" dir="0" index="19" bw="4" slack="0"/>
<pin id="229" dir="0" index="20" bw="32" slack="0"/>
<pin id="230" dir="0" index="21" bw="32" slack="0"/>
<pin id="231" dir="0" index="22" bw="4" slack="0"/>
<pin id="232" dir="1" index="23" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="converter/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="out_val_last_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="out_val_last/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln88_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="out_val_data_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out_val_data/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="c_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="281" class="1005" name="converter_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="converter "/>
</bind>
</comp>

<comp id="286" class="1005" name="out_val_last_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_val_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="52" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="175"><net_src comp="90" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="183"><net_src comp="58" pin="0"/><net_sink comp="158" pin=9"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="158" pin=10"/></net>

<net id="185"><net_src comp="92" pin="0"/><net_sink comp="158" pin=11"/></net>

<net id="186"><net_src comp="92" pin="0"/><net_sink comp="158" pin=13"/></net>

<net id="187"><net_src comp="92" pin="0"/><net_sink comp="158" pin=14"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="235"><net_src comp="152" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="237"><net_src comp="146" pin="2"/><net_sink comp="208" pin=4"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="208" pin=5"/></net>

<net id="239"><net_src comp="140" pin="2"/><net_sink comp="208" pin=6"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="208" pin=7"/></net>

<net id="241"><net_src comp="134" pin="2"/><net_sink comp="208" pin=8"/></net>

<net id="242"><net_src comp="66" pin="0"/><net_sink comp="208" pin=9"/></net>

<net id="243"><net_src comp="128" pin="2"/><net_sink comp="208" pin=10"/></net>

<net id="244"><net_src comp="68" pin="0"/><net_sink comp="208" pin=11"/></net>

<net id="245"><net_src comp="122" pin="2"/><net_sink comp="208" pin=12"/></net>

<net id="246"><net_src comp="70" pin="0"/><net_sink comp="208" pin=13"/></net>

<net id="247"><net_src comp="116" pin="2"/><net_sink comp="208" pin=14"/></net>

<net id="248"><net_src comp="72" pin="0"/><net_sink comp="208" pin=15"/></net>

<net id="249"><net_src comp="110" pin="2"/><net_sink comp="208" pin=16"/></net>

<net id="250"><net_src comp="74" pin="0"/><net_sink comp="208" pin=17"/></net>

<net id="251"><net_src comp="104" pin="2"/><net_sink comp="208" pin=18"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="208" pin=19"/></net>

<net id="253"><net_src comp="98" pin="2"/><net_sink comp="208" pin=20"/></net>

<net id="254"><net_src comp="78" pin="0"/><net_sink comp="208" pin=21"/></net>

<net id="255"><net_src comp="193" pin="1"/><net_sink comp="208" pin=22"/></net>

<net id="260"><net_src comp="193" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="76" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="202" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="158" pin=8"/></net>

<net id="274"><net_src comp="94" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="284"><net_src comp="208" pin="23"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="289"><net_src comp="256" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="158" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {2 }
	Port: out_stream_V_keep_V | {2 }
	Port: out_stream_V_strb_V | {2 }
	Port: out_stream_V_user_V | {2 }
	Port: out_stream_V_last_V | {2 }
	Port: out_stream_V_id_V | {2 }
	Port: out_stream_V_dest_V | {2 }
 - Input state : 
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : add9_reload | {1 }
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : add_110_reload | {1 }
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : add_211_reload | {1 }
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : add_312_reload | {1 }
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : add_413_reload | {1 }
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : add_514_reload | {1 }
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : add_615_reload | {1 }
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : add_716_reload | {1 }
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : add_817_reload | {1 }
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : add_918_reload | {1 }
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : out_stream_V_data_V | {}
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : out_stream_V_keep_V | {}
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : out_stream_V_strb_V | {}
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : out_stream_V_user_V | {}
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : out_stream_V_last_V | {}
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : out_stream_V_id_V | {}
	Port: dense_and_write_Pipeline_VITIS_LOOP_88_5 : out_stream_V_dest_V | {}
  - Chain level:
	State 1
		store_ln88 : 1
		c_1 : 1
		icmp_ln88 : 2
		add_ln88 : 2
		br_ln88 : 3
		converter : 2
		out_val_last : 2
		store_ln88 : 3
	State 2
		write_ln97 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
| sparsemux|         converter_fu_208        |    0    |    54   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln88_fu_196        |    0    |    12   |
|          |       out_val_last_fu_256       |    0    |    12   |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln88_fu_202         |    0    |    12   |
|----------|---------------------------------|---------|---------|
|          |  add_918_reload_read_read_fu_98 |    0    |    0    |
|          | add_817_reload_read_read_fu_104 |    0    |    0    |
|          | add_716_reload_read_read_fu_110 |    0    |    0    |
|          | add_615_reload_read_read_fu_116 |    0    |    0    |
|   read   | add_514_reload_read_read_fu_122 |    0    |    0    |
|          | add_413_reload_read_read_fu_128 |    0    |    0    |
|          | add_312_reload_read_read_fu_134 |    0    |    0    |
|          | add_211_reload_read_read_fu_140 |    0    |    0    |
|          | add_110_reload_read_read_fu_146 |    0    |    0    |
|          |   add9_reload_read_read_fu_152  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln97_write_fu_158     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    90   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      c_reg_271     |    4   |
|  converter_reg_281 |   32   |
|out_val_last_reg_286|    1   |
+--------------------+--------+
|        Total       |   37   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   90   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   37   |    -   |
+-----------+--------+--------+
|   Total   |   37   |   90   |
+-----------+--------+--------+
