#include "sim/init.hh"

namespace {

const std::uint8_t data_m5_objects_DMA_Controller[] = {
    120,156,173,82,207,111,211,48,20,126,78,211,108,43,131,78,
    72,252,5,92,34,14,141,132,4,226,128,16,108,221,36,14,
    221,160,217,1,114,177,220,196,165,153,236,56,216,142,180,156,
    183,255,123,188,231,172,43,61,113,193,137,63,249,251,252,227,
    125,207,207,37,60,182,17,246,207,216,221,28,161,194,159,129,
    2,184,166,81,4,138,129,142,160,136,128,17,31,129,26,129,
    142,161,136,145,199,32,99,88,51,168,198,112,15,112,7,240,
    179,24,67,149,64,158,30,224,65,245,3,182,148,225,200,19,
    188,25,134,71,8,121,173,175,86,55,178,244,131,244,2,97,
    217,173,250,51,211,120,107,148,146,54,72,243,197,23,190,147,
    202,191,205,158,146,217,21,130,4,40,24,89,70,127,232,186,
    24,145,163,155,49,249,190,67,154,4,122,64,182,73,193,52,
    14,131,114,180,93,48,217,167,207,246,233,49,44,243,52,38,
    119,20,212,189,70,208,82,103,22,189,102,173,53,222,148,70,
    101,251,54,103,155,141,39,151,117,130,144,62,167,244,14,17,
    56,111,132,150,156,251,73,32,218,84,157,34,74,135,251,190,
    149,65,47,111,111,249,70,138,10,243,31,35,253,38,172,208,
    254,120,184,137,92,254,238,100,83,226,20,157,89,105,193,221,
    147,66,161,206,250,82,73,231,167,56,180,52,225,60,87,194,
    227,124,31,54,44,164,115,226,151,60,237,214,107,220,48,172,
    114,173,105,156,188,176,70,207,107,27,226,60,238,188,54,36,
    80,9,180,104,42,225,141,237,191,119,178,147,41,37,182,3,
    247,22,97,213,213,170,202,126,124,120,207,23,231,249,215,236,
    159,215,211,246,225,46,41,63,71,17,18,70,223,148,189,196,
    62,101,151,105,178,125,35,250,221,172,165,11,112,193,25,178,
    167,71,179,12,143,230,213,160,154,32,185,217,46,196,50,218,
    22,236,255,248,13,245,251,56,84,236,19,133,118,228,113,194,
    78,216,73,244,7,199,83,188,121,
};

EmbeddedPython embedded_m5_objects_DMA_Controller(
    "m5/objects/DMA_Controller.py",
    "/home/zhouzhiyong/gem5/build/X86_MESI/mem/ruby/protocol/DMA_Controller.py",
    "m5.objects.DMA_Controller",
    data_m5_objects_DMA_Controller,
    441,
    834);

} // anonymous namespace
