{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677439087479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677439087494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 11:18:07 2023 " "Processing started: Sun Feb 26 11:18:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677439087494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439087494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439087494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677439088181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677439088181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab3-a " "Found design unit 1: Lab3-a" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677439099344 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677439099344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677439099394 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Lab3.vhd(68) " "VHDL Process Statement warning at Lab3.vhd(68): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099394 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_time Lab3.vhd(85) " "VHDL Process Statement warning at Lab3.vhd(85): signal \"set_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099394 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_alarm Lab3.vhd(85) " "VHDL Process Statement warning at Lab3.vhd(85): signal \"set_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099394 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_time Lab3.vhd(125) " "VHDL Process Statement warning at Lab3.vhd(125): signal \"set_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099394 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab3.vhd(127) " "VHDL Process Statement warning at Lab3.vhd(127): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099394 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(128) " "VHDL Process Statement warning at Lab3.vhd(128): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099394 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab3.vhd(131) " "VHDL Process Statement warning at Lab3.vhd(131): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099394 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(132) " "VHDL Process Statement warning at Lab3.vhd(132): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099400 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab3.vhd(135) " "VHDL Process Statement warning at Lab3.vhd(135): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099400 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(136) " "VHDL Process Statement warning at Lab3.vhd(136): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099400 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(139) " "VHDL Process Statement warning at Lab3.vhd(139): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099400 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_alarm Lab3.vhd(142) " "VHDL Process Statement warning at Lab3.vhd(142): signal \"set_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099400 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab3.vhd(144) " "VHDL Process Statement warning at Lab3.vhd(144): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099400 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(145) " "VHDL Process Statement warning at Lab3.vhd(145): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099400 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab3.vhd(148) " "VHDL Process Statement warning at Lab3.vhd(148): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099400 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(149) " "VHDL Process Statement warning at Lab3.vhd(149): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099400 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab3.vhd(152) " "VHDL Process Statement warning at Lab3.vhd(152): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099400 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(153) " "VHDL Process Statement warning at Lab3.vhd(153): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099400 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(156) " "VHDL Process Statement warning at Lab3.vhd(156): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677439099400 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AH1 Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AH1\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677439099401 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AH2 Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AH2\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677439099401 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM1 Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AM1\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677439099401 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM2 Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AM2\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677439099401 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AS1 Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AS1\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677439099401 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AS2 Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AS2\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677439099401 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AAMPM Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AAMPM\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677439099401 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALARM Lab3.vhd(163) " "VHDL Process Statement warning at Lab3.vhd(163): inferring latch(es) for signal or variable \"ALARM\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 163 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677439099401 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALARM Lab3.vhd(163) " "Inferred latch for \"ALARM\" at Lab3.vhd(163)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099403 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AAMPM Lab3.vhd(66) " "Inferred latch for \"AAMPM\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS2\[0\] Lab3.vhd(66) " "Inferred latch for \"AS2\[0\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS2\[1\] Lab3.vhd(66) " "Inferred latch for \"AS2\[1\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS2\[2\] Lab3.vhd(66) " "Inferred latch for \"AS2\[2\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS2\[3\] Lab3.vhd(66) " "Inferred latch for \"AS2\[3\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS1\[0\] Lab3.vhd(66) " "Inferred latch for \"AS1\[0\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS1\[1\] Lab3.vhd(66) " "Inferred latch for \"AS1\[1\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS1\[2\] Lab3.vhd(66) " "Inferred latch for \"AS1\[2\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM2\[0\] Lab3.vhd(66) " "Inferred latch for \"AM2\[0\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM2\[1\] Lab3.vhd(66) " "Inferred latch for \"AM2\[1\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM2\[2\] Lab3.vhd(66) " "Inferred latch for \"AM2\[2\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM2\[3\] Lab3.vhd(66) " "Inferred latch for \"AM2\[3\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM1\[0\] Lab3.vhd(66) " "Inferred latch for \"AM1\[0\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM1\[1\] Lab3.vhd(66) " "Inferred latch for \"AM1\[1\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM1\[2\] Lab3.vhd(66) " "Inferred latch for \"AM1\[2\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH2\[0\] Lab3.vhd(66) " "Inferred latch for \"AH2\[0\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH2\[1\] Lab3.vhd(66) " "Inferred latch for \"AH2\[1\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH2\[2\] Lab3.vhd(66) " "Inferred latch for \"AH2\[2\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH2\[3\] Lab3.vhd(66) " "Inferred latch for \"AH2\[3\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH1\[0\] Lab3.vhd(66) " "Inferred latch for \"AH1\[0\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH1\[1\] Lab3.vhd(66) " "Inferred latch for \"AH1\[1\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099404 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH1\[2\] Lab3.vhd(66) " "Inferred latch for \"AH1\[2\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439099405 "|Lab3"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H1\[2\] H1\[2\]~_emulated H1\[2\]~1 " "Register \"H1\[2\]\" is converted into an equivalent circuit using register \"H1\[2\]~_emulated\" and latch \"H1\[2\]~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|H1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H1\[1\] H1\[1\]~_emulated H1\[1\]~5 " "Register \"H1\[1\]\" is converted into an equivalent circuit using register \"H1\[1\]~_emulated\" and latch \"H1\[1\]~5\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|H1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H1\[0\] H1\[0\]~_emulated H1\[0\]~9 " "Register \"H1\[0\]\" is converted into an equivalent circuit using register \"H1\[0\]~_emulated\" and latch \"H1\[0\]~9\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|H1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H2\[0\] H2\[0\]~_emulated H2\[0\]~1 " "Register \"H2\[0\]\" is converted into an equivalent circuit using register \"H2\[0\]~_emulated\" and latch \"H2\[0\]~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|H2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H2\[1\] H2\[1\]~_emulated H2\[1\]~5 " "Register \"H2\[1\]\" is converted into an equivalent circuit using register \"H2\[1\]~_emulated\" and latch \"H2\[1\]~5\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|H2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H2\[2\] H2\[2\]~_emulated H2\[2\]~9 " "Register \"H2\[2\]\" is converted into an equivalent circuit using register \"H2\[2\]~_emulated\" and latch \"H2\[2\]~9\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|H2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H2\[3\] H2\[3\]~_emulated H2\[3\]~13 " "Register \"H2\[3\]\" is converted into an equivalent circuit using register \"H2\[3\]~_emulated\" and latch \"H2\[3\]~13\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|H2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M1\[2\] M1\[2\]~_emulated M1\[2\]~1 " "Register \"M1\[2\]\" is converted into an equivalent circuit using register \"M1\[2\]~_emulated\" and latch \"M1\[2\]~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|M1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M1\[1\] M1\[1\]~_emulated M1\[1\]~5 " "Register \"M1\[1\]\" is converted into an equivalent circuit using register \"M1\[1\]~_emulated\" and latch \"M1\[1\]~5\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|M1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M1\[0\] M1\[0\]~_emulated M1\[0\]~9 " "Register \"M1\[0\]\" is converted into an equivalent circuit using register \"M1\[0\]~_emulated\" and latch \"M1\[0\]~9\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|M1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M2\[0\] M2\[0\]~_emulated M2\[0\]~1 " "Register \"M2\[0\]\" is converted into an equivalent circuit using register \"M2\[0\]~_emulated\" and latch \"M2\[0\]~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|M2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M2\[1\] M2\[1\]~_emulated M2\[1\]~5 " "Register \"M2\[1\]\" is converted into an equivalent circuit using register \"M2\[1\]~_emulated\" and latch \"M2\[1\]~5\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|M2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M2\[2\] M2\[2\]~_emulated M2\[2\]~9 " "Register \"M2\[2\]\" is converted into an equivalent circuit using register \"M2\[2\]~_emulated\" and latch \"M2\[2\]~9\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|M2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M2\[3\] M2\[3\]~_emulated M2\[3\]~13 " "Register \"M2\[3\]\" is converted into an equivalent circuit using register \"M2\[3\]~_emulated\" and latch \"M2\[3\]~13\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|M2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S1\[2\] S1\[2\]~_emulated S1\[2\]~1 " "Register \"S1\[2\]\" is converted into an equivalent circuit using register \"S1\[2\]~_emulated\" and latch \"S1\[2\]~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|S1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S1\[1\] S1\[1\]~_emulated S1\[1\]~5 " "Register \"S1\[1\]\" is converted into an equivalent circuit using register \"S1\[1\]~_emulated\" and latch \"S1\[1\]~5\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|S1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S1\[0\] S1\[0\]~_emulated S1\[0\]~9 " "Register \"S1\[0\]\" is converted into an equivalent circuit using register \"S1\[0\]~_emulated\" and latch \"S1\[0\]~9\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|S1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S2\[0\] S2\[0\]~_emulated S2\[0\]~1 " "Register \"S2\[0\]\" is converted into an equivalent circuit using register \"S2\[0\]~_emulated\" and latch \"S2\[0\]~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|S2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S2\[1\] S2\[1\]~_emulated S2\[1\]~5 " "Register \"S2\[1\]\" is converted into an equivalent circuit using register \"S2\[1\]~_emulated\" and latch \"S2\[1\]~5\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|S2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S2\[2\] S2\[2\]~_emulated S2\[2\]~9 " "Register \"S2\[2\]\" is converted into an equivalent circuit using register \"S2\[2\]~_emulated\" and latch \"S2\[2\]~9\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|S2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S2\[3\] S2\[3\]~_emulated S2\[3\]~13 " "Register \"S2\[3\]\" is converted into an equivalent circuit using register \"S2\[3\]~_emulated\" and latch \"S2\[3\]~13\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|S2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AMPM AMPM~_emulated AMPM~1 " "Register \"AMPM\" is converted into an equivalent circuit using register \"AMPM~_emulated\" and latch \"AMPM~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677439099866 "|Lab3|AMPM"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1677439099866 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outH1\[0\] VCC " "Pin \"outH1\[0\]\" is stuck at VCC" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677439099900 "|Lab3|outH1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outH1\[1\] VCC " "Pin \"outH1\[1\]\" is stuck at VCC" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677439099900 "|Lab3|outH1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outH1\[2\] VCC " "Pin \"outH1\[2\]\" is stuck at VCC" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677439099900 "|Lab3|outH1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outH1\[3\] VCC " "Pin \"outH1\[3\]\" is stuck at VCC" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677439099900 "|Lab3|outH1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outH1\[6\] VCC " "Pin \"outH1\[6\]\" is stuck at VCC" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677439099900 "|Lab3|outH1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677439099900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677439099969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677439100261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677439100261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "277 " "Implemented 277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677439100319 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677439100319 ""} { "Info" "ICUT_CUT_TM_LCELLS" "217 " "Implemented 217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677439100319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677439100319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677439100336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 11:18:20 2023 " "Processing ended: Sun Feb 26 11:18:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677439100336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677439100336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677439100336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677439100336 ""}
