#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: ?????
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue May 30 09:30:08 2023
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Tue May 30 09:32:23 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
 0.009229s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (169.3%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.019174s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (81.5%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
Executing : rtl-infer successfully.
 0.239772s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (104.3%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.006671s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.031120s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.4%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004389s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (356.0%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.033067s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.5%)
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 2.578 sec
Current time: Tue May 30 09:32:27 2023
Action compile: Peak memory pool usage is 73,220,096 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue May 30 09:32:27 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
I: Removed bmsWIDEDFFCPE inst dis_sel[4] that is redundant to dis_sel[3]
I: Removed bmsWIDEDFFCPE inst dis_sel[5] that is redundant to dis_sel[3]
I: Constant propagation done on s2/N87 (bmsREDAND).
I: Constant propagation done on s2/N89 (bmsREDAND).
I: Constant propagation done on s2/N91 (bmsREDAND).
I: Constant propagation done on s2/N93 (bmsREDAND).
Executing : pre-mapping successfully.
 0.029742s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.1%)
Start mod-gen.
I: Constant propagation done on s1/N29_bc0 (bmsREDAND).
I: Constant propagation done on s1/N171_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N141_ab1 (bmsREDAND).
I: Constant propagation done on s1/N81_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N81_bc1 (bmsREDAND).
I: Constant propagation done on s1/N127_sum0 (bmsREDXOR).
Executing : mod-gen successfully.
 0.076550s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.1%)
Start logic-optimization.
Executing : logic-optimization successfully.
 2.466302s wall, 2.359375s user + 0.093750s system = 2.453125s CPU (99.5%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[0] that is redundant to s2/dis_lin[3]
I: Removed GTP_DFF_P inst s2/dis_sel[6] that is redundant to s2/dis_lin[1]
I: Removed GTP_DFF_P inst s2/dis_sel[7] that is redundant to s2/dis_lin[2]
Executing : tech-mapping phase 1 successfully.
 0.017989s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (173.7%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 2.180302s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (99.6%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.031983s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.7%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000516s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.008844s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.7%)

Cell Usage:
GTP_DFF_C                    49 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     2 uses
GTP_DFF_P                     5 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     14 uses
GTP_LUT3                     13 uses
GTP_LUT4                     26 uses
GTP_LUT5                     40 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                     9 uses
GTP_MUX2LUT6                  7 uses

I/O ports: 44
GTP_INBUF                   8 uses
GTP_OUTBUF                 36 uses

Mapping Summary:
Total LUTs: 128 of 17536 (0.73%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 128
Total Registers: 72 of 26304 (0.27%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 44 of 240 (18.33%)


Number of unique control sets : 7
  CLK(nt_clk_in), CE(nt_rst_n)                     : 2
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 6
      CLK(nt_clk_out), C(~nt_rst_n)                : 1
      CLK(nt_clk_out), P(~nt_rst_n)                : 5
  CLK(nt_clk_in), C(~nt_rst_n)                     : 48
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N330)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N373)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N423)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N602)        : 4


Number of DFF:CE Signals : 5
  nt_rst_n(from GTP_INBUF:O)                       : 2
  s1.N330(from GTP_LUT4:Z)                         : 4
  s1.N373(from GTP_LUT3:Z)                         : 4
  s1.N423(from GTP_LUT4:Z)                         : 4
  s1.N602(from GTP_LUT5M:Z)                        : 4

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 6
  nt_clk_in(from GTP_INBUF:O)                      : 66

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 70

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                66           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 6           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     228.833 MHz       1000.000          4.370        995.630
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     999.001 MHz       1000.000          1.001        998.999
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.630       0.000              0             79
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.999       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.725       0.000              0             79
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             66
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              6
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_3_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[1]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_3_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_3_edge/Q (GTP_DFF_E)
                                   net (fanout=9)        0.594       4.685         s1/key_3_edge    
                                                                                   s1/N167/I1 (GTP_LUT2)
                                   td                    0.174       4.859 f       s1/N167/Z (GTP_LUT2)
                                   net (fanout=4)        0.511       5.370         s1/N167          
                                                                                   s1/N413_0/I4 (GTP_LUT5)
                                   td                    0.174       5.544 f       s1/N413_0/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       6.055         s1/_N460         
                                                                                   s1/N423_6/ID (GTP_LUT5M)
                                   td                    0.235       6.290 f       s1/N423_6/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.731         s1/_N381         
                                                                                   s1/N982_4/I3 (GTP_LUT4)
                                   td                    0.174       6.905 f       s1/N982_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.346         s1/N982          
                                                                                   s1/N471_1/I4 (GTP_LUT5)
                                   td                    0.174       7.520 f       s1/N471_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.890         s1/_N177         
                                                                                   s1/N471_3/I4 (GTP_LUT5)
                                   td                    0.164       8.054 r       s1/N471_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.054         s1/N471          
                                                                           r       s1/red_score[1]/D (GTP_DFF_CE)

 Data arrival time                                                   8.054         Logic Levels: 6  
                                                                                   Logic: 1.420ns(33.116%), Route: 2.868ns(66.884%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.630                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/yellow_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N362/I0 (GTP_LUT4)
                                   td                    0.239       4.912 f       s1/N362/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       5.446         s1/N362          
                                                                                   s1/N363_1/I4 (GTP_LUT5)
                                   td                    0.174       5.620 f       s1/N363_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       6.173         s1/N1141         
                                                                                   s1/N1146_0/I3 (GTP_LUT4)
                                   td                    0.174       6.347 f       s1/N1146_0/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.717         s1/_N492         
                                                                                   s1/N1146_2/I4 (GTP_LUT5)
                                   td                    0.174       6.891 f       s1/N1146_2/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       7.332         s1/N1146         
                                                                                   s1/N1089_4/I4 (GTP_LUT5)
                                   td                    0.174       7.506 f       s1/N1089_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.876         s1/N1089         
                                                                                   s1/N374_7/I4 (GTP_LUT5)
                                   td                    0.164       8.040 r       s1/N374_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.040         s1/N374          
                                                                           r       s1/yellow_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.040         Logic Levels: 6  
                                                                                   Logic: 1.424ns(33.318%), Route: 2.850ns(66.682%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/yellow_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.644                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[4]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N412/I2 (GTP_LUT5M)
                                   td                    0.383       5.056 r       s1/N412/Z (GTP_LUT5M)
                                   net (fanout=6)        0.553       5.609         s1/N412          
                                                                                   s1/N423_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.891 r       s1/N423_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.332         s1/_N382         
                                                                                   s1/N602_11/I4 (GTP_LUT5)
                                   td                    0.174       6.506 f       s1/N602_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.947         s1/_N286         
                                                                                   s1/N602_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.229 r       s1/N602_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.740         s1/N602          
                                                                           r       s1/red_score[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.740         Logic Levels: 4  
                                                                                   Logic: 1.446ns(36.387%), Route: 2.528ns(63.613%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.699                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/CLK (GTP_DFF_C)
Endpoint    : s1/t3/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t4/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t4            
                                                                           f       s1/t3/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t3/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/CLK (GTP_DFF_C)
Endpoint    : s1/t5/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t6/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t6            
                                                                           f       s1/t5/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t5/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t2/CLK (GTP_DFF_C)
Endpoint    : s1/t1/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t2/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t2            
                                                                           f       s1/t1/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.582
  Launch Clock Delay      :  0.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       0.582         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.907 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=9)        0.594       1.501         s2/dis_lin [1]   
                                                                           r       s2/dis_lin[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.501         Logic Levels: 0  
                                                                                   Logic: 0.325ns(35.365%), Route: 0.594ns(64.635%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582    1000.582         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.582                          
 clock uncertainty                                      -0.050    1000.532                          

 Setup time                                             -0.032    1000.500                          

 Data required time                                               1000.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.500                          
 Data arrival time                                                  -1.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.999                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.582
  Launch Clock Delay      :  0.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       0.582         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.907 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=9)        0.594       1.501         s2/dis_lin [1]   
                                                                           r       s2/dis_sel[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.501         Logic Levels: 0  
                                                                                   Logic: 0.325ns(35.365%), Route: 0.594ns(64.635%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582    1000.582         nt_clk_out       
                                                                           r       s2/dis_sel[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.582                          
 clock uncertainty                                      -0.050    1000.532                          

 Setup time                                             -0.032    1000.500                          

 Data required time                                               1000.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.500                          
 Data arrival time                                                  -1.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.999                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.582
  Launch Clock Delay      :  0.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       0.582         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.907 r       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=8)        0.582       1.489         s2/dis_lin [2]   
                                                                           r       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.489         Logic Levels: 0  
                                                                                   Logic: 0.325ns(35.832%), Route: 0.582ns(64.168%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582    1000.582         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.582                          
 clock uncertainty                                      -0.050    1000.532                          

 Setup time                                             -0.032    1000.500                          

 Data required time                                               1000.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.500                          
 Data arrival time                                                  -1.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.011                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.582
  Launch Clock Delay      :  0.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       0.582         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.899 f       s2/dis_lin[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.269         s2/dis_lin [0]   
                                                                           f       s2/dis_lin[3]/D (GTP_DFF_P)

 Data arrival time                                                   1.269         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       0.582         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.582                          
 clock uncertainty                                       0.000       0.582                          

 Hold time                                               0.033       0.615                          

 Data required time                                                  0.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.615                          
 Data arrival time                                                  -1.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.582
  Launch Clock Delay      :  0.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       0.582         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.899 f       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=8)        0.582       1.481         s2/dis_lin [2]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.481         Logic Levels: 0  
                                                                                   Logic: 0.317ns(35.261%), Route: 0.582ns(64.739%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       0.582         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.582                          
 clock uncertainty                                       0.000       0.582                          

 Hold time                                               0.033       0.615                          

 Data required time                                                  0.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.615                          
 Data arrival time                                                  -1.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.866                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.582
  Launch Clock Delay      :  0.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       0.582         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.899 f       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=8)        0.582       1.481         s2/dis_lin [3]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.481         Logic Levels: 0  
                                                                                   Logic: 0.317ns(35.261%), Route: 0.582ns(64.739%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       0.582         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.582                          
 clock uncertainty                                       0.000       0.582                          

 Hold time                                               0.033       0.615                          

 Data required time                                                  0.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.615                          
 Data arrival time                                                  -1.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.866                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[5] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N28_26[2]/I1 (GTP_LUT4)
                                   td                    0.206       4.667 f       s2/N28_26[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.667         s2/_N230         
                                                                                   s2/N28_27[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.667 f       s2/N28_27[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.235         s2/dis_tmp [2]   
                                                                                   s2/N81[5]/I0 (GTP_LUT5)
                                   td                    0.261       5.496 f       s2/N81[5]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.366         _N259            
                                                                                   dis_seg_obuf[5]/I (GTP_OUTBUF)
                                   td                    2.409       8.775 f       dis_seg_obuf[5]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.775         dis_seg[5]       
 dis_seg[5]                                                                f       dis_seg[5] (port)

 Data arrival time                                                   8.775         Logic Levels: 4  
                                                                                   Logic: 3.201ns(63.905%), Route: 1.808ns(36.095%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N28_26[2]/I1 (GTP_LUT4)
                                   td                    0.206       4.667 f       s2/N28_26[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.667         s2/_N230         
                                                                                   s2/N28_27[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.667 f       s2/N28_27[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.235         s2/dis_tmp [2]   
                                                                                   s2/N81[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.496 f       s2/N81[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.366         _N253            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.775 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.775         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.775         Logic Levels: 4  
                                                                                   Logic: 3.201ns(63.905%), Route: 1.808ns(36.095%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N28_26[2]/I1 (GTP_LUT4)
                                   td                    0.206       4.667 f       s2/N28_26[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.667         s2/_N230         
                                                                                   s2/N28_27[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.667 f       s2/N28_27[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.235         s2/dis_tmp [2]   
                                                                                   s2/N81[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.496 f       s2/N81[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.366         _N257            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.775 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.775         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.775         Logic Levels: 4  
                                                                                   Logic: 3.201ns(63.905%), Route: 1.808ns(36.095%)
====================================================================================================

====================================================================================================

Startpoint  : key_1 (port)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_1                                                   0.000       0.000 r       key_1 (port)     
                                   net (fanout=1)        0.000       0.000         key_1            
                                                                                   key_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_1_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_1         
                                                                           r       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_3 (port)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_3                                                   0.000       0.000 r       key_3 (port)     
                                   net (fanout=1)        0.000       0.000         key_3            
                                                                                   key_3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_3_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_3         
                                                                           r       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_2 (port)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_2                                                   0.000       0.000 r       key_2 (port)     
                                   net (fanout=1)        0.000       0.000         key_2            
                                                                                   key_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_2_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_2         
                                                                           r       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 9.000 sec
Action synthesize: CPU time elapsed is 7.313 sec
Current time: Tue May 30 09:32:35 2023
Action synthesize: Peak memory pool usage is 117,866,496 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue May 30 09:32:36 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top_basketball'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_in in design, driver pin O(instance clk_in_ibuf) -> load pin CLK(instance s0/clk_out).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.062500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 72       | 26304         | 1                   
| LUT                   | 128      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 44       | 240           | 19                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_basketball' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 8.000 sec
Action dev_map: CPU time elapsed is 6.594 sec
Current time: Tue May 30 09:32:43 2023
Action dev_map: Peak memory pool usage is 171,323,392 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue May 30 09:32:44 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_in_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 3.16 sec.
Run super clustering :
	Initial slack 990989.
	6 iterations finished.
	Final slack 993498.
Super clustering done.
Design Utilization : 1%.
Global placement takes 0.98 sec.
Wirelength after global placement is 2257.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Wirelength after Macro cell placement is 2029.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990989.
	6 iterations finished.
	Final slack 993498.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1934.
Post global placement takes 0.69 sec.
Wirelength after legalization is 1945.
Legalization takes 0.03 sec.
Worst slack before Replication Place is 995902.
Wirelength after replication placement is 1945.
Legalized cost 995902.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 1945.
Timing-driven detailed placement takes 0.44 sec.
Placement done.
Total placement takes 5.47 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
Building routing graph takes 1.53 sec.
Worst slack is 996189.
Processing design graph takes 0.25 sec.
Total memory for routing:
	46.926702 M.
Total nets for routing : 272.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 6 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 26 nets, it takes 0.06 sec.
Global routing takes 0.06 sec.
Total 324 subnets.
    forward max bucket size 83 , backward 23.
        Unrouted nets 157 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 22 , backward 27.
        Unrouted nets 121 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 19 , backward 41.
        Unrouted nets 98 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 41.
        Unrouted nets 65 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 42.
        Unrouted nets 46 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 38.
        Unrouted nets 23 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 30.
        Unrouted nets 23 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 39.
        Unrouted nets 13 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 49.
        Unrouted nets 0 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from s0/clk_out/opit_0_inv:Q to s2/dis_lin[0]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.20 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.09 sec.
Used srb routing arc is 1957.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 2.73 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 46       | 3274          | 1                   
|   FF                     | 59       | 19644         | 1                   
|   LUT                    | 107      | 13096         | 1                   
|   LUT-FF pairs           | 18       | 13096         | 1                   
| Use of CLMS              | 18       | 1110          | 2                   
|   FF                     | 13       | 6660          | 1                   
|   LUT                    | 26       | 4440          | 1                   
|   LUT-FF pairs           | 2        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 44       | 240           | 18                  
|   IOBD                   | 23       | 120           | 19                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 20       | 114           | 18                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 44       | 240           | 18                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:08s)
Design 'top_basketball' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 19.000 sec
Action pnr: CPU time elapsed is 16.578 sec
Current time: Tue May 30 09:33:02 2023
Action pnr: Peak memory pool usage is 368,672,768 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:08s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue May 30 09:33:03 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 09:33:13 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                54           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 6           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     211.238 MHz       1000.000          4.734        995.266
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     757.576 MHz       1000.000          1.320        998.680
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.266       0.000              0            179
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.680       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.362       0.000              0            179
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.243       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.245       0.000              0              6
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.172       0.000              0            179
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.965       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.371       0.000              0            179
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.265       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.651       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.632       0.000              0              6
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_1_edge/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[3]/opit_0_inv_L6Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.343
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.801       3.939         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       s1/key_1_edge/opit_0_inv_L5Q_perm/CLK

 CLMS_126_169/Q0                   tco                   0.261       4.200 r       s1/key_1_edge/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.796       4.996         s1/key_1_edge    
 CLMS_114_157/Y2                   td                    0.284       5.280 r       s1/N412/gateop/F 
                                   net (fanout=6)        0.264       5.544         s1/N412          
 CLMS_114_157/Y1                   td                    0.276       5.820 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.751       6.571         s1/_N382         
 CLMA_118_181/Y0                   td                    0.164       6.735 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.303       7.038         s1/_N286         
 CLMA_118_189/Y0                   td                    0.387       7.425 r       s1/N423_4/gateop_perm/Z
                                   net (fanout=3)        0.731       8.156         s1/N423          
 CLMA_118_165/CECO                 td                    0.118       8.274 r       s1/red_score[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.274         _N15             
 CLMA_118_169/CECI                                                         r       s1/red_score[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   8.274         Logic Levels: 5  
                                                                                   Logic: 1.490ns(34.371%), Route: 2.845ns(65.629%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.517    1003.343         ntclkbufg_0      
 CLMA_118_169/CLK                                                          r       s1/red_score[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.538    1003.881                          
 clock uncertainty                                      -0.050    1003.831                          

 Setup time                                             -0.291    1003.540                          

 Data required time                                               1003.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.540                          
 Data arrival time                                                  -8.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.266                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1_edge/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.348
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.801       3.939         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       s1/key_1_edge/opit_0_inv_L5Q_perm/CLK

 CLMS_126_169/Q0                   tco                   0.261       4.200 r       s1/key_1_edge/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.796       4.996         s1/key_1_edge    
 CLMS_114_157/Y2                   td                    0.284       5.280 r       s1/N412/gateop/F 
                                   net (fanout=6)        0.264       5.544         s1/N412          
 CLMS_114_157/Y1                   td                    0.276       5.820 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.751       6.571         s1/_N382         
 CLMA_118_181/Y0                   td                    0.164       6.735 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.303       7.038         s1/_N286         
 CLMA_118_189/Y0                   td                    0.387       7.425 r       s1/N423_4/gateop_perm/Z
                                   net (fanout=3)        0.731       8.156         s1/N423          
 CLMA_118_165/CE                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.156         Logic Levels: 4  
                                                                                   Logic: 1.372ns(32.535%), Route: 2.845ns(67.465%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.522    1003.348         ntclkbufg_0      
 CLMA_118_165/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.886                          
 clock uncertainty                                      -0.050    1003.836                          

 Setup time                                             -0.277    1003.559                          

 Data required time                                               1003.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.559                          
 Data arrival time                                                  -8.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.403                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3_edge/opit_0_L5Q_perm/CLK
Endpoint    : s1/red_score[1]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.333
  Launch Clock Delay      :  3.921
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.783       3.921         ntclkbufg_0      
 CLMA_114_180/CLK                                                          r       s1/key_3_edge/opit_0_L5Q_perm/CLK

 CLMA_114_180/Q2                   tco                   0.261       4.182 r       s1/key_3_edge/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.265       4.447         s1/key_3_edge    
 CLMA_114_180/Y3                   td                    0.209       4.656 r       s1/N167/gateop_perm/Z
                                   net (fanout=4)        0.634       5.290         s1/N167          
 CLMA_118_156/Y3                   td                    0.169       5.459 r       s1/N413_0/gateop_perm/Z
                                   net (fanout=4)        0.262       5.721         s1/_N460         
 CLMA_118_156/Y0                   td                    0.211       5.932 r       s1/N423_6/gateop/F
                                   net (fanout=2)        0.950       6.882         s1/_N381         
 CLMA_118_189/Y2                   td                    0.165       7.047 r       s1/N982_4/gateop_perm/Z
                                   net (fanout=2)        0.584       7.631         s1/N982          
 CLMA_118_193/Y3                   td                    0.276       7.907 r       s1/N471_1/gateop_perm/Z
                                   net (fanout=1)        0.260       8.167         s1/_N177         
 CLMA_118_193/B1                                                           r       s1/red_score[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.167         Logic Levels: 5  
                                                                                   Logic: 1.291ns(30.405%), Route: 2.955ns(69.595%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.507    1003.333         ntclkbufg_0      
 CLMA_118_193/CLK                                                          r       s1/red_score[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.871                          
 clock uncertainty                                      -0.050    1003.821                          

 Setup time                                             -0.240    1003.581                          

 Data required time                                               1003.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.581                          
 Data arrival time                                                  -8.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.414                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.941
  Launch Clock Delay      :  3.363
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.537       3.363         ntclkbufg_0      
 CLMS_78_177/CLK                                                           r       s1/t6/opit_0_inv/CLK

 CLMS_78_177/Q0                    tco                   0.223       3.586 f       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.389       3.975         s1/t6            
 CLMS_94_177/M0                                                            f       s1/t5/opit_0_inv/D

 Data arrival time                                                   3.975         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.438%), Route: 0.389ns(63.562%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.803       3.941         ntclkbufg_0      
 CLMS_94_177/CLK                                                           r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.312       3.629                          
 clock uncertainty                                       0.000       3.629                          

 Hold time                                              -0.016       3.613                          

 Data required time                                                  3.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.613                          
 Data arrival time                                                  -3.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.362                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/opit_0_inv/CLK
Endpoint    : s1/t3/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.956
  Launch Clock Delay      :  3.378
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.552       3.378         ntclkbufg_0      
 CLMS_78_165/CLK                                                           r       s1/t4/opit_0_inv/CLK

 CLMS_78_165/Q0                    tco                   0.223       3.601 f       s1/t4/opit_0_inv/Q
                                   net (fanout=2)        0.410       4.011         s1/t4            
 CLMS_94_165/M0                                                            f       s1/t3/opit_0_inv/D

 Data arrival time                                                   4.011         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.229%), Route: 0.410ns(64.771%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.818       3.956         ntclkbufg_0      
 CLMS_94_165/CLK                                                           r       s1/t3/opit_0_inv/CLK
 clock pessimism                                        -0.312       3.644                          
 clock uncertainty                                       0.000       3.644                          

 Hold time                                              -0.016       3.628                          

 Data required time                                                  3.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.628                          
 Data arrival time                                                  -4.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/yellow_score[7]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.927
  Launch Clock Delay      :  3.347
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.521       3.347         ntclkbufg_0      
 CLMA_130_172/CLK                                                          r       s1/yellow_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_172/Q0                   tco                   0.223       3.570 f       s1/yellow_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.115       3.685         nt_score[13]     
 CLMA_130_180/A0                                                           f       s1/yellow_score[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.685         Logic Levels: 0  
                                                                                   Logic: 0.223ns(65.976%), Route: 0.115ns(34.024%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.789       3.927         ntclkbufg_0      
 CLMA_130_180/CLK                                                          r       s1/yellow_score[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.557       3.370                          
 clock uncertainty                                       0.000       3.370                          

 Hold time                                              -0.125       3.245                          

 Data required time                                                  3.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.245                          
 Data arrival time                                                  -3.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.458
  Launch Clock Delay      :  0.892
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.892       0.892         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMS_86_237/Q1                    tco                   0.261       1.153 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=8)        0.508       1.661         s2/dis_lin [3]   
 CLMA_106_241/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.661         Logic Levels: 0  
                                                                                   Logic: 0.261ns(33.940%), Route: 0.508ns(66.060%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.458    1000.458         nt_clk_out       
 CLMA_106_241/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.458                          
 clock uncertainty                                      -0.050    1000.408                          

 Setup time                                             -0.067    1000.341                          

 Data required time                                               1000.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.341                          
 Data arrival time                                                  -1.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.680                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.598
  Launch Clock Delay      :  0.711
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.711       0.711         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_102_237/Q0                   tco                   0.261       0.972 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=9)        0.501       1.473         s2/dis_lin [1]   
 CLMA_90_241/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.473         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.252%), Route: 0.501ns(65.748%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.598    1000.598         nt_clk_out       
 CLMA_90_241/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.598                          
 clock uncertainty                                      -0.050    1000.548                          

 Setup time                                             -0.067    1000.481                          

 Data required time                                               1000.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.481                          
 Data arrival time                                                  -1.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.008                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.677
  Launch Clock Delay      :  0.711
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.711       0.711         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_102_237/Q0                   tco                   0.261       0.972 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=9)        0.512       1.484         s2/dis_lin [1]   
 CLMS_86_237/M1                                                            r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.484         Logic Levels: 0  
                                                                                   Logic: 0.261ns(33.765%), Route: 0.512ns(66.235%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.677    1000.677         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.677                          
 clock uncertainty                                      -0.050    1000.627                          

 Setup time                                             -0.067    1000.560                          

 Data required time                                               1000.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.560                          
 Data arrival time                                                  -1.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.076                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.711
  Launch Clock Delay      :  0.458
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.458       0.458         nt_clk_out       
 CLMA_106_241/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_106_241/Q0                   tco                   0.223       0.681 f       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=8)        0.257       0.938         s2/dis_lin [2]   
 CLMS_102_237/M0                                                           f       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.938         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.711       0.711         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.711                          
 clock uncertainty                                       0.000       0.711                          

 Hold time                                              -0.016       0.695                          

 Data required time                                                  0.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.695                          
 Data arrival time                                                  -0.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.892
  Launch Clock Delay      :  0.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.536       0.536         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_102_237/Q0                   tco                   0.223       0.759 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=9)        0.361       1.120         s2/dis_lin [1]   
 CLMS_86_237/M1                                                            f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.120         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.185%), Route: 0.361ns(61.815%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.892       0.892         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.892                          
 clock uncertainty                                       0.000       0.892                          

 Hold time                                              -0.016       0.876                          

 Data required time                                                  0.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.876                          
 Data arrival time                                                  -1.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.892
  Launch Clock Delay      :  0.598
  Clock Pessimism Removal :  -0.075

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.598       0.598         nt_clk_out       
 CLMA_90_241/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_90_241/Q0                    tco                   0.223       0.821 f       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.256       1.077         s2/dis_lin [0]   
 CLMS_86_237/M2                                                            f       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.077         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.892       0.892         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.075       0.817                          
 clock uncertainty                                       0.000       0.817                          

 Hold time                                              -0.016       0.801                          

 Data required time                                                  0.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.801                          
 Data arrival time                                                  -1.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.796       3.934         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_126_196/Q1                   tco                   0.261       4.195 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.834       5.029         s2/dis_num [9]   
 CLMA_126_200/Y6CD                 td                    0.277       5.306 r       s2/N28_27[1]_muxf6_perm/Z
                                   net (fanout=7)        0.747       6.053         s2/dis_tmp [1]   
 CLMS_126_221/Y1                   td                    0.276       6.329 r       s2/N81[2]/gateop_perm/Z
                                   net (fanout=1)        0.903       7.232         _N258            
 IOL_151_242/DO                    td                    0.128       7.360 r       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       7.360         dis_seg_obuf[2]/ntO
 IOBD_152_242/PAD                  td                    2.141       9.501 r       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.043       9.544         dis_seg[2]       
 F14                                                                       r       dis_seg[2] (port)

 Data arrival time                                                   9.544         Logic Levels: 4  
                                                                                   Logic: 3.083ns(54.955%), Route: 2.527ns(45.045%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.796       3.934         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_126_196/Q1                   tco                   0.261       4.195 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.834       5.029         s2/dis_num [9]   
 CLMA_126_200/Y6CD                 td                    0.277       5.306 r       s2/N28_27[1]_muxf6_perm/Z
                                   net (fanout=7)        0.644       5.950         s2/dis_tmp [1]   
 CLMS_126_221/Y0                   td                    0.281       6.231 f       s2/N81[3]/gateop_perm/Z
                                   net (fanout=1)        0.661       6.892         _N256            
 IOL_151_241/DO                    td                    0.122       7.014 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.014         dis_seg_obuf[3]/ntO
 IOBS_152_241/PAD                  td                    2.287       9.301 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.044       9.345         dis_seg[3]       
 F13                                                                       f       dis_seg[3] (port)

 Data arrival time                                                   9.345         Logic Levels: 4  
                                                                                   Logic: 3.228ns(59.656%), Route: 2.183ns(40.344%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[4]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.795       3.933         ntclkbufg_0      
 CLMA_118_201/CLK                                                          r       s2/dis_num[4]/opit_0_inv/CLK

 CLMA_118_201/Q0                   tco                   0.261       4.194 r       s2/dis_num[4]/opit_0_inv/Q
                                   net (fanout=1)        0.658       4.852         s2/dis_num [4]   
 CLMA_126_204/Y6AB                 td                    0.169       5.021 r       s2/N28_27[0]_muxf6_perm/Z
                                   net (fanout=7)        0.793       5.814         s2/dis_tmp [0]   
 CLMS_126_221/Y3                   td                    0.377       6.191 r       s2/N81[0]/gateop_perm/Z
                                   net (fanout=1)        0.761       6.952         _N253            
 IOL_151_233/DO                    td                    0.128       7.080 r       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.080         dis_seg_obuf[0]/ntO
 IOBS_152_233/PAD                  td                    2.141       9.221 r       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.043       9.264         dis_seg[0]       
 G13                                                                       r       dis_seg[0] (port)

 Data arrival time                                                   9.264         Logic Levels: 4  
                                                                                   Logic: 3.076ns(57.700%), Route: 2.255ns(42.300%)
====================================================================================================

====================================================================================================

Startpoint  : key_yellow (port)
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M13                                                     0.000       0.000 r       key_yellow (port)
                                   net (fanout=1)        0.051       0.051         key_yellow       
 IOBD_152_146/DIN                  td                    0.935       0.986 r       key_yellow_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         key_yellow_ibuf/ntD
 IOL_151_146/RX_DATA_DD            td                    0.094       1.080 r       key_yellow_ibuf/opit_1/OUT
                                   net (fanout=12)       0.699       1.779         nt_key_yellow    
 CLMA_126_176/Y0                   td                    0.197       1.976 f       s1/N369_1/gateop_perm/Z
                                   net (fanout=1)        0.175       2.151         s1/N1145         
 CLMA_126_180/A2                                                           f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   2.151         Logic Levels: 3  
                                                                                   Logic: 1.226ns(56.997%), Route: 0.925ns(43.003%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s2/dis_lin[2]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.086       0.086         rst_n            
 IOBD_152_266/DIN                  td                    0.935       1.021 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.021         rst_n_ibuf/ntD   
 IOL_151_266/RX_DATA_DD            td                    0.094       1.115 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=41)       1.039       2.154         nt_rst_n         
 CLMA_106_241/RS                                                           r       s2/dis_lin[2]/opit_0_inv/RS

 Data arrival time                                                   2.154         Logic Levels: 2  
                                                                                   Logic: 1.029ns(47.772%), Route: 1.125ns(52.228%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s2/dis_num[11]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.086       0.086         rst_n            
 IOBD_152_266/DIN                  td                    0.935       1.021 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.021         rst_n_ibuf/ntD   
 IOL_151_266/RX_DATA_DD            td                    0.094       1.115 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=41)       1.075       2.190         nt_rst_n         
 CLMA_126_192/RS                                                           r       s2/dis_num[11]/opit_0_inv/RS

 Data arrival time                                                   2.190         Logic Levels: 2  
                                                                                   Logic: 1.029ns(46.986%), Route: 1.161ns(53.014%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_1_edge/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[3]/opit_0_inv_L6Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.767
  Launch Clock Delay      :  3.189
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.458       3.189         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       s1/key_1_edge/opit_0_inv_L5Q_perm/CLK

 CLMS_126_169/Q0                   tco                   0.209       3.398 r       s1/key_1_edge/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.640       4.038         s1/key_1_edge    
 CLMS_114_157/Y2                   td                    0.227       4.265 r       s1/N412/gateop/F 
                                   net (fanout=6)        0.243       4.508         s1/N412          
 CLMS_114_157/Y1                   td                    0.221       4.729 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.602       5.331         s1/_N382         
 CLMA_118_181/Y0                   td                    0.131       5.462 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.248       5.710         s1/_N286         
 CLMA_118_189/Y0                   td                    0.310       6.020 r       s1/N423_4/gateop_perm/Z
                                   net (fanout=3)        0.574       6.594         s1/N423          
 CLMA_118_165/CECO                 td                    0.094       6.688 r       s1/red_score[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.688         _N15             
 CLMA_118_169/CECI                                                         r       s1/red_score[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.688         Logic Levels: 5  
                                                                                   Logic: 1.192ns(34.067%), Route: 2.307ns(65.933%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.254    1002.767         ntclkbufg_0      
 CLMA_118_169/CLK                                                          r       s1/red_score[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.376    1003.143                          
 clock uncertainty                                      -0.050    1003.093                          

 Setup time                                             -0.233    1002.860                          

 Data required time                                               1002.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.860                          
 Data arrival time                                                  -6.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.172                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1_edge/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  3.189
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.458       3.189         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       s1/key_1_edge/opit_0_inv_L5Q_perm/CLK

 CLMS_126_169/Q0                   tco                   0.209       3.398 r       s1/key_1_edge/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.640       4.038         s1/key_1_edge    
 CLMS_114_157/Y2                   td                    0.227       4.265 r       s1/N412/gateop/F 
                                   net (fanout=6)        0.243       4.508         s1/N412          
 CLMS_114_157/Y1                   td                    0.221       4.729 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.602       5.331         s1/_N382         
 CLMA_118_181/Y0                   td                    0.131       5.462 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.248       5.710         s1/_N286         
 CLMA_118_189/Y0                   td                    0.310       6.020 r       s1/N423_4/gateop_perm/Z
                                   net (fanout=3)        0.574       6.594         s1/N423          
 CLMA_118_165/CE                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.594         Logic Levels: 4  
                                                                                   Logic: 1.098ns(32.247%), Route: 2.307ns(67.753%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.259    1002.772         ntclkbufg_0      
 CLMA_118_165/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.148                          
 clock uncertainty                                      -0.050    1003.098                          

 Setup time                                             -0.223    1002.875                          

 Data required time                                               1002.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.875                          
 Data arrival time                                                  -6.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.281                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3_edge/opit_0_L5Q_perm/CLK
Endpoint    : s1/red_score[1]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.758
  Launch Clock Delay      :  3.171
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.440       3.171         ntclkbufg_0      
 CLMA_114_180/CLK                                                          r       s1/key_3_edge/opit_0_L5Q_perm/CLK

 CLMA_114_180/Q2                   tco                   0.209       3.380 r       s1/key_3_edge/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.245       3.625         s1/key_3_edge    
 CLMA_114_180/Y3                   td                    0.167       3.792 r       s1/N167/gateop_perm/Z
                                   net (fanout=4)        0.492       4.284         s1/N167          
 CLMA_118_156/Y3                   td                    0.135       4.419 r       s1/N413_0/gateop_perm/Z
                                   net (fanout=4)        0.241       4.660         s1/_N460         
 CLMA_118_156/Y0                   td                    0.169       4.829 r       s1/N423_6/gateop/F
                                   net (fanout=2)        0.722       5.551         s1/_N381         
 CLMA_118_189/Y2                   td                    0.132       5.683 r       s1/N982_4/gateop_perm/Z
                                   net (fanout=2)        0.453       6.136         s1/N982          
 CLMA_118_193/Y3                   td                    0.221       6.357 r       s1/N471_1/gateop_perm/Z
                                   net (fanout=1)        0.239       6.596         s1/_N177         
 CLMA_118_193/B1                                                           r       s1/red_score[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.596         Logic Levels: 5  
                                                                                   Logic: 1.033ns(30.161%), Route: 2.392ns(69.839%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.245    1002.758         ntclkbufg_0      
 CLMA_118_193/CLK                                                          r       s1/red_score[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.134                          
 clock uncertainty                                      -0.050    1003.084                          

 Setup time                                             -0.144    1002.940                          

 Data required time                                               1002.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.940                          
 Data arrival time                                                  -6.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.344                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/yellow_score[7]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.178
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.260       2.773         ntclkbufg_0      
 CLMA_130_172/CLK                                                          r       s1/yellow_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_172/Q0                   tco                   0.197       2.970 f       s1/yellow_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.109       3.079         nt_score[13]     
 CLMA_130_180/A0                                                           f       s1/yellow_score[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.079         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.447       3.178         ntclkbufg_0      
 CLMA_130_180/CLK                                                          r       s1/yellow_score[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.388       2.790                          
 clock uncertainty                                       0.000       2.790                          

 Hold time                                              -0.082       2.708                          

 Data required time                                                  2.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.708                          
 Data arrival time                                                  -3.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.371                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/yellow_score[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.260       2.773         ntclkbufg_0      
 CLMA_130_172/CLK                                                          r       s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_172/Q1                   tco                   0.197       2.970 f       s1/yellow_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.109         nt_score[12]     
 CLMA_130_172/A4                                                           f       s1/yellow_score[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.109         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.457       3.188         ntclkbufg_0      
 CLMA_130_172/CLK                                                          r       s1/yellow_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.414       2.774                          
 clock uncertainty                                       0.000       2.774                          

 Hold time                                              -0.055       2.719                          

 Data required time                                                  2.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.719                          
 Data arrival time                                                  -3.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.168
  Launch Clock Delay      :  2.753
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.240       2.753         ntclkbufg_0      
 CLMA_118_188/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_188/Q0                   tco                   0.197       2.950 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.089         nt_score[4]      
 CLMA_118_188/A4                                                           f       s1/red_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.089         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.437       3.168         ntclkbufg_0      
 CLMA_118_188/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.415       2.753                          
 clock uncertainty                                       0.000       2.753                          

 Hold time                                              -0.055       2.698                          

 Data required time                                                  2.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.698                          
 Data arrival time                                                  -3.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.378
  Launch Clock Delay      :  0.698
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.698       0.698         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMS_86_237/Q1                    tco                   0.206       0.904 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=8)        0.424       1.328         s2/dis_lin [3]   
 CLMA_106_241/M0                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.328         Logic Levels: 0  
                                                                                   Logic: 0.206ns(32.698%), Route: 0.424ns(67.302%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.378    1000.378         nt_clk_out       
 CLMA_106_241/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.378                          
 clock uncertainty                                      -0.050    1000.328                          

 Setup time                                             -0.035    1000.293                          

 Data required time                                               1000.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.293                          
 Data arrival time                                                  -1.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.965                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.488
  Launch Clock Delay      :  0.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.564       0.564         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_102_237/Q0                   tco                   0.209       0.773 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=9)        0.414       1.187         s2/dis_lin [1]   
 CLMA_90_241/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.187         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.547%), Route: 0.414ns(66.453%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.488    1000.488         nt_clk_out       
 CLMA_90_241/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.488                          
 clock uncertainty                                      -0.050    1000.438                          

 Setup time                                             -0.027    1000.411                          

 Data required time                                               1000.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.411                          
 Data arrival time                                                  -1.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.224                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.565
  Launch Clock Delay      :  0.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.564       0.564         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_102_237/Q0                   tco                   0.209       0.773 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=9)        0.422       1.195         s2/dis_lin [1]   
 CLMS_86_237/M1                                                            r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.195         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.122%), Route: 0.422ns(66.878%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.565    1000.565         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.565                          
 clock uncertainty                                      -0.050    1000.515                          

 Setup time                                             -0.027    1000.488                          

 Data required time                                               1000.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.488                          
 Data arrival time                                                  -1.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.293                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.564
  Launch Clock Delay      :  0.378
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.378       0.378         nt_clk_out       
 CLMA_106_241/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_106_241/Q0                   tco                   0.198       0.576 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=8)        0.250       0.826         s2/dis_lin [2]   
 CLMS_102_237/M0                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.826         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.196%), Route: 0.250ns(55.804%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.564       0.564         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.564                          
 clock uncertainty                                       0.000       0.564                          

 Hold time                                              -0.003       0.561                          

 Data required time                                                  0.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.561                          
 Data arrival time                                                  -0.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.173  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.698
  Launch Clock Delay      :  0.488
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.488       0.488         nt_clk_out       
 CLMA_90_241/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_90_241/Q0                    tco                   0.198       0.686 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.239       0.925         s2/dis_lin [0]   
 CLMS_86_237/M2                                                            r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.925         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.309%), Route: 0.239ns(54.691%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.698       0.698         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.037       0.661                          
 clock uncertainty                                       0.000       0.661                          

 Hold time                                              -0.003       0.658                          

 Data required time                                                  0.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.658                          
 Data arrival time                                                  -0.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.698
  Launch Clock Delay      :  0.453
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.453       0.453         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_102_237/Q0                   tco                   0.198       0.651 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=9)        0.352       1.003         s2/dis_lin [1]   
 CLMS_86_237/M1                                                            r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.003         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.000%), Route: 0.352ns(64.000%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.698       0.698         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.698                          
 clock uncertainty                                       0.000       0.698                          

 Hold time                                              -0.003       0.695                          

 Data required time                                                  0.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.695                          
 Data arrival time                                                  -1.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.453       3.184         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_126_196/Q1                   tco                   0.206       3.390 f       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.618       4.008         s2/dis_num [9]   
 CLMA_126_200/Y6CD                 td                    0.221       4.229 r       s2/N28_27[1]_muxf6_perm/Z
                                   net (fanout=7)        0.602       4.831         s2/dis_tmp [1]   
 CLMS_126_221/Y1                   td                    0.217       5.048 f       s2/N81[2]/gateop_perm/Z
                                   net (fanout=1)        0.685       5.733         _N258            
 IOL_151_242/DO                    td                    0.081       5.814 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       5.814         dis_seg_obuf[2]/ntO
 IOBD_152_242/PAD                  td                    1.972       7.786 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.043       7.829         dis_seg[2]       
 F14                                                                       f       dis_seg[2] (port)

 Data arrival time                                                   7.829         Logic Levels: 4  
                                                                                   Logic: 2.697ns(58.062%), Route: 1.948ns(41.938%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.453       3.184         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_126_196/Q1                   tco                   0.206       3.390 f       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.618       4.008         s2/dis_num [9]   
 CLMA_126_200/Y6CD                 td                    0.221       4.229 r       s2/N28_27[1]_muxf6_perm/Z
                                   net (fanout=7)        0.524       4.753         s2/dis_tmp [1]   
 CLMS_126_221/Y0                   td                    0.225       4.978 f       s2/N81[3]/gateop_perm/Z
                                   net (fanout=1)        0.608       5.586         _N256            
 IOL_151_241/DO                    td                    0.081       5.667 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       5.667         dis_seg_obuf[3]/ntO
 IOBS_152_241/PAD                  td                    1.972       7.639 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.044       7.683         dis_seg[3]       
 F13                                                                       f       dis_seg[3] (port)

 Data arrival time                                                   7.683         Logic Levels: 4  
                                                                                   Logic: 2.705ns(60.124%), Route: 1.794ns(39.876%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[4]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.451       3.182         ntclkbufg_0      
 CLMA_118_201/CLK                                                          r       s2/dis_num[4]/opit_0_inv/CLK

 CLMA_118_201/Q0                   tco                   0.209       3.391 r       s2/dis_num[4]/opit_0_inv/Q
                                   net (fanout=1)        0.529       3.920         s2/dis_num [4]   
 CLMA_126_204/Y6AB                 td                    0.135       4.055 r       s2/N28_27[0]_muxf6_perm/Z
                                   net (fanout=7)        0.632       4.687         s2/dis_tmp [0]   
 CLMS_126_221/Y3                   td                    0.270       4.957 f       s2/N81[0]/gateop_perm/Z
                                   net (fanout=1)        0.575       5.532         _N253            
 IOL_151_233/DO                    td                    0.081       5.613 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       5.613         dis_seg_obuf[0]/ntO
 IOBS_152_233/PAD                  td                    1.972       7.585 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.043       7.628         dis_seg[0]       
 G13                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   7.628         Logic Levels: 4  
                                                                                   Logic: 2.667ns(59.987%), Route: 1.779ns(40.013%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s2/dis_num[11]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.086       0.086         rst_n            
 IOBD_152_266/DIN                  td                    0.781       0.867 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.867         rst_n_ibuf/ntD   
 IOL_151_266/RX_DATA_DD            td                    0.071       0.938 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=41)       0.882       1.820         nt_rst_n         
 CLMA_126_192/RS                                                           r       s2/dis_num[11]/opit_0_inv/RS

 Data arrival time                                                   1.820         Logic Levels: 2  
                                                                                   Logic: 0.852ns(46.813%), Route: 0.968ns(53.187%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s2/dis_num[8]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.086       0.086         rst_n            
 IOBD_152_266/DIN                  td                    0.781       0.867 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.867         rst_n_ibuf/ntD   
 IOL_151_266/RX_DATA_DD            td                    0.071       0.938 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=41)       0.882       1.820         nt_rst_n         
 CLMA_126_192/RS                                                           r       s2/dis_num[8]/opit_0_inv/RS

 Data arrival time                                                   1.820         Logic Levels: 2  
                                                                                   Logic: 0.852ns(46.813%), Route: 0.968ns(53.187%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s2/dis_num[15]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.086       0.086         rst_n            
 IOBD_152_266/DIN                  td                    0.781       0.867 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.867         rst_n_ibuf/ntD   
 IOL_151_266/RX_DATA_DD            td                    0.071       0.938 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=41)       0.882       1.820         nt_rst_n         
 CLMA_126_192/RS                                                           r       s2/dis_num[15]/opit_0_inv/RS

 Data arrival time                                                   1.820         Logic Levels: 2  
                                                                                   Logic: 0.852ns(46.813%), Route: 0.968ns(53.187%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 11.000 sec
Action report_timing: CPU time elapsed is 8.781 sec
Current time: Tue May 30 09:33:14 2023
Action report_timing: Peak memory pool usage is 208,134,144 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue May 30 09:33:15 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.250000 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/top_basketball.sbit"
Generate programming file takes 7.359375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 16.000 sec
Action gen_bit_stream: CPU time elapsed is 14.250 sec
Current time: Tue May 30 09:33:31 2023
Action gen_bit_stream: Peak memory pool usage is 284,872,704 bytes
Process "Generate Bitstream" done.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v". 
Compiling architecture definition.
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/counetr.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/counetr.v(line number: 1)] Empty port in module declaration
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 1)] Empty port in module declaration
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin.v(line number: 1)] Empty port in module declaration
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Empty port in module declaration
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 21)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 22)] Syntax error near endmodule
E: Parsing ERROR.
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 21)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 22)] Syntax error near endmodule
E: Parsing ERROR.
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 21)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 22)] Syntax error near endmodule
E: Parsing ERROR.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 9)] Syntax error near wire
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 51)] Syntax error near end
E: Verilog-4073: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 38)] Assignment target score must be of type reg or genvar
E: Verilog-4073: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 40)] Assignment target score must be of type reg or genvar
E: Verilog-4073: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 42)] Assignment target score must be of type reg or genvar
E: Verilog-4073: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 44)] Assignment target score must be of type reg or genvar
E: Verilog-4073: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 46)] Assignment target score must be of type reg or genvar
E: Verilog-4073: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 48)] Assignment target score must be of type reg or genvar
E: Parsing ERROR.
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 51)] Syntax error near end
E: Parsing ERROR.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 1)] Empty port in module declaration


Process "Compile" started.
Current time: Tue May 30 09:59:06 2023
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.018521s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.018086s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (172.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005521s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.251735s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (99.3%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.007740s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (201.9%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.036975s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.5%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004285s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.031987s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.7%)
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 2.734 sec
Current time: Tue May 30 09:59:10 2023
Action compile: Peak memory pool usage is 72,908,800 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue May 30 09:59:10 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
I: Constant propagation done on s2/N86 (bmsREDAND).
I: Constant propagation done on s2/N82 (bmsREDAND).
I: Constant propagation done on s2/N88 (bmsREDAND).
I: Constant propagation done on s2/N84 (bmsREDAND).
Executing : pre-mapping successfully.
 0.037421s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.3%)
Start mod-gen.
I: Constant propagation done on s1/N29_bc0 (bmsREDAND).
I: Constant propagation done on s1/N171_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N141_ab1 (bmsREDAND).
I: Constant propagation done on s1/N81_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N81_bc1 (bmsREDAND).
I: Constant propagation done on s1/N127_sum0 (bmsREDXOR).
Executing : mod-gen successfully.
 0.078790s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (99.2%)
Start logic-optimization.
Executing : logic-optimization successfully.
 2.448160s wall, 2.343750s user + 0.109375s system = 2.453125s CPU (100.2%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[0] that is redundant to s2/dis_lin[3]
I: Removed GTP_DFF_P inst s2/dis_sel[6] that is redundant to s2/dis_lin[1]
I: Removed GTP_DFF_P inst s2/dis_sel[7] that is redundant to s2/dis_lin[2]
Executing : tech-mapping phase 1 successfully.
 0.018418s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.8%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 2.076289s wall, 2.015625s user + 0.062500s system = 2.078125s CPU (100.1%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.030691s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.8%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000569s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.008592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    49 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     2 uses
GTP_DFF_P                     4 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     16 uses
GTP_LUT3                     13 uses
GTP_LUT4                     26 uses
GTP_LUT5                     32 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                    13 uses
GTP_MUX2LUT6                  8 uses

I/O ports: 44
GTP_INBUF                   8 uses
GTP_OUTBUF                 36 uses

Mapping Summary:
Total LUTs: 126 of 17536 (0.72%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 126
Total Registers: 71 of 26304 (0.27%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 44 of 240 (18.33%)


Number of unique control sets : 7
  CLK(nt_clk_in), CE(nt_rst_n)                     : 2
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 5
      CLK(nt_clk_out), C(~nt_rst_n)                : 1
      CLK(nt_clk_out), P(~nt_rst_n)                : 4
  CLK(nt_clk_in), C(~nt_rst_n)                     : 48
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N330)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N373)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N423)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N602)        : 4


Number of DFF:CE Signals : 5
  nt_rst_n(from GTP_INBUF:O)                       : 2
  s1.N330(from GTP_LUT4:Z)                         : 4
  s1.N373(from GTP_LUT3:Z)                         : 4
  s1.N423(from GTP_LUT4:Z)                         : 4
  s1.N602(from GTP_LUT5M:Z)                        : 4

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 5
  nt_clk_in(from GTP_INBUF:O)                      : 66

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 69

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                66           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     215.657 MHz       1000.000          4.637        995.363
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     970.874 MHz       1000.000          1.030        998.970
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.363       0.000              0             79
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.970       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.725       0.000              0             79
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             66
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N411_1/I2 (GTP_LUT5M)
                                   td                    0.383       5.056 r       s1/N411_1/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       5.567         s1/N411          
                                                                                   s1/N413_1/I4 (GTP_LUT5)
                                   td                    0.174       5.741 f       s1/N413_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534       6.275         s1/N974          
                                                                                   s1/N423_6/I4 (GTP_LUT5)
                                   td                    0.174       6.449 f       s1/N423_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.890         s1/_N363         
                                                                                   s1/N982_4/I3 (GTP_LUT4)
                                   td                    0.174       7.064 f       s1/N982_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.505         s1/N982          
                                                                                   s1/N1041_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.787 r       s1/N1041_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       8.157         s1/N1041         
                                                                                   s1/N424_4/I4 (GTP_LUT5)
                                   td                    0.164       8.321 r       s1/N424_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.321         s1/N424          
                                                                           r       s1/red_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.321         Logic Levels: 6  
                                                                                   Logic: 1.676ns(36.795%), Route: 2.879ns(63.205%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.363                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/yellow_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N362/I0 (GTP_LUT4)
                                   td                    0.239       4.912 f       s1/N362/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       5.446         s1/N362          
                                                                                   s1/N363_1/I4 (GTP_LUT5)
                                   td                    0.174       5.620 f       s1/N363_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       6.173         s1/N1141         
                                                                                   s1/N1146_0/I3 (GTP_LUT4)
                                   td                    0.174       6.347 f       s1/N1146_0/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.717         s1/_N476         
                                                                                   s1/N1146_2/I4 (GTP_LUT5)
                                   td                    0.174       6.891 f       s1/N1146_2/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       7.332         s1/N1146         
                                                                                   s1/N1089_4/I4 (GTP_LUT5)
                                   td                    0.174       7.506 f       s1/N1089_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.876         s1/N1089         
                                                                                   s1/N374_7/I4 (GTP_LUT5)
                                   td                    0.164       8.040 r       s1/N374_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.040         s1/N374          
                                                                           r       s1/yellow_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.040         Logic Levels: 6  
                                                                                   Logic: 1.424ns(33.318%), Route: 2.850ns(66.682%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/yellow_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.644                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[4]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N411_1/I2 (GTP_LUT5M)
                                   td                    0.383       5.056 r       s1/N411_1/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       5.567         s1/N411          
                                                                                   s1/N423_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.849 r       s1/N423_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.290         s1/_N364         
                                                                                   s1/N602_11/I4 (GTP_LUT5)
                                   td                    0.174       6.464 f       s1/N602_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.905         s1/_N275         
                                                                                   s1/N602_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.187 r       s1/N602_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.698         s1/N602          
                                                                           r       s1/red_score[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.698         Logic Levels: 4  
                                                                                   Logic: 1.446ns(36.775%), Route: 2.486ns(63.225%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.741                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/CLK (GTP_DFF_C)
Endpoint    : s1/t3/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t4/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t4            
                                                                           f       s1/t3/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t3/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/CLK (GTP_DFF_C)
Endpoint    : s1/t5/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t6/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t6            
                                                                           f       s1/t5/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t5/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t2/CLK (GTP_DFF_C)
Endpoint    : s1/t1/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t2/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t2            
                                                                           f       s1/t1/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.516         s2/dis_lin [1]   
                                                                           r       s2/dis_lin[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.516         s2/dis_lin [1]   
                                                                           r       s2/dis_sel[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_sel[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=11)       0.615       1.508         s2/dis_lin [2]   
                                                                           r       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.508         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.574%), Route: 0.615ns(65.426%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.978                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.885 f       s2/dis_lin[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.255         s2/dis_lin [0]   
                                                                           f       s2/dis_lin[3]/D (GTP_DFF_P)

 Data arrival time                                                   1.255         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=11)       0.615       1.500         s2/dis_lin [2]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.500         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.013%), Route: 0.615ns(65.987%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=11)       0.615       1.500         s2/dis_lin [3]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.500         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.013%), Route: 0.615ns(65.987%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[4] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[4]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[4]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N243            
                                                                                   dis_seg_obuf[4]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[4]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[4]       
 dis_seg[4]                                                                f       dis_seg[4] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N242            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N245            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : key_1 (port)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_1                                                   0.000       0.000 r       key_1 (port)     
                                   net (fanout=1)        0.000       0.000         key_1            
                                                                                   key_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_1_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_1         
                                                                           r       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_3 (port)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_3                                                   0.000       0.000 r       key_3 (port)     
                                   net (fanout=1)        0.000       0.000         key_3            
                                                                                   key_3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_3_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_3         
                                                                           r       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_2 (port)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_2                                                   0.000       0.000 r       key_2 (port)     
                                   net (fanout=1)        0.000       0.000         key_2            
                                                                                   key_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_2_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_2         
                                                                           r       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 9.000 sec
Action synthesize: CPU time elapsed is 7.156 sec
Current time: Tue May 30 09:59:18 2023
Action synthesize: Peak memory pool usage is 117,743,616 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue May 30 09:59:18 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top_basketball'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_in in design, driver pin O(instance clk_in_ibuf) -> load pin CLK(instance s0/clk_out).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.046875 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 71       | 26304         | 1                   
| LUT                   | 126      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 44       | 240           | 19                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_basketball' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 8.000 sec
Action dev_map: CPU time elapsed is 6.234 sec
Current time: Tue May 30 09:59:25 2023
Action dev_map: Peak memory pool usage is 171,282,432 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue May 30 09:59:26 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_in_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 3.09 sec.
Run super clustering :
	Initial slack 990877.
	10 iterations finished.
	Final slack 994824.
Super clustering done.
Design Utilization : 1%.
Global placement takes 5.03 sec.
Wirelength after global placement is 2249.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Wirelength after Macro cell placement is 2166.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990877.
	10 iterations finished.
	Final slack 994824.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1947.
Post global placement takes 5.03 sec.
Wirelength after legalization is 2013.
Legalization takes 0.03 sec.
Worst slack before Replication Place is 995947.
Wirelength after replication placement is 2013.
Legalized cost 995947.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2020.
Timing-driven detailed placement takes 0.47 sec.
Placement done.
Total placement takes 13.83 sec.
Finished placement. (CPU time elapsed 0h:00m:14s)

Routing started.
Building routing graph takes 1.52 sec.
Worst slack is 996330.
Processing design graph takes 0.25 sec.
Total memory for routing:
	46.920415 M.
Total nets for routing : 264.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 3 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 25 nets, it takes 0.08 sec.
Global routing takes 0.09 sec.
Total 313 subnets.
    forward max bucket size 83 , backward 27.
        Unrouted nets 138 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 22 , backward 32.
        Unrouted nets 112 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 19 , backward 26.
        Unrouted nets 89 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 32.
        Unrouted nets 57 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 36.
        Unrouted nets 32 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 37.
        Unrouted nets 28 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 27.
        Unrouted nets 20 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 25.
        Unrouted nets 17 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 13.
        Unrouted nets 16 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 16.
        Unrouted nets 7 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 13.
        Unrouted nets 4 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from s0/clk_out/opit_0_inv:Q to s2/dis_lin[3]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.27 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.11 sec.
Used srb routing arc is 1943.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 2.75 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 54       | 3274          | 2                   
|   FF                     | 61       | 19644         | 1                   
|   LUT                    | 121      | 13096         | 1                   
|   LUT-FF pairs           | 12       | 13096         | 1                   
| Use of CLMS              | 8        | 1110          | 1                   
|   FF                     | 10       | 6660          | 1                   
|   LUT                    | 10       | 4440          | 1                   
|   LUT-FF pairs           | 7        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 44       | 240           | 18                  
|   IOBD                   | 24       | 120           | 20                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 19       | 114           | 17                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 44       | 240           | 18                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:17s)
Design 'top_basketball' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 25.000 sec
Action pnr: CPU time elapsed is 24.031 sec
Current time: Tue May 30 09:59:50 2023
Action pnr: Peak memory pool usage is 367,435,776 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:17s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue May 30 09:59:52 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 10:00:01 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                54           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     211.060 MHz       1000.000          4.738        995.262
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz    1057.082 MHz       1000.000          0.946        999.054
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.262       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.054       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.379       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.365       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.447       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.100       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.290       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.363       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.340       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.651       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.647       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.790       3.928         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.325       4.253 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.594       4.847         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.284       5.131 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.567       5.698         s1/_N296         
 CLMA_118_169/Y1                   td                    0.169       5.867 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.266       6.133         s1/N1141         
 CLMA_118_169/Y3                   td                    0.276       6.409 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.642       7.051         s1/_N476         
 CLMA_118_181/Y0                   td                    0.383       7.434 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.579       8.013         s1/N1146         
 CLMA_118_173/Y1                   td                    0.169       8.182 r       s1/N1089_4/gateop_perm/Z
                                   net (fanout=1)        0.261       8.443         s1/N1089         
 CLMA_118_172/D0                                                           r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.443         Logic Levels: 5  
                                                                                   Logic: 1.606ns(35.570%), Route: 2.909ns(64.430%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.512    1003.338         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.590    1003.928                          
 clock uncertainty                                      -0.050    1003.878                          

 Setup time                                             -0.173    1003.705                          

 Data required time                                               1003.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.705                          
 Data arrival time                                                  -8.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.262                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.368
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.790       3.928         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.325       4.253 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.594       4.847         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.284       5.131 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.567       5.698         s1/_N296         
 CLMA_118_169/Y1                   td                    0.169       5.867 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.266       6.133         s1/N1141         
 CLMA_118_169/Y3                   td                    0.276       6.409 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.642       7.051         s1/_N476         
 CLMA_118_181/Y0                   td                    0.383       7.434 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.903       8.337         s1/N1146         
 CLMA_118_148/AD                                                           r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   8.337         Logic Levels: 4  
                                                                                   Logic: 1.437ns(32.592%), Route: 2.972ns(67.408%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.542    1003.368         ntclkbufg_0      
 CLMA_118_148/CLK                                                          r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.557    1003.925                          
 clock uncertainty                                      -0.050    1003.875                          

 Setup time                                             -0.177    1003.698                          

 Data required time                                               1003.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.698                          
 Data arrival time                                                  -8.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.361                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/opit_0_L5Q_perm/CLK
Endpoint    : s1/red_score[5]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.343
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.785       3.923         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       s1/key_2_edge/opit_0_L5Q_perm/CLK

 CLMA_118_176/Q1                   tco                   0.261       4.184 r       s1/key_2_edge/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.264       4.448         s1/key_2_edge    
 CLMA_118_177/Y1                   td                    0.382       4.830 r       s1/N411_1/gateop/F
                                   net (fanout=4)        0.833       5.663         s1/N411          
 CLMA_126_144/Y0                   td                    0.282       5.945 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.284       6.229         s1/_N364         
 CLMA_126_148/Y0                   td                    0.164       6.393 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.608       7.001         s1/_N275         
 CLMA_126_148/Y1                   td                    0.276       7.277 r       s1/N602_7_4/gateop/F
                                   net (fanout=4)        0.767       8.044         s1/N602          
 CLMA_118_168/CE                                                           r       s1/red_score[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.044         Logic Levels: 4  
                                                                                   Logic: 1.365ns(33.123%), Route: 2.756ns(66.877%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.517    1003.343         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.557    1003.900                          
 clock uncertainty                                      -0.050    1003.850                          

 Setup time                                             -0.277    1003.573                          

 Data required time                                               1003.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.573                          
 Data arrival time                                                  -8.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.529                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[8]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.338
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.512       3.338         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_172/Q3                   tco                   0.223       3.561 f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.244       3.805         nt_score[8]      
 CLMA_114_172/AD                                                           f       s2/dis_num[8]/opit_0_inv/D

 Data arrival time                                                   3.805         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK
 clock pessimism                                        -0.538       3.393                          
 clock uncertainty                                       0.000       3.393                          

 Hold time                                               0.033       3.426                          

 Data required time                                                  3.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.426                          
 Data arrival time                                                  -3.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/opit_0_inv/CLK
Endpoint    : s1/t3/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.374
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.548       3.374         ntclkbufg_0      
 CLMA_70_161/CLK                                                           r       s1/t4/opit_0_inv/CLK

 CLMA_70_161/Q0                    tco                   0.223       3.597 f       s1/t4/opit_0_inv/Q
                                   net (fanout=2)        0.442       4.039         s1/t4            
 CLMS_94_161/M0                                                            f       s1/t3/opit_0_inv/D

 Data arrival time                                                   4.039         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.534%), Route: 0.442ns(66.466%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.823       3.961         ntclkbufg_0      
 CLMS_94_161/CLK                                                           r       s1/t3/opit_0_inv/CLK
 clock pessimism                                        -0.312       3.649                          
 clock uncertainty                                       0.000       3.649                          

 Hold time                                              -0.016       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                  -4.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.406                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/yellow_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.341
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.515       3.341         ntclkbufg_0      
 CLMS_114_173/CLK                                                          r       s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_173/Q0                   tco                   0.223       3.564 f       s1/yellow_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.144       3.708         nt_score[12]     
 CLMS_114_173/A4                                                           f       s1/yellow_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.708         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMS_114_173/CLK                                                          r       s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.590       3.341                          
 clock uncertainty                                       0.000       3.341                          

 Hold time                                              -0.081       3.260                          

 Data required time                                                  3.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.260                          
 Data arrival time                                                  -3.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.581
  Launch Clock Delay      :  0.573
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.261       0.834 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.576       1.410         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.410         Logic Levels: 0  
                                                                                   Logic: 0.261ns(31.183%), Route: 0.576ns(68.817%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.581    1000.581         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.581                          
 clock uncertainty                                      -0.050    1000.531                          

 Setup time                                             -0.067    1000.464                          

 Data required time                                               1000.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.464                          
 Data arrival time                                                  -1.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.054                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.411
  Launch Clock Delay      :  0.573
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.261       0.834 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.338       1.172         s2/dis_lin [1]   
 CLMA_98_216/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.172         Logic Levels: 0  
                                                                                   Logic: 0.261ns(43.573%), Route: 0.338ns(56.427%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411    1000.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.032    1000.443                          
 clock uncertainty                                      -0.050    1000.393                          

 Setup time                                             -0.067    1000.326                          

 Data required time                                               1000.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.326                          
 Data arrival time                                                  -1.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.154                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.450
  Launch Clock Delay      :  0.546
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.261       0.807 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.336       1.143         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.143         Logic Levels: 0  
                                                                                   Logic: 0.261ns(43.719%), Route: 0.336ns(56.281%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.450    1000.450         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.032    1000.482                          
 clock uncertainty                                      -0.050    1000.432                          

 Setup time                                             -0.067    1000.365                          

 Data required time                                               1000.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.365                          
 Data arrival time                                                  -1.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.222                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.573
  Launch Clock Delay      :  0.411
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411       0.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.223       0.634 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.256       0.890         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.890         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.032       0.541                          
 clock uncertainty                                       0.000       0.541                          

 Hold time                                              -0.016       0.525                          

 Data required time                                                  0.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.525                          
 Data arrival time                                                  -0.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.736
  Launch Clock Delay      :  0.450
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.450       0.450         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.223       0.673 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.420       1.093         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.093         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.681%), Route: 0.420ns(65.319%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.736       0.736         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.736                          
 clock uncertainty                                       0.000       0.736                          

 Hold time                                              -0.016       0.720                          

 Data required time                                                  0.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.720                          
 Data arrival time                                                  -1.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.546
  Launch Clock Delay      :  0.411
  Clock Pessimism Removal :  -0.135

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411       0.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_98_216/Q0                    tco                   0.224       0.635 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       0.773         s2/dis_lin [0]   
 CLMA_98_216/M2                                                            r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.773         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.135       0.411                          
 clock uncertainty                                       0.000       0.411                          

 Hold time                                              -0.012       0.399                          

 Data required time                                                  0.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.399                          
 Data arrival time                                                  -0.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_114_172/Y0                   tco                   0.325       4.256 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.822       5.078         s2/dis_num [8]   
 CLMA_114_176/Y6AB                 td                    0.209       5.287 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.909       6.196         s2/dis_tmp [0]   
 CLMA_90_197/Y0                    td                    0.387       6.583 r       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        1.785       8.368         _N246            
 IOL_7_197/DO                      td                    0.128       8.496 r       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       8.496         dis_seg_obuf[3]/ntO
 IOBS_0_197/PAD                    td                    2.141      10.637 r       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.069      10.706         dis_seg[3]       
 H2                                                                        r       dis_seg[3] (port)

 Data arrival time                                                  10.706         Logic Levels: 4  
                                                                                   Logic: 3.190ns(47.085%), Route: 3.585ns(52.915%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[7]/opit_0_inv/CLK
Endpoint    : dis_seg[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.798       3.936         ntclkbufg_0      
 CLMS_114_169/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK

 CLMS_114_169/Q0                   tco                   0.261       4.197 r       s2/dis_num[7]/opit_0_inv/Q
                                   net (fanout=1)        0.859       5.056         s2/dis_num [7]   
 CLMA_114_180/Y6CD                 td                    0.211       5.267 r       s2/N27_16[3]_muxf6/F
                                   net (fanout=7)        0.903       6.170         s2/dis_tmp [3]   
 CLMA_90_205/Y0                    td                    0.387       6.557 r       s2/N80[6]/gateop_perm/Z
                                   net (fanout=1)        1.792       8.349         _N249            
 IOL_7_214/DO                      td                    0.128       8.477 r       dis_seg_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       8.477         dis_seg_obuf[6]/ntO
 IOBD_0_214/PAD                    td                    2.141      10.618 r       dis_seg_obuf[6]/opit_0/O
                                   net (fanout=1)        0.064      10.682         dis_seg[6]       
 G1                                                                        r       dis_seg[6] (port)

 Data arrival time                                                  10.682         Logic Levels: 4  
                                                                                   Logic: 3.128ns(46.368%), Route: 3.618ns(53.632%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.808       3.946         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.261       4.207 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.740       4.947         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.276       5.223 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.892       6.115         s2/dis_tmp [2]   
 CLMA_90_201/Y0                    td                    0.282       6.397 r       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        1.671       8.068         _N247            
 IOL_7_213/DO                      td                    0.128       8.196 r       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.196         dis_seg_obuf[2]/ntO
 IOBS_0_213/PAD                    td                    2.141      10.337 r       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.064      10.401         dis_seg[2]       
 G2                                                                        r       dis_seg[2] (port)

 Data arrival time                                                  10.401         Logic Levels: 4  
                                                                                   Logic: 3.088ns(47.839%), Route: 3.367ns(52.161%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.935       1.006 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.006         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.094       1.100 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.590       1.690         nt_key_red       
 CLMA_126_152/Y3                   td                    0.191       1.881 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.144       2.025         s1/N974          
 CLMA_126_152/A0                                                           f       s1/red_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.025         Logic Levels: 3  
                                                                                   Logic: 1.220ns(60.247%), Route: 0.805ns(39.753%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    1.020       1.091 f       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.091         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.095       1.186 f       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.649       1.835         nt_key_red       
 CLMA_118_156/Y2                   td                    0.198       2.033 f       s1/N404_1/gateop_perm/Z
                                   net (fanout=4)        0.144       2.177         s1/N965          
 CLMA_118_157/A4                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01

 Data arrival time                                                   2.177         Logic Levels: 3  
                                                                                   Logic: 1.313ns(60.312%), Route: 0.864ns(39.688%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/I0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.935       1.006 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.006         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.094       1.100 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.590       1.690         nt_key_red       
 CLMA_126_152/Y3                   td                    0.191       1.881 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.405       2.286         s1/N974          
 CLMA_118_157/AD                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/I0

 Data arrival time                                                   2.286         Logic Levels: 3  
                                                                                   Logic: 1.220ns(53.368%), Route: 1.066ns(46.632%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.763
  Launch Clock Delay      :  3.177
  Clock Pessimism Removal :  0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.446       3.177         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.295       3.472 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.484       3.956         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.227       4.183 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.466       4.649         s1/_N296         
 CLMA_118_169/Y1                   td                    0.135       4.784 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.246       5.030         s1/N1141         
 CLMA_118_169/Y3                   td                    0.221       5.251 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.520       5.771         s1/_N476         
 CLMA_118_181/Y0                   td                    0.308       6.079 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.470       6.549         s1/N1146         
 CLMA_118_173/Y1                   td                    0.135       6.684 r       s1/N1089_4/gateop_perm/Z
                                   net (fanout=1)        0.240       6.924         s1/N1089         
 CLMA_118_172/D0                                                           r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.924         Logic Levels: 5  
                                                                                   Logic: 1.321ns(35.255%), Route: 2.426ns(64.745%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.250    1002.763         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.414    1003.177                          
 clock uncertainty                                      -0.050    1003.127                          

 Setup time                                             -0.103    1003.024                          

 Data required time                                               1003.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.024                          
 Data arrival time                                                  -6.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.100                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.790
  Launch Clock Delay      :  3.177
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.446       3.177         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.295       3.472 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.484       3.956         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.227       4.183 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.466       4.649         s1/_N296         
 CLMA_118_169/Y1                   td                    0.135       4.784 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.246       5.030         s1/N1141         
 CLMA_118_169/Y3                   td                    0.221       5.251 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.520       5.771         s1/_N476         
 CLMA_118_181/Y0                   td                    0.308       6.079 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.709       6.788         s1/N1146         
 CLMA_118_148/AD                                                           r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   6.788         Logic Levels: 4  
                                                                                   Logic: 1.186ns(32.844%), Route: 2.425ns(67.156%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.277    1002.790         ntclkbufg_0      
 CLMA_118_148/CLK                                                          r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.388    1003.178                          
 clock uncertainty                                      -0.050    1003.128                          

 Setup time                                             -0.111    1003.017                          

 Data required time                                               1003.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.017                          
 Data arrival time                                                  -6.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.229                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.792
  Launch Clock Delay      :  3.208
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.477       3.208         ntclkbufg_0      
 CLMS_114_149/CLK                                                          r       s1/red_score[2]/opit_0_inv_L6Q_perm/CLK

 CLMS_114_149/Y0                   tco                   0.295       3.503 r       s1/red_score[2]/opit_0_inv_L6Q_perm/Q
                                   net (fanout=11)       0.546       4.049         nt_score[2]      
 CLMA_126_148/Y2                   td                    0.141       4.190 f       s1/N119_ac2/gateop_perm/Z
                                   net (fanout=3)        0.440       4.630         s1/_N58          
 CLMA_126_152/Y3                   td                    0.221       4.851 r       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.407       5.258         s1/N974          
 CLMA_118_153/Y3                   td                    0.135       5.393 r       s1/N423_6/gateop_perm/Z
                                   net (fanout=2)        0.241       5.634         s1/_N363         
 CLMA_118_153/Y2                   td                    0.173       5.807 r       s1/N982_4/gateop_perm/Z
                                   net (fanout=2)        0.400       6.207         s1/N982          
 CLMA_126_152/Y1                   td                    0.221       6.428 r       s1/N1041_4/gateop/F
                                   net (fanout=1)        0.239       6.667         s1/N1041         
 CLMA_126_152/A4                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.667         Logic Levels: 5  
                                                                                   Logic: 1.186ns(34.287%), Route: 2.273ns(65.713%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.279    1002.792         ntclkbufg_0      
 CLMA_126_152/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.168                          
 clock uncertainty                                      -0.050    1003.118                          

 Setup time                                             -0.071    1003.047                          

 Data required time                                               1003.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.047                          
 Data arrival time                                                  -6.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.380                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[8]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.181
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.250       2.763         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_172/Q3                   tco                   0.197       2.960 f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.236       3.196         nt_score[8]      
 CLMA_114_172/AD                                                           f       s2/dis_num[8]/opit_0_inv/D

 Data arrival time                                                   3.196         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.497%), Route: 0.236ns(54.503%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.450       3.181         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK
 clock pessimism                                        -0.376       2.805                          
 clock uncertainty                                       0.000       2.805                          

 Hold time                                               0.028       2.833                          

 Data required time                                                  2.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.833                          
 Data arrival time                                                  -3.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  2.779
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.266       2.779         ntclkbufg_0      
 CLMA_126_164/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_164/Q0                   tco                   0.197       2.976 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.115         nt_score[4]      
 CLMA_126_164/A4                                                           f       s1/red_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.115         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.462       3.193         ntclkbufg_0      
 CLMA_126_164/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.414       2.779                          
 clock uncertainty                                       0.000       2.779                          

 Hold time                                              -0.055       2.724                          

 Data required time                                                  2.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.724                          
 Data arrival time                                                  -3.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.182
  Launch Clock Delay      :  2.767
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.254       2.767         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_168/Q0                   tco                   0.197       2.964 f       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.139       3.103         nt_score[5]      
 CLMA_118_168/A4                                                           f       s1/red_score[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.103         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.451       3.182         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.415       2.767                          
 clock uncertainty                                       0.000       2.767                          

 Hold time                                              -0.055       2.712                          

 Data required time                                                  2.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.712                          
 Data arrival time                                                  -3.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.489
  Launch Clock Delay      :  0.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.206       0.646 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.468       1.114         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.114         Logic Levels: 0  
                                                                                   Logic: 0.206ns(30.564%), Route: 0.468ns(69.436%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.489    1000.489         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.489                          
 clock uncertainty                                      -0.050    1000.439                          

 Setup time                                             -0.035    1000.404                          

 Data required time                                               1000.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.404                          
 Data arrival time                                                  -1.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.290                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.351
  Launch Clock Delay      :  0.440
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.209       0.649 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.293       0.942         s2/dis_lin [1]   
 CLMA_98_216/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.942         Logic Levels: 0  
                                                                                   Logic: 0.209ns(41.633%), Route: 0.293ns(58.367%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351    1000.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.016    1000.367                          
 clock uncertainty                                      -0.050    1000.317                          

 Setup time                                             -0.027    1000.290                          

 Data required time                                               1000.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.290                          
 Data arrival time                                                  -0.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.348                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.371
  Launch Clock Delay      :  0.445
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.445       0.445         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.209       0.654 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.292       0.946         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.946         Logic Levels: 0  
                                                                                   Logic: 0.209ns(41.717%), Route: 0.292ns(58.283%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.371    1000.371         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.016    1000.387                          
 clock uncertainty                                      -0.050    1000.337                          

 Setup time                                             -0.027    1000.310                          

 Data required time                                               1000.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.310                          
 Data arrival time                                                  -0.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.364                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.445
  Launch Clock Delay      :  0.351
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351       0.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_98_216/Q0                    tco                   0.198       0.549 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       0.689         s2/dis_lin [0]   
 CLMA_98_216/M2                                                            r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.689         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.445       0.445         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.093       0.352                          
 clock uncertainty                                       0.000       0.352                          

 Hold time                                              -0.003       0.349                          

 Data required time                                                  0.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.349                          
 Data arrival time                                                  -0.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.440
  Launch Clock Delay      :  0.371
  Clock Pessimism Removal :  -0.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.371       0.371         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_102_220/Q0                   tco                   0.198       0.569 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=11)       0.142       0.711         s2/dis_lin [2]   
 CLMA_102_220/M2                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.711         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.069       0.371                          
 clock uncertainty                                       0.000       0.371                          

 Hold time                                              -0.003       0.368                          

 Data required time                                                  0.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.368                          
 Data arrival time                                                  -0.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.440
  Launch Clock Delay      :  0.351
  Clock Pessimism Removal :  -0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351       0.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.198       0.549 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.242       0.791         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.791         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.000%), Route: 0.242ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.016       0.424                          
 clock uncertainty                                       0.000       0.424                          

 Hold time                                              -0.003       0.421                          

 Data required time                                                  0.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.421                          
 Data arrival time                                                  -0.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.463       3.194         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.209       3.403 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.593       3.996         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.221       4.217 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.807       5.024         s2/dis_tmp [2]   
 CLMA_90_205/Y0                    td                    0.225       5.249 f       s2/N80[6]/gateop_perm/Z
                                   net (fanout=1)        1.482       6.731         _N249            
 IOL_7_214/DO                      td                    0.081       6.812 f       dis_seg_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       6.812         dis_seg_obuf[6]/ntO
 IOBD_0_214/PAD                    td                    1.972       8.784 f       dis_seg_obuf[6]/opit_0/O
                                   net (fanout=1)        0.064       8.848         dis_seg[6]       
 G1                                                                        f       dis_seg[6] (port)

 Data arrival time                                                   8.848         Logic Levels: 4  
                                                                                   Logic: 2.708ns(47.895%), Route: 2.946ns(52.105%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.450       3.181         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_114_172/Y0                   tco                   0.295       3.476 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.632       4.108         s2/dis_num [8]   
 CLMA_114_176/Y6AB                 td                    0.178       4.286 f       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.690       4.976         s2/dis_tmp [0]   
 CLMA_90_197/Y0                    td                    0.297       5.273 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        1.425       6.698         _N246            
 IOL_7_197/DO                      td                    0.081       6.779 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.779         dis_seg_obuf[3]/ntO
 IOBS_0_197/PAD                    td                    1.972       8.751 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.069       8.820         dis_seg[3]       
 H2                                                                        f       dis_seg[3] (port)

 Data arrival time                                                   8.820         Logic Levels: 4  
                                                                                   Logic: 2.823ns(50.062%), Route: 2.816ns(49.938%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.463       3.194         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.209       3.403 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.593       3.996         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.221       4.217 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.704       4.921         s2/dis_tmp [2]   
 CLMA_90_201/Y0                    td                    0.225       5.146 f       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        1.394       6.540         _N247            
 IOL_7_213/DO                      td                    0.081       6.621 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       6.621         dis_seg_obuf[2]/ntO
 IOBS_0_213/PAD                    td                    1.972       8.593 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.064       8.657         dis_seg[2]       
 G2                                                                        f       dis_seg[2] (port)

 Data arrival time                                                   8.657         Logic Levels: 4  
                                                                                   Logic: 2.708ns(49.570%), Route: 2.755ns(50.430%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.517       1.440         nt_key_red       
 CLMA_126_152/Y3                   td                    0.169       1.609 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.139       1.748         s1/N974          
 CLMA_126_152/A0                                                           f       s1/red_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.748         Logic Levels: 3  
                                                                                   Logic: 1.021ns(58.410%), Route: 0.727ns(41.590%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.669       1.592         nt_key_red       
 CLMA_118_156/Y2                   td                    0.175       1.767 f       s1/N404_1/gateop_perm/Z
                                   net (fanout=4)        0.139       1.906         s1/N965          
 CLMA_118_157/A4                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01

 Data arrival time                                                   1.906         Logic Levels: 3  
                                                                                   Logic: 1.027ns(53.882%), Route: 0.879ns(46.118%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[2]/opit_0_inv_L6Q_perm/A3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.517       1.440         nt_key_red       
 CLMA_126_152/Y3                   td                    0.169       1.609 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.389       1.998         s1/N974          
 CLMS_114_149/A3                                                           f       s1/red_score[2]/opit_0_inv_L6Q_perm/A3

 Data arrival time                                                   1.998         Logic Levels: 3  
                                                                                   Logic: 1.021ns(51.101%), Route: 0.977ns(48.899%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 10.000 sec
Action report_timing: CPU time elapsed is 8.203 sec
Current time: Tue May 30 10:00:02 2023
Action report_timing: Peak memory pool usage is 279,838,720 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue May 30 10:00:03 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.281250 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/top_basketball.sbit"
Generate programming file takes 7.031250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 15.000 sec
Action gen_bit_stream: CPU time elapsed is 13.688 sec
Current time: Tue May 30 10:00:18 2023
Action gen_bit_stream: Peak memory pool usage is 284,499,968 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 1)] Empty port in module declaration


Process "Compile" started.
Current time: Tue May 30 10:07:06 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.018920s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.019072s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (163.9%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005487s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.256675s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (97.4%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.007066s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (221.1%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.031463s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.3%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003937s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.029450s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.1%)
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 2.688 sec
Current time: Tue May 30 10:07:09 2023
Action compile: Peak memory pool usage is 73,146,368 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue May 30 10:07:09 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
I: Constant propagation done on s2/N86 (bmsREDAND).
I: Constant propagation done on s2/N82 (bmsREDAND).
I: Constant propagation done on s2/N88 (bmsREDAND).
I: Constant propagation done on s2/N84 (bmsREDAND).
Executing : pre-mapping successfully.
 0.029244s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.9%)
Start mod-gen.
I: Constant propagation done on s1/N29_bc0 (bmsREDAND).
I: Constant propagation done on s1/N171_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N141_ab1 (bmsREDAND).
I: Constant propagation done on s1/N81_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N81_bc1 (bmsREDAND).
I: Constant propagation done on s1/N127_sum0 (bmsREDXOR).
Executing : mod-gen successfully.
 0.074008s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.6%)
Start logic-optimization.
Executing : logic-optimization successfully.
 2.515779s wall, 2.421875s user + 0.093750s system = 2.515625s CPU (100.0%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[0] that is redundant to s2/dis_lin[3]
I: Removed GTP_DFF_P inst s2/dis_sel[6] that is redundant to s2/dis_lin[1]
I: Removed GTP_DFF_P inst s2/dis_sel[7] that is redundant to s2/dis_lin[2]
Executing : tech-mapping phase 1 successfully.
 0.018648s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.8%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 2.086876s wall, 2.031250s user + 0.062500s system = 2.093750s CPU (100.3%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.032176s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.1%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000514s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.009218s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    49 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     2 uses
GTP_DFF_P                     4 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     16 uses
GTP_LUT3                     13 uses
GTP_LUT4                     26 uses
GTP_LUT5                     32 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                    13 uses
GTP_MUX2LUT6                  8 uses

I/O ports: 44
GTP_INBUF                   8 uses
GTP_OUTBUF                 36 uses

Mapping Summary:
Total LUTs: 126 of 17536 (0.72%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 126
Total Registers: 71 of 26304 (0.27%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 44 of 240 (18.33%)


Number of unique control sets : 7
  CLK(nt_clk_in), CE(nt_rst_n)                     : 2
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 5
      CLK(nt_clk_out), C(~nt_rst_n)                : 1
      CLK(nt_clk_out), P(~nt_rst_n)                : 4
  CLK(nt_clk_in), C(~nt_rst_n)                     : 48
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N330)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N373)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N423)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N602)        : 4


Number of DFF:CE Signals : 5
  nt_rst_n(from GTP_INBUF:O)                       : 2
  s1.N330(from GTP_LUT4:Z)                         : 4
  s1.N373(from GTP_LUT3:Z)                         : 4
  s1.N423(from GTP_LUT4:Z)                         : 4
  s1.N602(from GTP_LUT5M:Z)                        : 4

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 5
  nt_clk_in(from GTP_INBUF:O)                      : 66

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 69

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                66           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     215.657 MHz       1000.000          4.637        995.363
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     970.874 MHz       1000.000          1.030        998.970
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.363       0.000              0             79
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.970       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.725       0.000              0             79
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             66
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N411_1/I2 (GTP_LUT5M)
                                   td                    0.383       5.056 r       s1/N411_1/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       5.567         s1/N411          
                                                                                   s1/N413_1/I4 (GTP_LUT5)
                                   td                    0.174       5.741 f       s1/N413_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534       6.275         s1/N974          
                                                                                   s1/N423_6/I4 (GTP_LUT5)
                                   td                    0.174       6.449 f       s1/N423_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.890         s1/_N363         
                                                                                   s1/N982_4/I3 (GTP_LUT4)
                                   td                    0.174       7.064 f       s1/N982_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.505         s1/N982          
                                                                                   s1/N1041_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.787 r       s1/N1041_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       8.157         s1/N1041         
                                                                                   s1/N424_4/I4 (GTP_LUT5)
                                   td                    0.164       8.321 r       s1/N424_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.321         s1/N424          
                                                                           r       s1/red_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.321         Logic Levels: 6  
                                                                                   Logic: 1.676ns(36.795%), Route: 2.879ns(63.205%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.363                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/yellow_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N362/I0 (GTP_LUT4)
                                   td                    0.239       4.912 f       s1/N362/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       5.446         s1/N362          
                                                                                   s1/N363_1/I4 (GTP_LUT5)
                                   td                    0.174       5.620 f       s1/N363_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       6.173         s1/N1141         
                                                                                   s1/N1146_0/I3 (GTP_LUT4)
                                   td                    0.174       6.347 f       s1/N1146_0/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.717         s1/_N476         
                                                                                   s1/N1146_2/I4 (GTP_LUT5)
                                   td                    0.174       6.891 f       s1/N1146_2/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       7.332         s1/N1146         
                                                                                   s1/N1089_4/I4 (GTP_LUT5)
                                   td                    0.174       7.506 f       s1/N1089_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.876         s1/N1089         
                                                                                   s1/N374_7/I4 (GTP_LUT5)
                                   td                    0.164       8.040 r       s1/N374_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.040         s1/N374          
                                                                           r       s1/yellow_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.040         Logic Levels: 6  
                                                                                   Logic: 1.424ns(33.318%), Route: 2.850ns(66.682%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/yellow_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.644                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[4]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N411_1/I2 (GTP_LUT5M)
                                   td                    0.383       5.056 r       s1/N411_1/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       5.567         s1/N411          
                                                                                   s1/N423_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.849 r       s1/N423_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.290         s1/_N364         
                                                                                   s1/N602_11/I4 (GTP_LUT5)
                                   td                    0.174       6.464 f       s1/N602_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.905         s1/_N275         
                                                                                   s1/N602_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.187 r       s1/N602_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.698         s1/N602          
                                                                           r       s1/red_score[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.698         Logic Levels: 4  
                                                                                   Logic: 1.446ns(36.775%), Route: 2.486ns(63.225%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.741                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/CLK (GTP_DFF_C)
Endpoint    : s1/t3/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t4/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t4            
                                                                           f       s1/t3/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t3/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/CLK (GTP_DFF_C)
Endpoint    : s1/t5/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t6/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t6            
                                                                           f       s1/t5/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t5/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t2/CLK (GTP_DFF_C)
Endpoint    : s1/t1/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t2/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t2            
                                                                           f       s1/t1/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.516         s2/dis_lin [1]   
                                                                           r       s2/dis_lin[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.516         s2/dis_lin [1]   
                                                                           r       s2/dis_sel[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_sel[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=11)       0.615       1.508         s2/dis_lin [2]   
                                                                           r       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.508         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.574%), Route: 0.615ns(65.426%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.978                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.885 f       s2/dis_lin[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.255         s2/dis_lin [0]   
                                                                           f       s2/dis_lin[3]/D (GTP_DFF_P)

 Data arrival time                                                   1.255         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=11)       0.615       1.500         s2/dis_lin [2]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.500         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.013%), Route: 0.615ns(65.987%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=11)       0.615       1.500         s2/dis_lin [3]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.500         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.013%), Route: 0.615ns(65.987%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[4] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[4]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[4]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N243            
                                                                                   dis_seg_obuf[4]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[4]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[4]       
 dis_seg[4]                                                                f       dis_seg[4] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N242            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N245            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : key_1 (port)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_1                                                   0.000       0.000 r       key_1 (port)     
                                   net (fanout=1)        0.000       0.000         key_1            
                                                                                   key_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_1_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_1         
                                                                           r       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_3 (port)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_3                                                   0.000       0.000 r       key_3 (port)     
                                   net (fanout=1)        0.000       0.000         key_3            
                                                                                   key_3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_3_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_3         
                                                                           r       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_2 (port)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_2                                                   0.000       0.000 r       key_2 (port)     
                                   net (fanout=1)        0.000       0.000         key_2            
                                                                                   key_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_2_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_2         
                                                                           r       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 9.000 sec
Action synthesize: CPU time elapsed is 7.266 sec
Current time: Tue May 30 10:07:17 2023
Action synthesize: Peak memory pool usage is 117,817,344 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue May 30 10:07:18 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top_basketball'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_in in design, driver pin O(instance clk_in_ibuf) -> load pin CLK(instance s0/clk_out).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.046875 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 71       | 26304         | 1                   
| LUT                   | 126      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 44       | 240           | 19                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_basketball' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 8.000 sec
Action dev_map: CPU time elapsed is 6.109 sec
Current time: Tue May 30 10:07:25 2023
Action dev_map: Peak memory pool usage is 170,938,368 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue May 30 10:07:25 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_in_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 3.06 sec.
Run super clustering :
	Initial slack 990877.
	10 iterations finished.
	Final slack 994824.
Super clustering done.
Design Utilization : 1%.
Global placement takes 5.09 sec.
Wirelength after global placement is 2249.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Wirelength after Macro cell placement is 2166.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990877.
	10 iterations finished.
	Final slack 994824.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1947.
Post global placement takes 5.05 sec.
Wirelength after legalization is 2013.
Legalization takes 0.05 sec.
Worst slack before Replication Place is 995947.
Wirelength after replication placement is 2013.
Legalized cost 995947.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2020.
Timing-driven detailed placement takes 0.47 sec.
Placement done.
Total placement takes 13.89 sec.
Finished placement. (CPU time elapsed 0h:00m:14s)

Routing started.
Building routing graph takes 1.48 sec.
Worst slack is 996330.
Processing design graph takes 0.23 sec.
Total memory for routing:
	46.920415 M.
Total nets for routing : 264.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.02 sec.
Unrouted nets 3 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 25 nets, it takes 0.08 sec.
Global routing takes 0.09 sec.
Total 313 subnets.
    forward max bucket size 83 , backward 27.
        Unrouted nets 138 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 22 , backward 32.
        Unrouted nets 112 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 19 , backward 26.
        Unrouted nets 89 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 32.
        Unrouted nets 57 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 36.
        Unrouted nets 32 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 37.
        Unrouted nets 28 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 27.
        Unrouted nets 20 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 25.
        Unrouted nets 17 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 13.
        Unrouted nets 16 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 16.
        Unrouted nets 7 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 13.
        Unrouted nets 4 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
C: Route-2036: The clock path from s0/clk_out/opit_0_inv:Q to s2/dis_lin[3]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.25 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.09 sec.
Used srb routing arc is 1943.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 2.67 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 54       | 3274          | 2                   
|   FF                     | 61       | 19644         | 1                   
|   LUT                    | 121      | 13096         | 1                   
|   LUT-FF pairs           | 12       | 13096         | 1                   
| Use of CLMS              | 8        | 1110          | 1                   
|   FF                     | 10       | 6660          | 1                   
|   LUT                    | 10       | 4440          | 1                   
|   LUT-FF pairs           | 7        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 44       | 240           | 18                  
|   IOBD                   | 24       | 120           | 20                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 19       | 114           | 17                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 44       | 240           | 18                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:17s)
Design 'top_basketball' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 25.000 sec
Action pnr: CPU time elapsed is 24.031 sec
Current time: Tue May 30 10:07:50 2023
Action pnr: Peak memory pool usage is 367,034,368 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:17s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue May 30 10:07:52 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 10:08:01 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                54           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     211.060 MHz       1000.000          4.738        995.262
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz    1057.082 MHz       1000.000          0.946        999.054
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.262       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.054       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.379       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.365       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.447       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.100       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.290       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.363       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.340       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.651       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.647       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.790       3.928         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.325       4.253 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.594       4.847         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.284       5.131 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.567       5.698         s1/_N296         
 CLMA_118_169/Y1                   td                    0.169       5.867 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.266       6.133         s1/N1141         
 CLMA_118_169/Y3                   td                    0.276       6.409 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.642       7.051         s1/_N476         
 CLMA_118_181/Y0                   td                    0.383       7.434 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.579       8.013         s1/N1146         
 CLMA_118_173/Y1                   td                    0.169       8.182 r       s1/N1089_4/gateop_perm/Z
                                   net (fanout=1)        0.261       8.443         s1/N1089         
 CLMA_118_172/D0                                                           r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.443         Logic Levels: 5  
                                                                                   Logic: 1.606ns(35.570%), Route: 2.909ns(64.430%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.512    1003.338         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.590    1003.928                          
 clock uncertainty                                      -0.050    1003.878                          

 Setup time                                             -0.173    1003.705                          

 Data required time                                               1003.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.705                          
 Data arrival time                                                  -8.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.262                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.368
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.790       3.928         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.325       4.253 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.594       4.847         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.284       5.131 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.567       5.698         s1/_N296         
 CLMA_118_169/Y1                   td                    0.169       5.867 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.266       6.133         s1/N1141         
 CLMA_118_169/Y3                   td                    0.276       6.409 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.642       7.051         s1/_N476         
 CLMA_118_181/Y0                   td                    0.383       7.434 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.903       8.337         s1/N1146         
 CLMA_118_148/AD                                                           r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   8.337         Logic Levels: 4  
                                                                                   Logic: 1.437ns(32.592%), Route: 2.972ns(67.408%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.542    1003.368         ntclkbufg_0      
 CLMA_118_148/CLK                                                          r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.557    1003.925                          
 clock uncertainty                                      -0.050    1003.875                          

 Setup time                                             -0.177    1003.698                          

 Data required time                                               1003.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.698                          
 Data arrival time                                                  -8.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.361                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/opit_0_L5Q_perm/CLK
Endpoint    : s1/red_score[5]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.343
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.785       3.923         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       s1/key_2_edge/opit_0_L5Q_perm/CLK

 CLMA_118_176/Q1                   tco                   0.261       4.184 r       s1/key_2_edge/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.264       4.448         s1/key_2_edge    
 CLMA_118_177/Y1                   td                    0.382       4.830 r       s1/N411_1/gateop/F
                                   net (fanout=4)        0.833       5.663         s1/N411          
 CLMA_126_144/Y0                   td                    0.282       5.945 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.284       6.229         s1/_N364         
 CLMA_126_148/Y0                   td                    0.164       6.393 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.608       7.001         s1/_N275         
 CLMA_126_148/Y1                   td                    0.276       7.277 r       s1/N602_7_4/gateop/F
                                   net (fanout=4)        0.767       8.044         s1/N602          
 CLMA_118_168/CE                                                           r       s1/red_score[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.044         Logic Levels: 4  
                                                                                   Logic: 1.365ns(33.123%), Route: 2.756ns(66.877%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.517    1003.343         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.557    1003.900                          
 clock uncertainty                                      -0.050    1003.850                          

 Setup time                                             -0.277    1003.573                          

 Data required time                                               1003.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.573                          
 Data arrival time                                                  -8.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.529                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[8]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.338
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.512       3.338         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_172/Q3                   tco                   0.223       3.561 f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.244       3.805         nt_score[8]      
 CLMA_114_172/AD                                                           f       s2/dis_num[8]/opit_0_inv/D

 Data arrival time                                                   3.805         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK
 clock pessimism                                        -0.538       3.393                          
 clock uncertainty                                       0.000       3.393                          

 Hold time                                               0.033       3.426                          

 Data required time                                                  3.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.426                          
 Data arrival time                                                  -3.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/opit_0_inv/CLK
Endpoint    : s1/t3/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.374
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.548       3.374         ntclkbufg_0      
 CLMA_70_161/CLK                                                           r       s1/t4/opit_0_inv/CLK

 CLMA_70_161/Q0                    tco                   0.223       3.597 f       s1/t4/opit_0_inv/Q
                                   net (fanout=2)        0.442       4.039         s1/t4            
 CLMS_94_161/M0                                                            f       s1/t3/opit_0_inv/D

 Data arrival time                                                   4.039         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.534%), Route: 0.442ns(66.466%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.823       3.961         ntclkbufg_0      
 CLMS_94_161/CLK                                                           r       s1/t3/opit_0_inv/CLK
 clock pessimism                                        -0.312       3.649                          
 clock uncertainty                                       0.000       3.649                          

 Hold time                                              -0.016       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                  -4.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.406                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/yellow_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.341
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.515       3.341         ntclkbufg_0      
 CLMS_114_173/CLK                                                          r       s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_173/Q0                   tco                   0.223       3.564 f       s1/yellow_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.144       3.708         nt_score[12]     
 CLMS_114_173/A4                                                           f       s1/yellow_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.708         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMS_114_173/CLK                                                          r       s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.590       3.341                          
 clock uncertainty                                       0.000       3.341                          

 Hold time                                              -0.081       3.260                          

 Data required time                                                  3.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.260                          
 Data arrival time                                                  -3.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.581
  Launch Clock Delay      :  0.573
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.261       0.834 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.576       1.410         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.410         Logic Levels: 0  
                                                                                   Logic: 0.261ns(31.183%), Route: 0.576ns(68.817%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.581    1000.581         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.581                          
 clock uncertainty                                      -0.050    1000.531                          

 Setup time                                             -0.067    1000.464                          

 Data required time                                               1000.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.464                          
 Data arrival time                                                  -1.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.054                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.411
  Launch Clock Delay      :  0.573
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.261       0.834 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.338       1.172         s2/dis_lin [1]   
 CLMA_98_216/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.172         Logic Levels: 0  
                                                                                   Logic: 0.261ns(43.573%), Route: 0.338ns(56.427%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411    1000.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.032    1000.443                          
 clock uncertainty                                      -0.050    1000.393                          

 Setup time                                             -0.067    1000.326                          

 Data required time                                               1000.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.326                          
 Data arrival time                                                  -1.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.154                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.450
  Launch Clock Delay      :  0.546
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.261       0.807 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.336       1.143         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.143         Logic Levels: 0  
                                                                                   Logic: 0.261ns(43.719%), Route: 0.336ns(56.281%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.450    1000.450         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.032    1000.482                          
 clock uncertainty                                      -0.050    1000.432                          

 Setup time                                             -0.067    1000.365                          

 Data required time                                               1000.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.365                          
 Data arrival time                                                  -1.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.222                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.573
  Launch Clock Delay      :  0.411
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411       0.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.223       0.634 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.256       0.890         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.890         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.032       0.541                          
 clock uncertainty                                       0.000       0.541                          

 Hold time                                              -0.016       0.525                          

 Data required time                                                  0.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.525                          
 Data arrival time                                                  -0.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.736
  Launch Clock Delay      :  0.450
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.450       0.450         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.223       0.673 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.420       1.093         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.093         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.681%), Route: 0.420ns(65.319%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.736       0.736         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.736                          
 clock uncertainty                                       0.000       0.736                          

 Hold time                                              -0.016       0.720                          

 Data required time                                                  0.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.720                          
 Data arrival time                                                  -1.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.546
  Launch Clock Delay      :  0.411
  Clock Pessimism Removal :  -0.135

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411       0.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_98_216/Q0                    tco                   0.224       0.635 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       0.773         s2/dis_lin [0]   
 CLMA_98_216/M2                                                            r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.773         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.135       0.411                          
 clock uncertainty                                       0.000       0.411                          

 Hold time                                              -0.012       0.399                          

 Data required time                                                  0.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.399                          
 Data arrival time                                                  -0.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_114_172/Y0                   tco                   0.325       4.256 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.822       5.078         s2/dis_num [8]   
 CLMA_114_176/Y6AB                 td                    0.209       5.287 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.909       6.196         s2/dis_tmp [0]   
 CLMA_90_197/Y0                    td                    0.387       6.583 r       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        1.785       8.368         _N246            
 IOL_7_197/DO                      td                    0.128       8.496 r       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       8.496         dis_seg_obuf[3]/ntO
 IOBS_0_197/PAD                    td                    2.141      10.637 r       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.069      10.706         dis_seg[3]       
 H2                                                                        r       dis_seg[3] (port)

 Data arrival time                                                  10.706         Logic Levels: 4  
                                                                                   Logic: 3.190ns(47.085%), Route: 3.585ns(52.915%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[7]/opit_0_inv/CLK
Endpoint    : dis_seg[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.798       3.936         ntclkbufg_0      
 CLMS_114_169/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK

 CLMS_114_169/Q0                   tco                   0.261       4.197 r       s2/dis_num[7]/opit_0_inv/Q
                                   net (fanout=1)        0.859       5.056         s2/dis_num [7]   
 CLMA_114_180/Y6CD                 td                    0.211       5.267 r       s2/N27_16[3]_muxf6/F
                                   net (fanout=7)        0.903       6.170         s2/dis_tmp [3]   
 CLMA_90_205/Y0                    td                    0.387       6.557 r       s2/N80[6]/gateop_perm/Z
                                   net (fanout=1)        1.792       8.349         _N249            
 IOL_7_214/DO                      td                    0.128       8.477 r       dis_seg_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       8.477         dis_seg_obuf[6]/ntO
 IOBD_0_214/PAD                    td                    2.141      10.618 r       dis_seg_obuf[6]/opit_0/O
                                   net (fanout=1)        0.064      10.682         dis_seg[6]       
 G1                                                                        r       dis_seg[6] (port)

 Data arrival time                                                  10.682         Logic Levels: 4  
                                                                                   Logic: 3.128ns(46.368%), Route: 3.618ns(53.632%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.808       3.946         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.261       4.207 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.740       4.947         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.276       5.223 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.892       6.115         s2/dis_tmp [2]   
 CLMA_90_201/Y0                    td                    0.282       6.397 r       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        1.671       8.068         _N247            
 IOL_7_213/DO                      td                    0.128       8.196 r       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.196         dis_seg_obuf[2]/ntO
 IOBS_0_213/PAD                    td                    2.141      10.337 r       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.064      10.401         dis_seg[2]       
 G2                                                                        r       dis_seg[2] (port)

 Data arrival time                                                  10.401         Logic Levels: 4  
                                                                                   Logic: 3.088ns(47.839%), Route: 3.367ns(52.161%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.935       1.006 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.006         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.094       1.100 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.590       1.690         nt_key_red       
 CLMA_126_152/Y3                   td                    0.191       1.881 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.144       2.025         s1/N974          
 CLMA_126_152/A0                                                           f       s1/red_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.025         Logic Levels: 3  
                                                                                   Logic: 1.220ns(60.247%), Route: 0.805ns(39.753%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    1.020       1.091 f       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.091         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.095       1.186 f       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.649       1.835         nt_key_red       
 CLMA_118_156/Y2                   td                    0.198       2.033 f       s1/N404_1/gateop_perm/Z
                                   net (fanout=4)        0.144       2.177         s1/N965          
 CLMA_118_157/A4                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01

 Data arrival time                                                   2.177         Logic Levels: 3  
                                                                                   Logic: 1.313ns(60.312%), Route: 0.864ns(39.688%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/I0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.935       1.006 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.006         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.094       1.100 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.590       1.690         nt_key_red       
 CLMA_126_152/Y3                   td                    0.191       1.881 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.405       2.286         s1/N974          
 CLMA_118_157/AD                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/I0

 Data arrival time                                                   2.286         Logic Levels: 3  
                                                                                   Logic: 1.220ns(53.368%), Route: 1.066ns(46.632%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.763
  Launch Clock Delay      :  3.177
  Clock Pessimism Removal :  0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.446       3.177         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.295       3.472 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.484       3.956         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.227       4.183 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.466       4.649         s1/_N296         
 CLMA_118_169/Y1                   td                    0.135       4.784 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.246       5.030         s1/N1141         
 CLMA_118_169/Y3                   td                    0.221       5.251 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.520       5.771         s1/_N476         
 CLMA_118_181/Y0                   td                    0.308       6.079 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.470       6.549         s1/N1146         
 CLMA_118_173/Y1                   td                    0.135       6.684 r       s1/N1089_4/gateop_perm/Z
                                   net (fanout=1)        0.240       6.924         s1/N1089         
 CLMA_118_172/D0                                                           r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.924         Logic Levels: 5  
                                                                                   Logic: 1.321ns(35.255%), Route: 2.426ns(64.745%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.250    1002.763         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.414    1003.177                          
 clock uncertainty                                      -0.050    1003.127                          

 Setup time                                             -0.103    1003.024                          

 Data required time                                               1003.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.024                          
 Data arrival time                                                  -6.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.100                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.790
  Launch Clock Delay      :  3.177
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.446       3.177         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.295       3.472 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.484       3.956         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.227       4.183 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.466       4.649         s1/_N296         
 CLMA_118_169/Y1                   td                    0.135       4.784 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.246       5.030         s1/N1141         
 CLMA_118_169/Y3                   td                    0.221       5.251 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.520       5.771         s1/_N476         
 CLMA_118_181/Y0                   td                    0.308       6.079 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.709       6.788         s1/N1146         
 CLMA_118_148/AD                                                           r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   6.788         Logic Levels: 4  
                                                                                   Logic: 1.186ns(32.844%), Route: 2.425ns(67.156%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.277    1002.790         ntclkbufg_0      
 CLMA_118_148/CLK                                                          r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.388    1003.178                          
 clock uncertainty                                      -0.050    1003.128                          

 Setup time                                             -0.111    1003.017                          

 Data required time                                               1003.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.017                          
 Data arrival time                                                  -6.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.229                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.792
  Launch Clock Delay      :  3.208
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.477       3.208         ntclkbufg_0      
 CLMS_114_149/CLK                                                          r       s1/red_score[2]/opit_0_inv_L6Q_perm/CLK

 CLMS_114_149/Y0                   tco                   0.295       3.503 r       s1/red_score[2]/opit_0_inv_L6Q_perm/Q
                                   net (fanout=11)       0.546       4.049         nt_score[2]      
 CLMA_126_148/Y2                   td                    0.141       4.190 f       s1/N119_ac2/gateop_perm/Z
                                   net (fanout=3)        0.440       4.630         s1/_N58          
 CLMA_126_152/Y3                   td                    0.221       4.851 r       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.407       5.258         s1/N974          
 CLMA_118_153/Y3                   td                    0.135       5.393 r       s1/N423_6/gateop_perm/Z
                                   net (fanout=2)        0.241       5.634         s1/_N363         
 CLMA_118_153/Y2                   td                    0.173       5.807 r       s1/N982_4/gateop_perm/Z
                                   net (fanout=2)        0.400       6.207         s1/N982          
 CLMA_126_152/Y1                   td                    0.221       6.428 r       s1/N1041_4/gateop/F
                                   net (fanout=1)        0.239       6.667         s1/N1041         
 CLMA_126_152/A4                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.667         Logic Levels: 5  
                                                                                   Logic: 1.186ns(34.287%), Route: 2.273ns(65.713%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.279    1002.792         ntclkbufg_0      
 CLMA_126_152/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.168                          
 clock uncertainty                                      -0.050    1003.118                          

 Setup time                                             -0.071    1003.047                          

 Data required time                                               1003.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.047                          
 Data arrival time                                                  -6.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.380                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[8]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.181
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.250       2.763         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_172/Q3                   tco                   0.197       2.960 f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.236       3.196         nt_score[8]      
 CLMA_114_172/AD                                                           f       s2/dis_num[8]/opit_0_inv/D

 Data arrival time                                                   3.196         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.497%), Route: 0.236ns(54.503%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.450       3.181         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK
 clock pessimism                                        -0.376       2.805                          
 clock uncertainty                                       0.000       2.805                          

 Hold time                                               0.028       2.833                          

 Data required time                                                  2.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.833                          
 Data arrival time                                                  -3.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  2.779
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.266       2.779         ntclkbufg_0      
 CLMA_126_164/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_164/Q0                   tco                   0.197       2.976 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.115         nt_score[4]      
 CLMA_126_164/A4                                                           f       s1/red_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.115         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.462       3.193         ntclkbufg_0      
 CLMA_126_164/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.414       2.779                          
 clock uncertainty                                       0.000       2.779                          

 Hold time                                              -0.055       2.724                          

 Data required time                                                  2.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.724                          
 Data arrival time                                                  -3.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.182
  Launch Clock Delay      :  2.767
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.254       2.767         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_168/Q0                   tco                   0.197       2.964 f       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.139       3.103         nt_score[5]      
 CLMA_118_168/A4                                                           f       s1/red_score[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.103         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.451       3.182         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.415       2.767                          
 clock uncertainty                                       0.000       2.767                          

 Hold time                                              -0.055       2.712                          

 Data required time                                                  2.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.712                          
 Data arrival time                                                  -3.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.489
  Launch Clock Delay      :  0.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.206       0.646 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.468       1.114         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.114         Logic Levels: 0  
                                                                                   Logic: 0.206ns(30.564%), Route: 0.468ns(69.436%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.489    1000.489         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.489                          
 clock uncertainty                                      -0.050    1000.439                          

 Setup time                                             -0.035    1000.404                          

 Data required time                                               1000.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.404                          
 Data arrival time                                                  -1.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.290                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.351
  Launch Clock Delay      :  0.440
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.209       0.649 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.293       0.942         s2/dis_lin [1]   
 CLMA_98_216/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.942         Logic Levels: 0  
                                                                                   Logic: 0.209ns(41.633%), Route: 0.293ns(58.367%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351    1000.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.016    1000.367                          
 clock uncertainty                                      -0.050    1000.317                          

 Setup time                                             -0.027    1000.290                          

 Data required time                                               1000.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.290                          
 Data arrival time                                                  -0.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.348                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.371
  Launch Clock Delay      :  0.445
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.445       0.445         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.209       0.654 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.292       0.946         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.946         Logic Levels: 0  
                                                                                   Logic: 0.209ns(41.717%), Route: 0.292ns(58.283%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.371    1000.371         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.016    1000.387                          
 clock uncertainty                                      -0.050    1000.337                          

 Setup time                                             -0.027    1000.310                          

 Data required time                                               1000.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.310                          
 Data arrival time                                                  -0.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.364                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.445
  Launch Clock Delay      :  0.351
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351       0.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_98_216/Q0                    tco                   0.198       0.549 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       0.689         s2/dis_lin [0]   
 CLMA_98_216/M2                                                            r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.689         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.445       0.445         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.093       0.352                          
 clock uncertainty                                       0.000       0.352                          

 Hold time                                              -0.003       0.349                          

 Data required time                                                  0.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.349                          
 Data arrival time                                                  -0.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.440
  Launch Clock Delay      :  0.371
  Clock Pessimism Removal :  -0.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.371       0.371         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_102_220/Q0                   tco                   0.198       0.569 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=11)       0.142       0.711         s2/dis_lin [2]   
 CLMA_102_220/M2                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.711         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.069       0.371                          
 clock uncertainty                                       0.000       0.371                          

 Hold time                                              -0.003       0.368                          

 Data required time                                                  0.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.368                          
 Data arrival time                                                  -0.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.440
  Launch Clock Delay      :  0.351
  Clock Pessimism Removal :  -0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351       0.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.198       0.549 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.242       0.791         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.791         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.000%), Route: 0.242ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.016       0.424                          
 clock uncertainty                                       0.000       0.424                          

 Hold time                                              -0.003       0.421                          

 Data required time                                                  0.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.421                          
 Data arrival time                                                  -0.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.463       3.194         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.209       3.403 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.593       3.996         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.221       4.217 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.807       5.024         s2/dis_tmp [2]   
 CLMA_90_205/Y0                    td                    0.225       5.249 f       s2/N80[6]/gateop_perm/Z
                                   net (fanout=1)        1.482       6.731         _N249            
 IOL_7_214/DO                      td                    0.081       6.812 f       dis_seg_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       6.812         dis_seg_obuf[6]/ntO
 IOBD_0_214/PAD                    td                    1.972       8.784 f       dis_seg_obuf[6]/opit_0/O
                                   net (fanout=1)        0.064       8.848         dis_seg[6]       
 G1                                                                        f       dis_seg[6] (port)

 Data arrival time                                                   8.848         Logic Levels: 4  
                                                                                   Logic: 2.708ns(47.895%), Route: 2.946ns(52.105%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.450       3.181         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_114_172/Y0                   tco                   0.295       3.476 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.632       4.108         s2/dis_num [8]   
 CLMA_114_176/Y6AB                 td                    0.178       4.286 f       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.690       4.976         s2/dis_tmp [0]   
 CLMA_90_197/Y0                    td                    0.297       5.273 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        1.425       6.698         _N246            
 IOL_7_197/DO                      td                    0.081       6.779 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.779         dis_seg_obuf[3]/ntO
 IOBS_0_197/PAD                    td                    1.972       8.751 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.069       8.820         dis_seg[3]       
 H2                                                                        f       dis_seg[3] (port)

 Data arrival time                                                   8.820         Logic Levels: 4  
                                                                                   Logic: 2.823ns(50.062%), Route: 2.816ns(49.938%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.463       3.194         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.209       3.403 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.593       3.996         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.221       4.217 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.704       4.921         s2/dis_tmp [2]   
 CLMA_90_201/Y0                    td                    0.225       5.146 f       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        1.394       6.540         _N247            
 IOL_7_213/DO                      td                    0.081       6.621 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       6.621         dis_seg_obuf[2]/ntO
 IOBS_0_213/PAD                    td                    1.972       8.593 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.064       8.657         dis_seg[2]       
 G2                                                                        f       dis_seg[2] (port)

 Data arrival time                                                   8.657         Logic Levels: 4  
                                                                                   Logic: 2.708ns(49.570%), Route: 2.755ns(50.430%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.517       1.440         nt_key_red       
 CLMA_126_152/Y3                   td                    0.169       1.609 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.139       1.748         s1/N974          
 CLMA_126_152/A0                                                           f       s1/red_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.748         Logic Levels: 3  
                                                                                   Logic: 1.021ns(58.410%), Route: 0.727ns(41.590%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.669       1.592         nt_key_red       
 CLMA_118_156/Y2                   td                    0.175       1.767 f       s1/N404_1/gateop_perm/Z
                                   net (fanout=4)        0.139       1.906         s1/N965          
 CLMA_118_157/A4                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01

 Data arrival time                                                   1.906         Logic Levels: 3  
                                                                                   Logic: 1.027ns(53.882%), Route: 0.879ns(46.118%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[2]/opit_0_inv_L6Q_perm/A3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.517       1.440         nt_key_red       
 CLMA_126_152/Y3                   td                    0.169       1.609 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.389       1.998         s1/N974          
 CLMS_114_149/A3                                                           f       s1/red_score[2]/opit_0_inv_L6Q_perm/A3

 Data arrival time                                                   1.998         Logic Levels: 3  
                                                                                   Logic: 1.021ns(51.101%), Route: 0.977ns(48.899%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 11.000 sec
Action report_timing: CPU time elapsed is 8.125 sec
Current time: Tue May 30 10:08:02 2023
Action report_timing: Peak memory pool usage is 279,629,824 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue May 30 10:08:03 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.234375 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/top_basketball.sbit"
Generate programming file takes 7.031250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 15.000 sec
Action gen_bit_stream: CPU time elapsed is 13.672 sec
Current time: Tue May 30 10:08:18 2023
Action gen_bit_stream: Peak memory pool usage is 284,680,192 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_fenpin_4Hz.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Tue May 30 10:36:07 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.013490s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (115.8%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.018517s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.4%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006057s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (258.0%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.254497s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (98.2%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.007237s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.031105s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.5%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004571s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (341.9%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.029656s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (105.4%)
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 2.609 sec
Current time: Tue May 30 10:36:10 2023
Action compile: Peak memory pool usage is 73,195,520 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue May 30 10:36:10 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
I: Constant propagation done on s2/N86 (bmsREDAND).
I: Constant propagation done on s2/N82 (bmsREDAND).
I: Constant propagation done on s2/N88 (bmsREDAND).
I: Constant propagation done on s2/N84 (bmsREDAND).
Executing : pre-mapping successfully.
 0.035506s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (132.0%)
Start mod-gen.
I: Constant propagation done on s1/N29_bc0 (bmsREDAND).
I: Constant propagation done on s1/N171_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N141_ab1 (bmsREDAND).
I: Constant propagation done on s1/N81_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N81_bc1 (bmsREDAND).
I: Constant propagation done on s1/N127_sum0 (bmsREDXOR).
Executing : mod-gen successfully.
 0.084816s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.1%)
Start logic-optimization.
Executing : logic-optimization successfully.
 2.490971s wall, 2.406250s user + 0.078125s system = 2.484375s CPU (99.7%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[0] that is redundant to s2/dis_lin[3]
I: Removed GTP_DFF_P inst s2/dis_sel[6] that is redundant to s2/dis_lin[1]
I: Removed GTP_DFF_P inst s2/dis_sel[7] that is redundant to s2/dis_lin[2]
Executing : tech-mapping phase 1 successfully.
 0.018200s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.9%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 2.123340s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (100.1%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.032652s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (143.6%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000514s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.008963s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    49 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     2 uses
GTP_DFF_P                     4 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     16 uses
GTP_LUT3                     13 uses
GTP_LUT4                     26 uses
GTP_LUT5                     32 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                    13 uses
GTP_MUX2LUT6                  8 uses

I/O ports: 44
GTP_INBUF                   8 uses
GTP_OUTBUF                 36 uses

Mapping Summary:
Total LUTs: 126 of 17536 (0.72%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 126
Total Registers: 71 of 26304 (0.27%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 44 of 240 (18.33%)


Number of unique control sets : 7
  CLK(nt_clk_in), CE(nt_rst_n)                     : 2
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 5
      CLK(nt_clk_out), C(~nt_rst_n)                : 1
      CLK(nt_clk_out), P(~nt_rst_n)                : 4
  CLK(nt_clk_in), C(~nt_rst_n)                     : 48
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N330)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N373)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N423)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N602)        : 4


Number of DFF:CE Signals : 5
  nt_rst_n(from GTP_INBUF:O)                       : 2
  s1.N330(from GTP_LUT4:Z)                         : 4
  s1.N373(from GTP_LUT3:Z)                         : 4
  s1.N423(from GTP_LUT4:Z)                         : 4
  s1.N602(from GTP_LUT5M:Z)                        : 4

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 5
  nt_clk_in(from GTP_INBUF:O)                      : 66

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 69

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                66           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     215.657 MHz       1000.000          4.637        995.363
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     970.874 MHz       1000.000          1.030        998.970
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.363       0.000              0             79
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.970       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.725       0.000              0             79
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             66
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N411_1/I2 (GTP_LUT5M)
                                   td                    0.383       5.056 r       s1/N411_1/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       5.567         s1/N411          
                                                                                   s1/N413_1/I4 (GTP_LUT5)
                                   td                    0.174       5.741 f       s1/N413_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534       6.275         s1/N974          
                                                                                   s1/N423_6/I4 (GTP_LUT5)
                                   td                    0.174       6.449 f       s1/N423_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.890         s1/_N363         
                                                                                   s1/N982_4/I3 (GTP_LUT4)
                                   td                    0.174       7.064 f       s1/N982_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.505         s1/N982          
                                                                                   s1/N1041_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.787 r       s1/N1041_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       8.157         s1/N1041         
                                                                                   s1/N424_4/I4 (GTP_LUT5)
                                   td                    0.164       8.321 r       s1/N424_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.321         s1/N424          
                                                                           r       s1/red_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.321         Logic Levels: 6  
                                                                                   Logic: 1.676ns(36.795%), Route: 2.879ns(63.205%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.363                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/yellow_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N362/I0 (GTP_LUT4)
                                   td                    0.239       4.912 f       s1/N362/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       5.446         s1/N362          
                                                                                   s1/N363_1/I4 (GTP_LUT5)
                                   td                    0.174       5.620 f       s1/N363_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       6.173         s1/N1141         
                                                                                   s1/N1146_0/I3 (GTP_LUT4)
                                   td                    0.174       6.347 f       s1/N1146_0/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.717         s1/_N476         
                                                                                   s1/N1146_2/I4 (GTP_LUT5)
                                   td                    0.174       6.891 f       s1/N1146_2/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       7.332         s1/N1146         
                                                                                   s1/N1089_4/I4 (GTP_LUT5)
                                   td                    0.174       7.506 f       s1/N1089_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.876         s1/N1089         
                                                                                   s1/N374_7/I4 (GTP_LUT5)
                                   td                    0.164       8.040 r       s1/N374_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.040         s1/N374          
                                                                           r       s1/yellow_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.040         Logic Levels: 6  
                                                                                   Logic: 1.424ns(33.318%), Route: 2.850ns(66.682%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/yellow_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.644                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[4]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N411_1/I2 (GTP_LUT5M)
                                   td                    0.383       5.056 r       s1/N411_1/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       5.567         s1/N411          
                                                                                   s1/N423_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.849 r       s1/N423_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.290         s1/_N364         
                                                                                   s1/N602_11/I4 (GTP_LUT5)
                                   td                    0.174       6.464 f       s1/N602_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.905         s1/_N275         
                                                                                   s1/N602_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.187 r       s1/N602_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.698         s1/N602          
                                                                           r       s1/red_score[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.698         Logic Levels: 4  
                                                                                   Logic: 1.446ns(36.775%), Route: 2.486ns(63.225%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.741                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/CLK (GTP_DFF_C)
Endpoint    : s1/t3/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t4/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t4            
                                                                           f       s1/t3/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t3/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/CLK (GTP_DFF_C)
Endpoint    : s1/t5/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t6/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t6            
                                                                           f       s1/t5/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t5/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t2/CLK (GTP_DFF_C)
Endpoint    : s1/t1/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t2/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t2            
                                                                           f       s1/t1/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.516         s2/dis_lin [1]   
                                                                           r       s2/dis_lin[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.516         s2/dis_lin [1]   
                                                                           r       s2/dis_sel[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_sel[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=11)       0.615       1.508         s2/dis_lin [2]   
                                                                           r       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.508         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.574%), Route: 0.615ns(65.426%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.978                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.885 f       s2/dis_lin[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.255         s2/dis_lin [0]   
                                                                           f       s2/dis_lin[3]/D (GTP_DFF_P)

 Data arrival time                                                   1.255         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=11)       0.615       1.500         s2/dis_lin [2]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.500         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.013%), Route: 0.615ns(65.987%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=11)       0.615       1.500         s2/dis_lin [3]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.500         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.013%), Route: 0.615ns(65.987%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[4] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[4]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[4]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N243            
                                                                                   dis_seg_obuf[4]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[4]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[4]       
 dis_seg[4]                                                                f       dis_seg[4] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N242            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N245            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : key_1 (port)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_1                                                   0.000       0.000 r       key_1 (port)     
                                   net (fanout=1)        0.000       0.000         key_1            
                                                                                   key_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_1_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_1         
                                                                           r       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_3 (port)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_3                                                   0.000       0.000 r       key_3 (port)     
                                   net (fanout=1)        0.000       0.000         key_3            
                                                                                   key_3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_3_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_3         
                                                                           r       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_2 (port)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_2                                                   0.000       0.000 r       key_2 (port)     
                                   net (fanout=1)        0.000       0.000         key_2            
                                                                                   key_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_2_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_2         
                                                                           r       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 9.000 sec
Action synthesize: CPU time elapsed is 7.469 sec
Current time: Tue May 30 10:36:19 2023
Action synthesize: Peak memory pool usage is 117,858,304 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue May 30 10:36:19 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top_basketball'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_in in design, driver pin O(instance clk_in_ibuf) -> load pin CLK(instance s0/clk_out).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.062500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 71       | 26304         | 1                   
| LUT                   | 126      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 44       | 240           | 19                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_basketball' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 8.000 sec
Action dev_map: CPU time elapsed is 6.359 sec
Current time: Tue May 30 10:36:27 2023
Action dev_map: Peak memory pool usage is 171,114,496 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue May 30 10:36:27 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_in_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 3.22 sec.
Run super clustering :
	Initial slack 990877.
	10 iterations finished.
	Final slack 994824.
Super clustering done.
Design Utilization : 1%.
Global placement takes 5.23 sec.
Wirelength after global placement is 2249.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Wirelength after Macro cell placement is 2166.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990877.
	10 iterations finished.
	Final slack 994824.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1947.
Post global placement takes 5.13 sec.
Wirelength after legalization is 2013.
Legalization takes 0.03 sec.
Worst slack before Replication Place is 995947.
Wirelength after replication placement is 2013.
Legalized cost 995947.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2020.
Timing-driven detailed placement takes 0.48 sec.
Placement done.
Total placement takes 14.27 sec.
Finished placement. (CPU time elapsed 0h:00m:14s)

Routing started.
Building routing graph takes 1.56 sec.
Worst slack is 996330.
Processing design graph takes 0.25 sec.
Total memory for routing:
	46.920415 M.
Total nets for routing : 264.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 3 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 25 nets, it takes 0.08 sec.
Global routing takes 0.09 sec.
Total 313 subnets.
    forward max bucket size 83 , backward 27.
        Unrouted nets 138 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 22 , backward 32.
        Unrouted nets 112 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 19 , backward 26.
        Unrouted nets 89 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 32.
        Unrouted nets 57 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 36.
        Unrouted nets 32 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 37.
        Unrouted nets 28 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 27.
        Unrouted nets 20 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 25.
        Unrouted nets 17 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 13.
        Unrouted nets 16 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 16.
        Unrouted nets 7 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 13.
        Unrouted nets 4 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
C: Route-2036: The clock path from s0/clk_out/opit_0_inv:Q to s2/dis_lin[3]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.27 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.11 sec.
Used srb routing arc is 1943.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 2.81 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 54       | 3274          | 2                   
|   FF                     | 61       | 19644         | 1                   
|   LUT                    | 121      | 13096         | 1                   
|   LUT-FF pairs           | 12       | 13096         | 1                   
| Use of CLMS              | 8        | 1110          | 1                   
|   FF                     | 10       | 6660          | 1                   
|   LUT                    | 10       | 4440          | 1                   
|   LUT-FF pairs           | 7        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 44       | 240           | 18                  
|   IOBD                   | 24       | 120           | 20                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 19       | 114           | 17                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 44       | 240           | 18                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:17s)
Design 'top_basketball' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 26.000 sec
Action pnr: CPU time elapsed is 24.469 sec
Current time: Tue May 30 10:36:53 2023
Action pnr: Peak memory pool usage is 367,435,776 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:17s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue May 30 10:36:55 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 10:37:04 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                54           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     211.060 MHz       1000.000          4.738        995.262
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz    1057.082 MHz       1000.000          0.946        999.054
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.262       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.054       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.379       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.365       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.447       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.100       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.290       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.363       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.340       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.651       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.647       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.790       3.928         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.325       4.253 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.594       4.847         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.284       5.131 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.567       5.698         s1/_N296         
 CLMA_118_169/Y1                   td                    0.169       5.867 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.266       6.133         s1/N1141         
 CLMA_118_169/Y3                   td                    0.276       6.409 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.642       7.051         s1/_N476         
 CLMA_118_181/Y0                   td                    0.383       7.434 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.579       8.013         s1/N1146         
 CLMA_118_173/Y1                   td                    0.169       8.182 r       s1/N1089_4/gateop_perm/Z
                                   net (fanout=1)        0.261       8.443         s1/N1089         
 CLMA_118_172/D0                                                           r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.443         Logic Levels: 5  
                                                                                   Logic: 1.606ns(35.570%), Route: 2.909ns(64.430%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.512    1003.338         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.590    1003.928                          
 clock uncertainty                                      -0.050    1003.878                          

 Setup time                                             -0.173    1003.705                          

 Data required time                                               1003.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.705                          
 Data arrival time                                                  -8.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.262                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.368
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.790       3.928         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.325       4.253 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.594       4.847         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.284       5.131 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.567       5.698         s1/_N296         
 CLMA_118_169/Y1                   td                    0.169       5.867 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.266       6.133         s1/N1141         
 CLMA_118_169/Y3                   td                    0.276       6.409 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.642       7.051         s1/_N476         
 CLMA_118_181/Y0                   td                    0.383       7.434 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.903       8.337         s1/N1146         
 CLMA_118_148/AD                                                           r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   8.337         Logic Levels: 4  
                                                                                   Logic: 1.437ns(32.592%), Route: 2.972ns(67.408%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.542    1003.368         ntclkbufg_0      
 CLMA_118_148/CLK                                                          r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.557    1003.925                          
 clock uncertainty                                      -0.050    1003.875                          

 Setup time                                             -0.177    1003.698                          

 Data required time                                               1003.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.698                          
 Data arrival time                                                  -8.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.361                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/opit_0_L5Q_perm/CLK
Endpoint    : s1/red_score[5]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.343
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.785       3.923         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       s1/key_2_edge/opit_0_L5Q_perm/CLK

 CLMA_118_176/Q1                   tco                   0.261       4.184 r       s1/key_2_edge/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.264       4.448         s1/key_2_edge    
 CLMA_118_177/Y1                   td                    0.382       4.830 r       s1/N411_1/gateop/F
                                   net (fanout=4)        0.833       5.663         s1/N411          
 CLMA_126_144/Y0                   td                    0.282       5.945 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.284       6.229         s1/_N364         
 CLMA_126_148/Y0                   td                    0.164       6.393 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.608       7.001         s1/_N275         
 CLMA_126_148/Y1                   td                    0.276       7.277 r       s1/N602_7_4/gateop/F
                                   net (fanout=4)        0.767       8.044         s1/N602          
 CLMA_118_168/CE                                                           r       s1/red_score[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.044         Logic Levels: 4  
                                                                                   Logic: 1.365ns(33.123%), Route: 2.756ns(66.877%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.517    1003.343         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.557    1003.900                          
 clock uncertainty                                      -0.050    1003.850                          

 Setup time                                             -0.277    1003.573                          

 Data required time                                               1003.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.573                          
 Data arrival time                                                  -8.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.529                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[8]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.338
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.512       3.338         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_172/Q3                   tco                   0.223       3.561 f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.244       3.805         nt_score[8]      
 CLMA_114_172/AD                                                           f       s2/dis_num[8]/opit_0_inv/D

 Data arrival time                                                   3.805         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK
 clock pessimism                                        -0.538       3.393                          
 clock uncertainty                                       0.000       3.393                          

 Hold time                                               0.033       3.426                          

 Data required time                                                  3.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.426                          
 Data arrival time                                                  -3.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/opit_0_inv/CLK
Endpoint    : s1/t3/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.374
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.548       3.374         ntclkbufg_0      
 CLMA_70_161/CLK                                                           r       s1/t4/opit_0_inv/CLK

 CLMA_70_161/Q0                    tco                   0.223       3.597 f       s1/t4/opit_0_inv/Q
                                   net (fanout=2)        0.442       4.039         s1/t4            
 CLMS_94_161/M0                                                            f       s1/t3/opit_0_inv/D

 Data arrival time                                                   4.039         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.534%), Route: 0.442ns(66.466%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.823       3.961         ntclkbufg_0      
 CLMS_94_161/CLK                                                           r       s1/t3/opit_0_inv/CLK
 clock pessimism                                        -0.312       3.649                          
 clock uncertainty                                       0.000       3.649                          

 Hold time                                              -0.016       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                  -4.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.406                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/yellow_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.341
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.515       3.341         ntclkbufg_0      
 CLMS_114_173/CLK                                                          r       s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_173/Q0                   tco                   0.223       3.564 f       s1/yellow_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.144       3.708         nt_score[12]     
 CLMS_114_173/A4                                                           f       s1/yellow_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.708         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMS_114_173/CLK                                                          r       s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.590       3.341                          
 clock uncertainty                                       0.000       3.341                          

 Hold time                                              -0.081       3.260                          

 Data required time                                                  3.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.260                          
 Data arrival time                                                  -3.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.581
  Launch Clock Delay      :  0.573
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.261       0.834 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.576       1.410         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.410         Logic Levels: 0  
                                                                                   Logic: 0.261ns(31.183%), Route: 0.576ns(68.817%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.581    1000.581         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.581                          
 clock uncertainty                                      -0.050    1000.531                          

 Setup time                                             -0.067    1000.464                          

 Data required time                                               1000.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.464                          
 Data arrival time                                                  -1.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.054                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.411
  Launch Clock Delay      :  0.573
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.261       0.834 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.338       1.172         s2/dis_lin [1]   
 CLMA_98_216/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.172         Logic Levels: 0  
                                                                                   Logic: 0.261ns(43.573%), Route: 0.338ns(56.427%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411    1000.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.032    1000.443                          
 clock uncertainty                                      -0.050    1000.393                          

 Setup time                                             -0.067    1000.326                          

 Data required time                                               1000.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.326                          
 Data arrival time                                                  -1.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.154                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.450
  Launch Clock Delay      :  0.546
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.261       0.807 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.336       1.143         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.143         Logic Levels: 0  
                                                                                   Logic: 0.261ns(43.719%), Route: 0.336ns(56.281%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.450    1000.450         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.032    1000.482                          
 clock uncertainty                                      -0.050    1000.432                          

 Setup time                                             -0.067    1000.365                          

 Data required time                                               1000.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.365                          
 Data arrival time                                                  -1.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.222                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.573
  Launch Clock Delay      :  0.411
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411       0.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.223       0.634 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.256       0.890         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.890         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.032       0.541                          
 clock uncertainty                                       0.000       0.541                          

 Hold time                                              -0.016       0.525                          

 Data required time                                                  0.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.525                          
 Data arrival time                                                  -0.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.736
  Launch Clock Delay      :  0.450
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.450       0.450         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.223       0.673 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.420       1.093         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.093         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.681%), Route: 0.420ns(65.319%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.736       0.736         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.736                          
 clock uncertainty                                       0.000       0.736                          

 Hold time                                              -0.016       0.720                          

 Data required time                                                  0.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.720                          
 Data arrival time                                                  -1.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.546
  Launch Clock Delay      :  0.411
  Clock Pessimism Removal :  -0.135

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411       0.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_98_216/Q0                    tco                   0.224       0.635 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       0.773         s2/dis_lin [0]   
 CLMA_98_216/M2                                                            r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.773         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.135       0.411                          
 clock uncertainty                                       0.000       0.411                          

 Hold time                                              -0.012       0.399                          

 Data required time                                                  0.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.399                          
 Data arrival time                                                  -0.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_114_172/Y0                   tco                   0.325       4.256 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.822       5.078         s2/dis_num [8]   
 CLMA_114_176/Y6AB                 td                    0.209       5.287 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.909       6.196         s2/dis_tmp [0]   
 CLMA_90_197/Y0                    td                    0.387       6.583 r       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        1.785       8.368         _N246            
 IOL_7_197/DO                      td                    0.128       8.496 r       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       8.496         dis_seg_obuf[3]/ntO
 IOBS_0_197/PAD                    td                    2.141      10.637 r       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.069      10.706         dis_seg[3]       
 H2                                                                        r       dis_seg[3] (port)

 Data arrival time                                                  10.706         Logic Levels: 4  
                                                                                   Logic: 3.190ns(47.085%), Route: 3.585ns(52.915%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[7]/opit_0_inv/CLK
Endpoint    : dis_seg[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.798       3.936         ntclkbufg_0      
 CLMS_114_169/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK

 CLMS_114_169/Q0                   tco                   0.261       4.197 r       s2/dis_num[7]/opit_0_inv/Q
                                   net (fanout=1)        0.859       5.056         s2/dis_num [7]   
 CLMA_114_180/Y6CD                 td                    0.211       5.267 r       s2/N27_16[3]_muxf6/F
                                   net (fanout=7)        0.903       6.170         s2/dis_tmp [3]   
 CLMA_90_205/Y0                    td                    0.387       6.557 r       s2/N80[6]/gateop_perm/Z
                                   net (fanout=1)        1.792       8.349         _N249            
 IOL_7_214/DO                      td                    0.128       8.477 r       dis_seg_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       8.477         dis_seg_obuf[6]/ntO
 IOBD_0_214/PAD                    td                    2.141      10.618 r       dis_seg_obuf[6]/opit_0/O
                                   net (fanout=1)        0.064      10.682         dis_seg[6]       
 G1                                                                        r       dis_seg[6] (port)

 Data arrival time                                                  10.682         Logic Levels: 4  
                                                                                   Logic: 3.128ns(46.368%), Route: 3.618ns(53.632%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.808       3.946         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.261       4.207 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.740       4.947         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.276       5.223 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.892       6.115         s2/dis_tmp [2]   
 CLMA_90_201/Y0                    td                    0.282       6.397 r       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        1.671       8.068         _N247            
 IOL_7_213/DO                      td                    0.128       8.196 r       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.196         dis_seg_obuf[2]/ntO
 IOBS_0_213/PAD                    td                    2.141      10.337 r       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.064      10.401         dis_seg[2]       
 G2                                                                        r       dis_seg[2] (port)

 Data arrival time                                                  10.401         Logic Levels: 4  
                                                                                   Logic: 3.088ns(47.839%), Route: 3.367ns(52.161%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.935       1.006 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.006         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.094       1.100 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.590       1.690         nt_key_red       
 CLMA_126_152/Y3                   td                    0.191       1.881 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.144       2.025         s1/N974          
 CLMA_126_152/A0                                                           f       s1/red_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.025         Logic Levels: 3  
                                                                                   Logic: 1.220ns(60.247%), Route: 0.805ns(39.753%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    1.020       1.091 f       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.091         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.095       1.186 f       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.649       1.835         nt_key_red       
 CLMA_118_156/Y2                   td                    0.198       2.033 f       s1/N404_1/gateop_perm/Z
                                   net (fanout=4)        0.144       2.177         s1/N965          
 CLMA_118_157/A4                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01

 Data arrival time                                                   2.177         Logic Levels: 3  
                                                                                   Logic: 1.313ns(60.312%), Route: 0.864ns(39.688%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/I0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.935       1.006 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.006         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.094       1.100 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.590       1.690         nt_key_red       
 CLMA_126_152/Y3                   td                    0.191       1.881 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.405       2.286         s1/N974          
 CLMA_118_157/AD                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/I0

 Data arrival time                                                   2.286         Logic Levels: 3  
                                                                                   Logic: 1.220ns(53.368%), Route: 1.066ns(46.632%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.763
  Launch Clock Delay      :  3.177
  Clock Pessimism Removal :  0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.446       3.177         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.295       3.472 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.484       3.956         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.227       4.183 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.466       4.649         s1/_N296         
 CLMA_118_169/Y1                   td                    0.135       4.784 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.246       5.030         s1/N1141         
 CLMA_118_169/Y3                   td                    0.221       5.251 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.520       5.771         s1/_N476         
 CLMA_118_181/Y0                   td                    0.308       6.079 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.470       6.549         s1/N1146         
 CLMA_118_173/Y1                   td                    0.135       6.684 r       s1/N1089_4/gateop_perm/Z
                                   net (fanout=1)        0.240       6.924         s1/N1089         
 CLMA_118_172/D0                                                           r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.924         Logic Levels: 5  
                                                                                   Logic: 1.321ns(35.255%), Route: 2.426ns(64.745%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.250    1002.763         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.414    1003.177                          
 clock uncertainty                                      -0.050    1003.127                          

 Setup time                                             -0.103    1003.024                          

 Data required time                                               1003.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.024                          
 Data arrival time                                                  -6.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.100                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.790
  Launch Clock Delay      :  3.177
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.446       3.177         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.295       3.472 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.484       3.956         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.227       4.183 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.466       4.649         s1/_N296         
 CLMA_118_169/Y1                   td                    0.135       4.784 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.246       5.030         s1/N1141         
 CLMA_118_169/Y3                   td                    0.221       5.251 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.520       5.771         s1/_N476         
 CLMA_118_181/Y0                   td                    0.308       6.079 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.709       6.788         s1/N1146         
 CLMA_118_148/AD                                                           r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   6.788         Logic Levels: 4  
                                                                                   Logic: 1.186ns(32.844%), Route: 2.425ns(67.156%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.277    1002.790         ntclkbufg_0      
 CLMA_118_148/CLK                                                          r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.388    1003.178                          
 clock uncertainty                                      -0.050    1003.128                          

 Setup time                                             -0.111    1003.017                          

 Data required time                                               1003.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.017                          
 Data arrival time                                                  -6.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.229                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.792
  Launch Clock Delay      :  3.208
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.477       3.208         ntclkbufg_0      
 CLMS_114_149/CLK                                                          r       s1/red_score[2]/opit_0_inv_L6Q_perm/CLK

 CLMS_114_149/Y0                   tco                   0.295       3.503 r       s1/red_score[2]/opit_0_inv_L6Q_perm/Q
                                   net (fanout=11)       0.546       4.049         nt_score[2]      
 CLMA_126_148/Y2                   td                    0.141       4.190 f       s1/N119_ac2/gateop_perm/Z
                                   net (fanout=3)        0.440       4.630         s1/_N58          
 CLMA_126_152/Y3                   td                    0.221       4.851 r       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.407       5.258         s1/N974          
 CLMA_118_153/Y3                   td                    0.135       5.393 r       s1/N423_6/gateop_perm/Z
                                   net (fanout=2)        0.241       5.634         s1/_N363         
 CLMA_118_153/Y2                   td                    0.173       5.807 r       s1/N982_4/gateop_perm/Z
                                   net (fanout=2)        0.400       6.207         s1/N982          
 CLMA_126_152/Y1                   td                    0.221       6.428 r       s1/N1041_4/gateop/F
                                   net (fanout=1)        0.239       6.667         s1/N1041         
 CLMA_126_152/A4                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.667         Logic Levels: 5  
                                                                                   Logic: 1.186ns(34.287%), Route: 2.273ns(65.713%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.279    1002.792         ntclkbufg_0      
 CLMA_126_152/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.168                          
 clock uncertainty                                      -0.050    1003.118                          

 Setup time                                             -0.071    1003.047                          

 Data required time                                               1003.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.047                          
 Data arrival time                                                  -6.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.380                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[8]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.181
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.250       2.763         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_172/Q3                   tco                   0.197       2.960 f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.236       3.196         nt_score[8]      
 CLMA_114_172/AD                                                           f       s2/dis_num[8]/opit_0_inv/D

 Data arrival time                                                   3.196         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.497%), Route: 0.236ns(54.503%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.450       3.181         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK
 clock pessimism                                        -0.376       2.805                          
 clock uncertainty                                       0.000       2.805                          

 Hold time                                               0.028       2.833                          

 Data required time                                                  2.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.833                          
 Data arrival time                                                  -3.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  2.779
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.266       2.779         ntclkbufg_0      
 CLMA_126_164/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_164/Q0                   tco                   0.197       2.976 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.115         nt_score[4]      
 CLMA_126_164/A4                                                           f       s1/red_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.115         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.462       3.193         ntclkbufg_0      
 CLMA_126_164/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.414       2.779                          
 clock uncertainty                                       0.000       2.779                          

 Hold time                                              -0.055       2.724                          

 Data required time                                                  2.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.724                          
 Data arrival time                                                  -3.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.182
  Launch Clock Delay      :  2.767
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.254       2.767         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_168/Q0                   tco                   0.197       2.964 f       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.139       3.103         nt_score[5]      
 CLMA_118_168/A4                                                           f       s1/red_score[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.103         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.451       3.182         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.415       2.767                          
 clock uncertainty                                       0.000       2.767                          

 Hold time                                              -0.055       2.712                          

 Data required time                                                  2.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.712                          
 Data arrival time                                                  -3.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.489
  Launch Clock Delay      :  0.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.206       0.646 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.468       1.114         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.114         Logic Levels: 0  
                                                                                   Logic: 0.206ns(30.564%), Route: 0.468ns(69.436%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.489    1000.489         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.489                          
 clock uncertainty                                      -0.050    1000.439                          

 Setup time                                             -0.035    1000.404                          

 Data required time                                               1000.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.404                          
 Data arrival time                                                  -1.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.290                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.351
  Launch Clock Delay      :  0.440
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.209       0.649 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.293       0.942         s2/dis_lin [1]   
 CLMA_98_216/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.942         Logic Levels: 0  
                                                                                   Logic: 0.209ns(41.633%), Route: 0.293ns(58.367%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351    1000.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.016    1000.367                          
 clock uncertainty                                      -0.050    1000.317                          

 Setup time                                             -0.027    1000.290                          

 Data required time                                               1000.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.290                          
 Data arrival time                                                  -0.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.348                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.371
  Launch Clock Delay      :  0.445
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.445       0.445         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.209       0.654 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.292       0.946         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.946         Logic Levels: 0  
                                                                                   Logic: 0.209ns(41.717%), Route: 0.292ns(58.283%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.371    1000.371         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.016    1000.387                          
 clock uncertainty                                      -0.050    1000.337                          

 Setup time                                             -0.027    1000.310                          

 Data required time                                               1000.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.310                          
 Data arrival time                                                  -0.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.364                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.445
  Launch Clock Delay      :  0.351
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351       0.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_98_216/Q0                    tco                   0.198       0.549 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       0.689         s2/dis_lin [0]   
 CLMA_98_216/M2                                                            r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.689         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.445       0.445         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.093       0.352                          
 clock uncertainty                                       0.000       0.352                          

 Hold time                                              -0.003       0.349                          

 Data required time                                                  0.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.349                          
 Data arrival time                                                  -0.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.440
  Launch Clock Delay      :  0.371
  Clock Pessimism Removal :  -0.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.371       0.371         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_102_220/Q0                   tco                   0.198       0.569 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=11)       0.142       0.711         s2/dis_lin [2]   
 CLMA_102_220/M2                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.711         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.069       0.371                          
 clock uncertainty                                       0.000       0.371                          

 Hold time                                              -0.003       0.368                          

 Data required time                                                  0.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.368                          
 Data arrival time                                                  -0.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.440
  Launch Clock Delay      :  0.351
  Clock Pessimism Removal :  -0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351       0.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.198       0.549 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.242       0.791         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.791         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.000%), Route: 0.242ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.016       0.424                          
 clock uncertainty                                       0.000       0.424                          

 Hold time                                              -0.003       0.421                          

 Data required time                                                  0.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.421                          
 Data arrival time                                                  -0.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.463       3.194         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.209       3.403 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.593       3.996         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.221       4.217 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.807       5.024         s2/dis_tmp [2]   
 CLMA_90_205/Y0                    td                    0.225       5.249 f       s2/N80[6]/gateop_perm/Z
                                   net (fanout=1)        1.482       6.731         _N249            
 IOL_7_214/DO                      td                    0.081       6.812 f       dis_seg_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       6.812         dis_seg_obuf[6]/ntO
 IOBD_0_214/PAD                    td                    1.972       8.784 f       dis_seg_obuf[6]/opit_0/O
                                   net (fanout=1)        0.064       8.848         dis_seg[6]       
 G1                                                                        f       dis_seg[6] (port)

 Data arrival time                                                   8.848         Logic Levels: 4  
                                                                                   Logic: 2.708ns(47.895%), Route: 2.946ns(52.105%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.450       3.181         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_114_172/Y0                   tco                   0.295       3.476 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.632       4.108         s2/dis_num [8]   
 CLMA_114_176/Y6AB                 td                    0.178       4.286 f       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.690       4.976         s2/dis_tmp [0]   
 CLMA_90_197/Y0                    td                    0.297       5.273 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        1.425       6.698         _N246            
 IOL_7_197/DO                      td                    0.081       6.779 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.779         dis_seg_obuf[3]/ntO
 IOBS_0_197/PAD                    td                    1.972       8.751 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.069       8.820         dis_seg[3]       
 H2                                                                        f       dis_seg[3] (port)

 Data arrival time                                                   8.820         Logic Levels: 4  
                                                                                   Logic: 2.823ns(50.062%), Route: 2.816ns(49.938%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.463       3.194         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.209       3.403 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.593       3.996         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.221       4.217 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.704       4.921         s2/dis_tmp [2]   
 CLMA_90_201/Y0                    td                    0.225       5.146 f       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        1.394       6.540         _N247            
 IOL_7_213/DO                      td                    0.081       6.621 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       6.621         dis_seg_obuf[2]/ntO
 IOBS_0_213/PAD                    td                    1.972       8.593 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.064       8.657         dis_seg[2]       
 G2                                                                        f       dis_seg[2] (port)

 Data arrival time                                                   8.657         Logic Levels: 4  
                                                                                   Logic: 2.708ns(49.570%), Route: 2.755ns(50.430%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.517       1.440         nt_key_red       
 CLMA_126_152/Y3                   td                    0.169       1.609 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.139       1.748         s1/N974          
 CLMA_126_152/A0                                                           f       s1/red_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.748         Logic Levels: 3  
                                                                                   Logic: 1.021ns(58.410%), Route: 0.727ns(41.590%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.669       1.592         nt_key_red       
 CLMA_118_156/Y2                   td                    0.175       1.767 f       s1/N404_1/gateop_perm/Z
                                   net (fanout=4)        0.139       1.906         s1/N965          
 CLMA_118_157/A4                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01

 Data arrival time                                                   1.906         Logic Levels: 3  
                                                                                   Logic: 1.027ns(53.882%), Route: 0.879ns(46.118%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[2]/opit_0_inv_L6Q_perm/A3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.517       1.440         nt_key_red       
 CLMA_126_152/Y3                   td                    0.169       1.609 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.389       1.998         s1/N974          
 CLMS_114_149/A3                                                           f       s1/red_score[2]/opit_0_inv_L6Q_perm/A3

 Data arrival time                                                   1.998         Logic Levels: 3  
                                                                                   Logic: 1.021ns(51.101%), Route: 0.977ns(48.899%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 11.000 sec
Action report_timing: CPU time elapsed is 8.391 sec
Current time: Tue May 30 10:37:05 2023
Action report_timing: Peak memory pool usage is 279,560,192 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue May 30 10:37:06 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.218750 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/top_basketball.sbit"
Generate programming file takes 6.968750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 15.000 sec
Action gen_bit_stream: CPU time elapsed is 13.688 sec
Current time: Tue May 30 10:37:21 2023
Action gen_bit_stream: Peak memory pool usage is 284,602,368 bytes
Process "Generate Bitstream" done.


Process "Compile" started.
Current time: Tue May 30 10:37:28 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.012667s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.4%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.019578s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005866s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (266.3%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.233884s wall, 0.140625s user + 0.093750s system = 0.234375s CPU (100.2%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.007152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.035063s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.1%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003878s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (402.9%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.028598s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (109.3%)
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 2.516 sec
Current time: Tue May 30 10:37:32 2023
Action compile: Peak memory pool usage is 72,806,400 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue May 30 10:37:32 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
I: Constant propagation done on s2/N86 (bmsREDAND).
I: Constant propagation done on s2/N82 (bmsREDAND).
I: Constant propagation done on s2/N88 (bmsREDAND).
I: Constant propagation done on s2/N84 (bmsREDAND).
Executing : pre-mapping successfully.
 0.029666s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.3%)
Start mod-gen.
I: Constant propagation done on s1/N29_bc0 (bmsREDAND).
I: Constant propagation done on s1/N171_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N141_ab1 (bmsREDAND).
I: Constant propagation done on s1/N81_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N81_bc1 (bmsREDAND).
I: Constant propagation done on s1/N127_sum0 (bmsREDXOR).
Executing : mod-gen successfully.
 0.087289s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.4%)
Start logic-optimization.
E: Flow-0127: Process exits abnormally.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 1)] Empty port in module declaration


Process "Compile" started.
Current time: Tue May 30 10:41:59 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.013550s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (115.3%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.018432s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005469s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (285.7%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.234533s wall, 0.140625s user + 0.093750s system = 0.234375s CPU (99.9%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.006576s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.031148s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.3%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004284s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (364.7%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.027907s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.0%)
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 2.531 sec
Current time: Tue May 30 10:42:02 2023
Action compile: Peak memory pool usage is 73,125,888 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue May 30 10:42:02 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
I: Constant propagation done on s2/N86 (bmsREDAND).
I: Constant propagation done on s2/N82 (bmsREDAND).
I: Constant propagation done on s2/N88 (bmsREDAND).
I: Constant propagation done on s2/N84 (bmsREDAND).
Executing : pre-mapping successfully.
 0.030034s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.0%)
Start mod-gen.
I: Constant propagation done on s1/N29_bc0 (bmsREDAND).
I: Constant propagation done on s1/N171_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N141_ab1 (bmsREDAND).
I: Constant propagation done on s1/N81_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N81_bc1 (bmsREDAND).
I: Constant propagation done on s1/N127_sum0 (bmsREDXOR).
Executing : mod-gen successfully.
 0.079232s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (118.3%)
Start logic-optimization.
Executing : logic-optimization successfully.
 2.458977s wall, 2.375000s user + 0.078125s system = 2.453125s CPU (99.8%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[0] that is redundant to s2/dis_lin[3]
I: Removed GTP_DFF_P inst s2/dis_sel[6] that is redundant to s2/dis_lin[1]
I: Removed GTP_DFF_P inst s2/dis_sel[7] that is redundant to s2/dis_lin[2]
Executing : tech-mapping phase 1 successfully.
 0.017746s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.0%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 2.055973s wall, 2.031250s user + 0.031250s system = 2.062500s CPU (100.3%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.031033s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.7%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000517s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.008345s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    49 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     2 uses
GTP_DFF_P                     4 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     16 uses
GTP_LUT3                     13 uses
GTP_LUT4                     26 uses
GTP_LUT5                     32 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                    13 uses
GTP_MUX2LUT6                  8 uses

I/O ports: 44
GTP_INBUF                   8 uses
GTP_OUTBUF                 36 uses

Mapping Summary:
Total LUTs: 126 of 17536 (0.72%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 126
Total Registers: 71 of 26304 (0.27%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 44 of 240 (18.33%)


Number of unique control sets : 7
  CLK(nt_clk_in), CE(nt_rst_n)                     : 2
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 5
      CLK(nt_clk_out), C(~nt_rst_n)                : 1
      CLK(nt_clk_out), P(~nt_rst_n)                : 4
  CLK(nt_clk_in), C(~nt_rst_n)                     : 48
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N330)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N373)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N423)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N602)        : 4


Number of DFF:CE Signals : 5
  nt_rst_n(from GTP_INBUF:O)                       : 2
  s1.N330(from GTP_LUT4:Z)                         : 4
  s1.N373(from GTP_LUT3:Z)                         : 4
  s1.N423(from GTP_LUT4:Z)                         : 4
  s1.N602(from GTP_LUT5M:Z)                        : 4

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 5
  nt_clk_in(from GTP_INBUF:O)                      : 66

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 69

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                66           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     215.657 MHz       1000.000          4.637        995.363
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     970.874 MHz       1000.000          1.030        998.970
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.363       0.000              0             79
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.970       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.725       0.000              0             79
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             66
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N411_1/I2 (GTP_LUT5M)
                                   td                    0.383       5.056 r       s1/N411_1/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       5.567         s1/N411          
                                                                                   s1/N413_1/I4 (GTP_LUT5)
                                   td                    0.174       5.741 f       s1/N413_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534       6.275         s1/N974          
                                                                                   s1/N423_6/I4 (GTP_LUT5)
                                   td                    0.174       6.449 f       s1/N423_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.890         s1/_N363         
                                                                                   s1/N982_4/I3 (GTP_LUT4)
                                   td                    0.174       7.064 f       s1/N982_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.505         s1/N982          
                                                                                   s1/N1041_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.787 r       s1/N1041_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       8.157         s1/N1041         
                                                                                   s1/N424_4/I4 (GTP_LUT5)
                                   td                    0.164       8.321 r       s1/N424_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.321         s1/N424          
                                                                           r       s1/red_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.321         Logic Levels: 6  
                                                                                   Logic: 1.676ns(36.795%), Route: 2.879ns(63.205%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.363                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/yellow_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N362/I0 (GTP_LUT4)
                                   td                    0.239       4.912 f       s1/N362/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       5.446         s1/N362          
                                                                                   s1/N363_1/I4 (GTP_LUT5)
                                   td                    0.174       5.620 f       s1/N363_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       6.173         s1/N1141         
                                                                                   s1/N1146_0/I3 (GTP_LUT4)
                                   td                    0.174       6.347 f       s1/N1146_0/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.717         s1/_N476         
                                                                                   s1/N1146_2/I4 (GTP_LUT5)
                                   td                    0.174       6.891 f       s1/N1146_2/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       7.332         s1/N1146         
                                                                                   s1/N1089_4/I4 (GTP_LUT5)
                                   td                    0.174       7.506 f       s1/N1089_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.876         s1/N1089         
                                                                                   s1/N374_7/I4 (GTP_LUT5)
                                   td                    0.164       8.040 r       s1/N374_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.040         s1/N374          
                                                                           r       s1/yellow_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.040         Logic Levels: 6  
                                                                                   Logic: 1.424ns(33.318%), Route: 2.850ns(66.682%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/yellow_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.644                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[4]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N411_1/I2 (GTP_LUT5M)
                                   td                    0.383       5.056 r       s1/N411_1/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       5.567         s1/N411          
                                                                                   s1/N423_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.849 r       s1/N423_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.290         s1/_N364         
                                                                                   s1/N602_11/I4 (GTP_LUT5)
                                   td                    0.174       6.464 f       s1/N602_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.905         s1/_N275         
                                                                                   s1/N602_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.187 r       s1/N602_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.698         s1/N602          
                                                                           r       s1/red_score[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.698         Logic Levels: 4  
                                                                                   Logic: 1.446ns(36.775%), Route: 2.486ns(63.225%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.741                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/CLK (GTP_DFF_C)
Endpoint    : s1/t3/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t4/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t4            
                                                                           f       s1/t3/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t3/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/CLK (GTP_DFF_C)
Endpoint    : s1/t5/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t6/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t6            
                                                                           f       s1/t5/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t5/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t2/CLK (GTP_DFF_C)
Endpoint    : s1/t1/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t2/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t2            
                                                                           f       s1/t1/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.516         s2/dis_lin [1]   
                                                                           r       s2/dis_lin[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.516         s2/dis_lin [1]   
                                                                           r       s2/dis_sel[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_sel[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=11)       0.615       1.508         s2/dis_lin [2]   
                                                                           r       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.508         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.574%), Route: 0.615ns(65.426%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.978                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.885 f       s2/dis_lin[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.255         s2/dis_lin [0]   
                                                                           f       s2/dis_lin[3]/D (GTP_DFF_P)

 Data arrival time                                                   1.255         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=11)       0.615       1.500         s2/dis_lin [2]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.500         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.013%), Route: 0.615ns(65.987%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=11)       0.615       1.500         s2/dis_lin [3]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.500         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.013%), Route: 0.615ns(65.987%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[4] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[4]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[4]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N243            
                                                                                   dis_seg_obuf[4]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[4]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[4]       
 dis_seg[4]                                                                f       dis_seg[4] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N242            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N245            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : key_1 (port)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_1                                                   0.000       0.000 r       key_1 (port)     
                                   net (fanout=1)        0.000       0.000         key_1            
                                                                                   key_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_1_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_1         
                                                                           r       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_3 (port)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_3                                                   0.000       0.000 r       key_3 (port)     
                                   net (fanout=1)        0.000       0.000         key_3            
                                                                                   key_3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_3_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_3         
                                                                           r       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_2 (port)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_2                                                   0.000       0.000 r       key_2 (port)     
                                   net (fanout=1)        0.000       0.000         key_2            
                                                                                   key_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_2_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_2         
                                                                           r       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 9.000 sec
Action synthesize: CPU time elapsed is 7.203 sec
Current time: Tue May 30 10:42:10 2023
Action synthesize: Peak memory pool usage is 117,936,128 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue May 30 10:42:10 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top_basketball'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_in in design, driver pin O(instance clk_in_ibuf) -> load pin CLK(instance s0/clk_out).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.046875 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 71       | 26304         | 1                   
| LUT                   | 126      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 44       | 240           | 19                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_basketball' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 7.000 sec
Action dev_map: CPU time elapsed is 6.125 sec
Current time: Tue May 30 10:42:17 2023
Action dev_map: Peak memory pool usage is 171,274,240 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue May 30 10:42:18 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_in_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 3.05 sec.
Run super clustering :
	Initial slack 990877.
	10 iterations finished.
	Final slack 994824.
Super clustering done.
Design Utilization : 1%.
Global placement takes 5.30 sec.
Wirelength after global placement is 2249.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Wirelength after Macro cell placement is 2166.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990877.
	10 iterations finished.
	Final slack 994824.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1947.
Post global placement takes 5.20 sec.
Wirelength after legalization is 2013.
Legalization takes 0.03 sec.
Worst slack before Replication Place is 995947.
Wirelength after replication placement is 2013.
Legalized cost 995947.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2020.
Timing-driven detailed placement takes 0.47 sec.
Placement done.
Total placement takes 14.22 sec.
Finished placement. (CPU time elapsed 0h:00m:14s)

Routing started.
Building routing graph takes 1.53 sec.
Worst slack is 996330.
Processing design graph takes 0.23 sec.
Total memory for routing:
	46.920415 M.
Total nets for routing : 264.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 3 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 25 nets, it takes 0.08 sec.
Global routing takes 0.09 sec.
Total 313 subnets.
    forward max bucket size 83 , backward 27.
        Unrouted nets 138 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 22 , backward 32.
        Unrouted nets 112 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 19 , backward 26.
        Unrouted nets 89 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 32.
        Unrouted nets 57 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 36.
        Unrouted nets 32 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 37.
        Unrouted nets 28 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 27.
        Unrouted nets 20 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 25.
        Unrouted nets 17 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 13.
        Unrouted nets 16 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 16.
        Unrouted nets 7 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 13.
        Unrouted nets 4 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from s0/clk_out/opit_0_inv:Q to s2/dis_lin[3]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.25 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.09 sec.
Used srb routing arc is 1943.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 2.72 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 54       | 3274          | 2                   
|   FF                     | 61       | 19644         | 1                   
|   LUT                    | 121      | 13096         | 1                   
|   LUT-FF pairs           | 12       | 13096         | 1                   
| Use of CLMS              | 8        | 1110          | 1                   
|   FF                     | 10       | 6660          | 1                   
|   LUT                    | 10       | 4440          | 1                   
|   LUT-FF pairs           | 7        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 44       | 240           | 18                  
|   IOBD                   | 24       | 120           | 20                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 19       | 114           | 17                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 44       | 240           | 18                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:17s)
Design 'top_basketball' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 26.000 sec
Action pnr: CPU time elapsed is 24.375 sec
Current time: Tue May 30 10:42:43 2023
Action pnr: Peak memory pool usage is 367,538,176 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:17s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue May 30 10:42:45 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L2' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 10:42:54 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                54           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     211.060 MHz       1000.000          4.738        995.262
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz    1057.082 MHz       1000.000          0.946        999.054
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.262       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.054       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.379       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.365       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.447       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.100       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.290       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.363       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.340       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.651       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.647       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.790       3.928         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.325       4.253 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.594       4.847         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.284       5.131 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.567       5.698         s1/_N296         
 CLMA_118_169/Y1                   td                    0.169       5.867 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.266       6.133         s1/N1141         
 CLMA_118_169/Y3                   td                    0.276       6.409 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.642       7.051         s1/_N476         
 CLMA_118_181/Y0                   td                    0.383       7.434 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.579       8.013         s1/N1146         
 CLMA_118_173/Y1                   td                    0.169       8.182 r       s1/N1089_4/gateop_perm/Z
                                   net (fanout=1)        0.261       8.443         s1/N1089         
 CLMA_118_172/D0                                                           r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.443         Logic Levels: 5  
                                                                                   Logic: 1.606ns(35.570%), Route: 2.909ns(64.430%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.512    1003.338         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.590    1003.928                          
 clock uncertainty                                      -0.050    1003.878                          

 Setup time                                             -0.173    1003.705                          

 Data required time                                               1003.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.705                          
 Data arrival time                                                  -8.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.262                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.368
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.790       3.928         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.325       4.253 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.594       4.847         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.284       5.131 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.567       5.698         s1/_N296         
 CLMA_118_169/Y1                   td                    0.169       5.867 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.266       6.133         s1/N1141         
 CLMA_118_169/Y3                   td                    0.276       6.409 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.642       7.051         s1/_N476         
 CLMA_118_181/Y0                   td                    0.383       7.434 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.903       8.337         s1/N1146         
 CLMA_118_148/AD                                                           r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   8.337         Logic Levels: 4  
                                                                                   Logic: 1.437ns(32.592%), Route: 2.972ns(67.408%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.542    1003.368         ntclkbufg_0      
 CLMA_118_148/CLK                                                          r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.557    1003.925                          
 clock uncertainty                                      -0.050    1003.875                          

 Setup time                                             -0.177    1003.698                          

 Data required time                                               1003.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.698                          
 Data arrival time                                                  -8.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.361                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/opit_0_L5Q_perm/CLK
Endpoint    : s1/red_score[5]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.343
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.785       3.923         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       s1/key_2_edge/opit_0_L5Q_perm/CLK

 CLMA_118_176/Q1                   tco                   0.261       4.184 r       s1/key_2_edge/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.264       4.448         s1/key_2_edge    
 CLMA_118_177/Y1                   td                    0.382       4.830 r       s1/N411_1/gateop/F
                                   net (fanout=4)        0.833       5.663         s1/N411          
 CLMA_126_144/Y0                   td                    0.282       5.945 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.284       6.229         s1/_N364         
 CLMA_126_148/Y0                   td                    0.164       6.393 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.608       7.001         s1/_N275         
 CLMA_126_148/Y1                   td                    0.276       7.277 r       s1/N602_7_4/gateop/F
                                   net (fanout=4)        0.767       8.044         s1/N602          
 CLMA_118_168/CE                                                           r       s1/red_score[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.044         Logic Levels: 4  
                                                                                   Logic: 1.365ns(33.123%), Route: 2.756ns(66.877%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.517    1003.343         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.557    1003.900                          
 clock uncertainty                                      -0.050    1003.850                          

 Setup time                                             -0.277    1003.573                          

 Data required time                                               1003.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.573                          
 Data arrival time                                                  -8.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.529                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[8]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.338
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.512       3.338         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_172/Q3                   tco                   0.223       3.561 f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.244       3.805         nt_score[8]      
 CLMA_114_172/AD                                                           f       s2/dis_num[8]/opit_0_inv/D

 Data arrival time                                                   3.805         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK
 clock pessimism                                        -0.538       3.393                          
 clock uncertainty                                       0.000       3.393                          

 Hold time                                               0.033       3.426                          

 Data required time                                                  3.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.426                          
 Data arrival time                                                  -3.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/opit_0_inv/CLK
Endpoint    : s1/t3/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.374
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.548       3.374         ntclkbufg_0      
 CLMA_70_161/CLK                                                           r       s1/t4/opit_0_inv/CLK

 CLMA_70_161/Q0                    tco                   0.223       3.597 f       s1/t4/opit_0_inv/Q
                                   net (fanout=2)        0.442       4.039         s1/t4            
 CLMS_94_161/M0                                                            f       s1/t3/opit_0_inv/D

 Data arrival time                                                   4.039         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.534%), Route: 0.442ns(66.466%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.823       3.961         ntclkbufg_0      
 CLMS_94_161/CLK                                                           r       s1/t3/opit_0_inv/CLK
 clock pessimism                                        -0.312       3.649                          
 clock uncertainty                                       0.000       3.649                          

 Hold time                                              -0.016       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                  -4.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.406                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/yellow_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.931
  Launch Clock Delay      :  3.341
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.515       3.341         ntclkbufg_0      
 CLMS_114_173/CLK                                                          r       s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_173/Q0                   tco                   0.223       3.564 f       s1/yellow_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.144       3.708         nt_score[12]     
 CLMS_114_173/A4                                                           f       s1/yellow_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.708         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMS_114_173/CLK                                                          r       s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.590       3.341                          
 clock uncertainty                                       0.000       3.341                          

 Hold time                                              -0.081       3.260                          

 Data required time                                                  3.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.260                          
 Data arrival time                                                  -3.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.581
  Launch Clock Delay      :  0.573
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.261       0.834 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.576       1.410         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.410         Logic Levels: 0  
                                                                                   Logic: 0.261ns(31.183%), Route: 0.576ns(68.817%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.581    1000.581         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.581                          
 clock uncertainty                                      -0.050    1000.531                          

 Setup time                                             -0.067    1000.464                          

 Data required time                                               1000.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.464                          
 Data arrival time                                                  -1.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.054                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.411
  Launch Clock Delay      :  0.573
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.261       0.834 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.338       1.172         s2/dis_lin [1]   
 CLMA_98_216/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.172         Logic Levels: 0  
                                                                                   Logic: 0.261ns(43.573%), Route: 0.338ns(56.427%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411    1000.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.032    1000.443                          
 clock uncertainty                                      -0.050    1000.393                          

 Setup time                                             -0.067    1000.326                          

 Data required time                                               1000.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.326                          
 Data arrival time                                                  -1.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.154                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.450
  Launch Clock Delay      :  0.546
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.261       0.807 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.336       1.143         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.143         Logic Levels: 0  
                                                                                   Logic: 0.261ns(43.719%), Route: 0.336ns(56.281%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.450    1000.450         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.032    1000.482                          
 clock uncertainty                                      -0.050    1000.432                          

 Setup time                                             -0.067    1000.365                          

 Data required time                                               1000.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.365                          
 Data arrival time                                                  -1.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.222                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.573
  Launch Clock Delay      :  0.411
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411       0.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.223       0.634 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.256       0.890         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.890         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.573       0.573         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.032       0.541                          
 clock uncertainty                                       0.000       0.541                          

 Hold time                                              -0.016       0.525                          

 Data required time                                                  0.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.525                          
 Data arrival time                                                  -0.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.736
  Launch Clock Delay      :  0.450
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.450       0.450         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.223       0.673 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.420       1.093         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.093         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.681%), Route: 0.420ns(65.319%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.736       0.736         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.736                          
 clock uncertainty                                       0.000       0.736                          

 Hold time                                              -0.016       0.720                          

 Data required time                                                  0.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.720                          
 Data arrival time                                                  -1.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.546
  Launch Clock Delay      :  0.411
  Clock Pessimism Removal :  -0.135

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.411       0.411         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_98_216/Q0                    tco                   0.224       0.635 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       0.773         s2/dis_lin [0]   
 CLMA_98_216/M2                                                            r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.773         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.135       0.411                          
 clock uncertainty                                       0.000       0.411                          

 Hold time                                              -0.012       0.399                          

 Data required time                                                  0.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.399                          
 Data arrival time                                                  -0.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.793       3.931         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_114_172/Y0                   tco                   0.325       4.256 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.822       5.078         s2/dis_num [8]   
 CLMA_114_176/Y6AB                 td                    0.209       5.287 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.909       6.196         s2/dis_tmp [0]   
 CLMA_90_197/Y0                    td                    0.387       6.583 r       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        1.785       8.368         _N246            
 IOL_7_197/DO                      td                    0.128       8.496 r       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       8.496         dis_seg_obuf[3]/ntO
 IOBS_0_197/PAD                    td                    2.141      10.637 r       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.069      10.706         dis_seg[3]       
 H2                                                                        r       dis_seg[3] (port)

 Data arrival time                                                  10.706         Logic Levels: 4  
                                                                                   Logic: 3.190ns(47.085%), Route: 3.585ns(52.915%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[7]/opit_0_inv/CLK
Endpoint    : dis_seg[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.798       3.936         ntclkbufg_0      
 CLMS_114_169/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK

 CLMS_114_169/Q0                   tco                   0.261       4.197 r       s2/dis_num[7]/opit_0_inv/Q
                                   net (fanout=1)        0.859       5.056         s2/dis_num [7]   
 CLMA_114_180/Y6CD                 td                    0.211       5.267 r       s2/N27_16[3]_muxf6/F
                                   net (fanout=7)        0.903       6.170         s2/dis_tmp [3]   
 CLMA_90_205/Y0                    td                    0.387       6.557 r       s2/N80[6]/gateop_perm/Z
                                   net (fanout=1)        1.792       8.349         _N249            
 IOL_7_214/DO                      td                    0.128       8.477 r       dis_seg_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       8.477         dis_seg_obuf[6]/ntO
 IOBD_0_214/PAD                    td                    2.141      10.618 r       dis_seg_obuf[6]/opit_0/O
                                   net (fanout=1)        0.064      10.682         dis_seg[6]       
 G1                                                                        r       dis_seg[6] (port)

 Data arrival time                                                  10.682         Logic Levels: 4  
                                                                                   Logic: 3.128ns(46.368%), Route: 3.618ns(53.632%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.808       3.946         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.261       4.207 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.740       4.947         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.276       5.223 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.892       6.115         s2/dis_tmp [2]   
 CLMA_90_201/Y0                    td                    0.282       6.397 r       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        1.671       8.068         _N247            
 IOL_7_213/DO                      td                    0.128       8.196 r       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.196         dis_seg_obuf[2]/ntO
 IOBS_0_213/PAD                    td                    2.141      10.337 r       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.064      10.401         dis_seg[2]       
 G2                                                                        r       dis_seg[2] (port)

 Data arrival time                                                  10.401         Logic Levels: 4  
                                                                                   Logic: 3.088ns(47.839%), Route: 3.367ns(52.161%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.935       1.006 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.006         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.094       1.100 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.590       1.690         nt_key_red       
 CLMA_126_152/Y3                   td                    0.191       1.881 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.144       2.025         s1/N974          
 CLMA_126_152/A0                                                           f       s1/red_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.025         Logic Levels: 3  
                                                                                   Logic: 1.220ns(60.247%), Route: 0.805ns(39.753%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    1.020       1.091 f       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.091         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.095       1.186 f       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.649       1.835         nt_key_red       
 CLMA_118_156/Y2                   td                    0.198       2.033 f       s1/N404_1/gateop_perm/Z
                                   net (fanout=4)        0.144       2.177         s1/N965          
 CLMA_118_157/A4                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01

 Data arrival time                                                   2.177         Logic Levels: 3  
                                                                                   Logic: 1.313ns(60.312%), Route: 0.864ns(39.688%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/I0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.935       1.006 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.006         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.094       1.100 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.590       1.690         nt_key_red       
 CLMA_126_152/Y3                   td                    0.191       1.881 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.405       2.286         s1/N974          
 CLMA_118_157/AD                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/I0

 Data arrival time                                                   2.286         Logic Levels: 3  
                                                                                   Logic: 1.220ns(53.368%), Route: 1.066ns(46.632%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.763
  Launch Clock Delay      :  3.177
  Clock Pessimism Removal :  0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.446       3.177         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.295       3.472 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.484       3.956         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.227       4.183 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.466       4.649         s1/_N296         
 CLMA_118_169/Y1                   td                    0.135       4.784 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.246       5.030         s1/N1141         
 CLMA_118_169/Y3                   td                    0.221       5.251 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.520       5.771         s1/_N476         
 CLMA_118_181/Y0                   td                    0.308       6.079 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.470       6.549         s1/N1146         
 CLMA_118_173/Y1                   td                    0.135       6.684 r       s1/N1089_4/gateop_perm/Z
                                   net (fanout=1)        0.240       6.924         s1/N1089         
 CLMA_118_172/D0                                                           r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.924         Logic Levels: 5  
                                                                                   Logic: 1.321ns(35.255%), Route: 2.426ns(64.745%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.250    1002.763         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.414    1003.177                          
 clock uncertainty                                      -0.050    1003.127                          

 Setup time                                             -0.103    1003.024                          

 Data required time                                               1003.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.024                          
 Data arrival time                                                  -6.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.100                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK
Endpoint    : s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.790
  Launch Clock Delay      :  3.177
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.446       3.177         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/CLK

 CLMA_118_172/Y0                   tco                   0.295       3.472 r       s1/yellow_score[3]/opit_0_inv_MUX8TO1Q/Q
                                   net (fanout=11)       0.484       3.956         nt_score[11]     
 CLMA_118_176/Y2                   td                    0.227       4.183 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.466       4.649         s1/_N296         
 CLMA_118_169/Y1                   td                    0.135       4.784 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.246       5.030         s1/N1141         
 CLMA_118_169/Y3                   td                    0.221       5.251 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.520       5.771         s1/_N476         
 CLMA_118_181/Y0                   td                    0.308       6.079 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.709       6.788         s1/N1146         
 CLMA_118_148/AD                                                           r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   6.788         Logic Levels: 4  
                                                                                   Logic: 1.186ns(32.844%), Route: 2.425ns(67.156%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.277    1002.790         ntclkbufg_0      
 CLMA_118_148/CLK                                                          r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.388    1003.178                          
 clock uncertainty                                      -0.050    1003.128                          

 Setup time                                             -0.111    1003.017                          

 Data required time                                               1003.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.017                          
 Data arrival time                                                  -6.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.229                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.792
  Launch Clock Delay      :  3.208
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.477       3.208         ntclkbufg_0      
 CLMS_114_149/CLK                                                          r       s1/red_score[2]/opit_0_inv_L6Q_perm/CLK

 CLMS_114_149/Y0                   tco                   0.295       3.503 r       s1/red_score[2]/opit_0_inv_L6Q_perm/Q
                                   net (fanout=11)       0.546       4.049         nt_score[2]      
 CLMA_126_148/Y2                   td                    0.141       4.190 f       s1/N119_ac2/gateop_perm/Z
                                   net (fanout=3)        0.440       4.630         s1/_N58          
 CLMA_126_152/Y3                   td                    0.221       4.851 r       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.407       5.258         s1/N974          
 CLMA_118_153/Y3                   td                    0.135       5.393 r       s1/N423_6/gateop_perm/Z
                                   net (fanout=2)        0.241       5.634         s1/_N363         
 CLMA_118_153/Y2                   td                    0.173       5.807 r       s1/N982_4/gateop_perm/Z
                                   net (fanout=2)        0.400       6.207         s1/N982          
 CLMA_126_152/Y1                   td                    0.221       6.428 r       s1/N1041_4/gateop/F
                                   net (fanout=1)        0.239       6.667         s1/N1041         
 CLMA_126_152/A4                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.667         Logic Levels: 5  
                                                                                   Logic: 1.186ns(34.287%), Route: 2.273ns(65.713%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.279    1002.792         ntclkbufg_0      
 CLMA_126_152/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.168                          
 clock uncertainty                                      -0.050    1003.118                          

 Setup time                                             -0.071    1003.047                          

 Data required time                                               1003.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.047                          
 Data arrival time                                                  -6.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.380                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[8]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.181
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.250       2.763         ntclkbufg_0      
 CLMA_118_172/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_172/Q3                   tco                   0.197       2.960 f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.236       3.196         nt_score[8]      
 CLMA_114_172/AD                                                           f       s2/dis_num[8]/opit_0_inv/D

 Data arrival time                                                   3.196         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.497%), Route: 0.236ns(54.503%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.450       3.181         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK
 clock pessimism                                        -0.376       2.805                          
 clock uncertainty                                       0.000       2.805                          

 Hold time                                               0.028       2.833                          

 Data required time                                                  2.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.833                          
 Data arrival time                                                  -3.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  2.779
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.266       2.779         ntclkbufg_0      
 CLMA_126_164/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_164/Q0                   tco                   0.197       2.976 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.115         nt_score[4]      
 CLMA_126_164/A4                                                           f       s1/red_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.115         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.462       3.193         ntclkbufg_0      
 CLMA_126_164/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.414       2.779                          
 clock uncertainty                                       0.000       2.779                          

 Hold time                                              -0.055       2.724                          

 Data required time                                                  2.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.724                          
 Data arrival time                                                  -3.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.182
  Launch Clock Delay      :  2.767
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.254       2.767         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_168/Q0                   tco                   0.197       2.964 f       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.139       3.103         nt_score[5]      
 CLMA_118_168/A4                                                           f       s1/red_score[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.103         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.451       3.182         ntclkbufg_0      
 CLMA_118_168/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.415       2.767                          
 clock uncertainty                                       0.000       2.767                          

 Hold time                                              -0.055       2.712                          

 Data required time                                                  2.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.712                          
 Data arrival time                                                  -3.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.489
  Launch Clock Delay      :  0.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.206       0.646 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.468       1.114         s2/dis_lin [1]   
 CLMA_114_212/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.114         Logic Levels: 0  
                                                                                   Logic: 0.206ns(30.564%), Route: 0.468ns(69.436%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.489    1000.489         nt_clk_out       
 CLMA_114_212/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.489                          
 clock uncertainty                                      -0.050    1000.439                          

 Setup time                                             -0.035    1000.404                          

 Data required time                                               1000.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.404                          
 Data arrival time                                                  -1.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.290                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.351
  Launch Clock Delay      :  0.440
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_102_220/Q1                   tco                   0.209       0.649 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=12)       0.293       0.942         s2/dis_lin [1]   
 CLMA_98_216/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.942         Logic Levels: 0  
                                                                                   Logic: 0.209ns(41.633%), Route: 0.293ns(58.367%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351    1000.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.016    1000.367                          
 clock uncertainty                                      -0.050    1000.317                          

 Setup time                                             -0.027    1000.290                          

 Data required time                                               1000.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.290                          
 Data arrival time                                                  -0.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.348                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.371
  Launch Clock Delay      :  0.445
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.445       0.445         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.209       0.654 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.292       0.946         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.946         Logic Levels: 0  
                                                                                   Logic: 0.209ns(41.717%), Route: 0.292ns(58.283%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_205/Q0                                          0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.371    1000.371         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.016    1000.387                          
 clock uncertainty                                      -0.050    1000.337                          

 Setup time                                             -0.027    1000.310                          

 Data required time                                               1000.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.310                          
 Data arrival time                                                  -0.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.364                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.445
  Launch Clock Delay      :  0.351
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351       0.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_98_216/Q0                    tco                   0.198       0.549 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       0.689         s2/dis_lin [0]   
 CLMA_98_216/M2                                                            r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.689         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.445       0.445         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.093       0.352                          
 clock uncertainty                                       0.000       0.352                          

 Hold time                                              -0.003       0.349                          

 Data required time                                                  0.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.349                          
 Data arrival time                                                  -0.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.440
  Launch Clock Delay      :  0.371
  Clock Pessimism Removal :  -0.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.371       0.371         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_102_220/Q0                   tco                   0.198       0.569 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=11)       0.142       0.711         s2/dis_lin [2]   
 CLMA_102_220/M2                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.711         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.069       0.371                          
 clock uncertainty                                       0.000       0.371                          

 Hold time                                              -0.003       0.368                          

 Data required time                                                  0.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.368                          
 Data arrival time                                                  -0.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.440
  Launch Clock Delay      :  0.351
  Clock Pessimism Removal :  -0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.351       0.351         nt_clk_out       
 CLMA_98_216/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_98_216/Q1                    tco                   0.198       0.549 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=11)       0.242       0.791         s2/dis_lin [3]   
 CLMA_102_220/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.791         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.000%), Route: 0.242ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_205/Q0                                          0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.440       0.440         nt_clk_out       
 CLMA_102_220/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.016       0.424                          
 clock uncertainty                                       0.000       0.424                          

 Hold time                                              -0.003       0.421                          

 Data required time                                                  0.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.421                          
 Data arrival time                                                  -0.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.463       3.194         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.209       3.403 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.593       3.996         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.221       4.217 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.807       5.024         s2/dis_tmp [2]   
 CLMA_90_205/Y0                    td                    0.225       5.249 f       s2/N80[6]/gateop_perm/Z
                                   net (fanout=1)        1.482       6.731         _N249            
 IOL_7_214/DO                      td                    0.081       6.812 f       dis_seg_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       6.812         dis_seg_obuf[6]/ntO
 IOBD_0_214/PAD                    td                    1.972       8.784 f       dis_seg_obuf[6]/opit_0/O
                                   net (fanout=1)        0.064       8.848         dis_seg[6]       
 G1                                                                        f       dis_seg[6] (port)

 Data arrival time                                                   8.848         Logic Levels: 4  
                                                                                   Logic: 2.708ns(47.895%), Route: 2.946ns(52.105%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.450       3.181         ntclkbufg_0      
 CLMA_114_172/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_114_172/Y0                   tco                   0.295       3.476 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.632       4.108         s2/dis_num [8]   
 CLMA_114_176/Y6AB                 td                    0.178       4.286 f       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.690       4.976         s2/dis_tmp [0]   
 CLMA_90_197/Y0                    td                    0.297       5.273 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        1.425       6.698         _N246            
 IOL_7_197/DO                      td                    0.081       6.779 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.779         dis_seg_obuf[3]/ntO
 IOBS_0_197/PAD                    td                    1.972       8.751 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.069       8.820         dis_seg[3]       
 H2                                                                        f       dis_seg[3] (port)

 Data arrival time                                                   8.820         Logic Levels: 4  
                                                                                   Logic: 2.823ns(50.062%), Route: 2.816ns(49.938%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.463       3.194         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_114_160/Q1                   tco                   0.209       3.403 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.593       3.996         s2/dis_num [10]  
 CLMA_114_180/Y6AB                 td                    0.221       4.217 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.704       4.921         s2/dis_tmp [2]   
 CLMA_90_201/Y0                    td                    0.225       5.146 f       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        1.394       6.540         _N247            
 IOL_7_213/DO                      td                    0.081       6.621 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       6.621         dis_seg_obuf[2]/ntO
 IOBS_0_213/PAD                    td                    1.972       8.593 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.064       8.657         dis_seg[2]       
 G2                                                                        f       dis_seg[2] (port)

 Data arrival time                                                   8.657         Logic Levels: 4  
                                                                                   Logic: 2.708ns(49.570%), Route: 2.755ns(50.430%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.517       1.440         nt_key_red       
 CLMA_126_152/Y3                   td                    0.169       1.609 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.139       1.748         s1/N974          
 CLMA_126_152/A0                                                           f       s1/red_score[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.748         Logic Levels: 3  
                                                                                   Logic: 1.021ns(58.410%), Route: 0.727ns(41.590%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.669       1.592         nt_key_red       
 CLMA_118_156/Y2                   td                    0.175       1.767 f       s1/N404_1/gateop_perm/Z
                                   net (fanout=4)        0.139       1.906         s1/N965          
 CLMA_118_157/A4                                                           f       s1/red_score[3]/opit_0_inv_MUX8TO1Q/S01

 Data arrival time                                                   1.906         Logic Levels: 3  
                                                                                   Logic: 1.027ns(53.882%), Route: 0.879ns(46.118%)
====================================================================================================

====================================================================================================

Startpoint  : key_red (port)
Endpoint    : s1/red_score[2]/opit_0_inv_L6Q_perm/A3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 r       key_red (port)   
                                   net (fanout=1)        0.071       0.071         key_red          
 IOBD_152_142/DIN                  td                    0.781       0.852 r       key_red_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.852         key_red_ibuf/ntD 
 IOL_151_142/RX_DATA_DD            td                    0.071       0.923 r       key_red_ibuf/opit_1/OUT
                                   net (fanout=9)        0.517       1.440         nt_key_red       
 CLMA_126_152/Y3                   td                    0.169       1.609 f       s1/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.389       1.998         s1/N974          
 CLMS_114_149/A3                                                           f       s1/red_score[2]/opit_0_inv_L6Q_perm/A3

 Data arrival time                                                   1.998         Logic Levels: 3  
                                                                                   Logic: 1.021ns(51.101%), Route: 0.977ns(48.899%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 10.000 sec
Action report_timing: CPU time elapsed is 8.172 sec
Current time: Tue May 30 10:42:54 2023
Action report_timing: Peak memory pool usage is 279,666,688 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue May 30 10:42:56 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.250000 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/top_basketball.sbit"
Generate programming file takes 6.968750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 15.000 sec
Action gen_bit_stream: CPU time elapsed is 13.563 sec
Current time: Tue May 30 10:43:10 2023
Action gen_bit_stream: Peak memory pool usage is 284,536,832 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 1)] Empty port in module declaration
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/guanjiao.fdc" has been added to project successfully. 
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'en_score' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_red' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_yellow' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Open UCE successfully.
Save Logic Constraint in file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/guanjiao.fdc success.
C: Flow-2004: Constraint file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/guanjiao.fdc". 
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v". 
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 34)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 35)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 42)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 43)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 46)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 47)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 50)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 51)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 56)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 57)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 60)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 61)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 64)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 65)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 69)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 70)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 73)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 74)] Syntax error near ,
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v". 
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 26)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 27)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 34)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 35)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 38)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 39)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 42)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 43)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 48)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 49)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 52)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 53)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 56)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 57)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 61)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 62)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 65)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 66)] Syntax error near ,
E: Parsing ERROR.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 1)] Empty port in module declaration


Process "Compile" started.
Current time: Tue May 30 12:17:15 2023
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling architecture definition.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 10)] Syntax error near reg
E: Verilog-4073: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 27)] Assignment target key_1 must be of type reg or genvar
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 28)] Identifier key_2 is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 29)] Identifier key_3 is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 30)] Identifier key_yellow is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 31)] Identifier key_red is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 41)] Identifier key_2 is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 42)] Identifier key_3 is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 49)] Identifier key_1_edge is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 52)] Identifier key_1_edge is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 72)] Identifier key_1_edge is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 72)] Identifier key_yellow is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 86)] Identifier key_yellow is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 105)] Identifier key_yellow is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 129)] Identifier key_1_edge is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 129)] Identifier key_red is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 143)] Identifier key_red is not declared
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 10)] Syntax error near reg
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 162)] Identifier key_red is not declared
E: Verilog-4073: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 27)] Assignment target key_1 must be of type reg or genvar
E: Parsing ERROR.
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 28)] Identifier key_2 is not declared
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 29)] Identifier key_3 is not declared
W: Public-4023: Error has occurred, please run command clean before running again.
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 30)] Identifier key_yellow is not declared
W: Public-4023: Error has occurred, please run command clean before running again.
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 31)] Identifier key_red is not declared
Program Error Out.
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 41)] Identifier key_2 is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 42)] Identifier key_3 is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 49)] Identifier key_1_edge is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 52)] Identifier key_1_edge is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 72)] Identifier key_1_edge is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 72)] Identifier key_yellow is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 86)] Identifier key_yellow is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 105)] Identifier key_yellow is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 129)] Identifier key_1_edge is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 129)] Identifier key_red is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 143)] Identifier key_red is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 162)] Identifier key_red is not declared
E: Parsing ERROR.
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 34)] Syntax error near ,
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 35)] Syntax error near ,
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Tue May 30 12:21:12 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.019898s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.018488s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (169.0%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005824s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
E: Sdm-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 9)] Logic for key_1 does not match a standard flip-flop.
Program Error Out.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 50)] Syntax error near else
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Tue May 30 12:25:55 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.019313s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.019113s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.7%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006674s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (234.1%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.257938s wall, 0.125000s user + 0.125000s system = 0.250000s CPU (96.9%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.006720s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (232.5%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.031184s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.2%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004204s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.028101s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.2%)
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 2.484 sec
Current time: Tue May 30 12:25:58 2023
Action compile: Peak memory pool usage is 72,699,904 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue May 30 12:25:58 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
I: Constant propagation done on s2/N86 (bmsREDAND).
I: Constant propagation done on s2/N82 (bmsREDAND).
I: Constant propagation done on s2/N88 (bmsREDAND).
I: Constant propagation done on s2/N84 (bmsREDAND).
Executing : pre-mapping successfully.
 0.028662s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (109.0%)
Start mod-gen.
I: Constant propagation done on s1/N39_bc0 (bmsREDAND).
I: Constant propagation done on s1/N181_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N151_ab1 (bmsREDAND).
I: Constant propagation done on s1/N91_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N91_bc1 (bmsREDAND).
I: Constant propagation done on s1/N137_sum0 (bmsREDXOR).
Executing : mod-gen successfully.
 0.076164s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.6%)
Start logic-optimization.
Executing : logic-optimization successfully.
 2.458829s wall, 2.375000s user + 0.093750s system = 2.468750s CPU (100.4%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[0] that is redundant to s2/dis_lin[3]
I: Removed GTP_DFF_P inst s2/dis_sel[6] that is redundant to s2/dis_lin[1]
I: Removed GTP_DFF_P inst s2/dis_sel[7] that is redundant to s2/dis_lin[2]
Executing : tech-mapping phase 1 successfully.
 0.020957s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.6%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 2.109923s wall, 2.015625s user + 0.062500s system = 2.078125s CPU (98.5%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.032255s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.9%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000516s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.009177s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (170.3%)

Cell Usage:
GTP_DFF_C                    49 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     7 uses
GTP_DFF_P                     4 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     21 uses
GTP_LUT3                      9 uses
GTP_LUT4                     24 uses
GTP_LUT5                     37 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                    16 uses
GTP_MUX2LUT6                  7 uses

I/O ports: 43
GTP_INBUF                   8 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 133 of 17536 (0.76%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 133
Total Registers: 76 of 26304 (0.29%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 43 of 240 (17.92%)


Number of unique control sets : 7
  CLK(nt_clk_in), CE(nt_rst_n)                     : 7
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 5
      CLK(nt_clk_out), C(~nt_rst_n)                : 1
      CLK(nt_clk_out), P(~nt_rst_n)                : 4
  CLK(nt_clk_in), C(~nt_rst_n)                     : 48
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N340)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N383)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N433)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N612)        : 4


Number of DFF:CE Signals : 5
  s1.N340(from GTP_LUT5M:Z)                        : 4
  s1.N383(from GTP_LUT5:Z)                         : 4
  s1.N433(from GTP_LUT4:Z)                         : 4
  s1.N612(from GTP_LUT5M:Z)                        : 4
  nt_rst_n(from GTP_INBUF:O)                       : 7

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 5
  nt_clk_in(from GTP_INBUF:O)                      : 71

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 69

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                71           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     221.288 MHz       1000.000          4.519        995.481
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     956.023 MHz       1000.000          1.046        998.954
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.481       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.954       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.654       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             71
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N421_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N421_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N421          
                                                                                   s1/N423_1/I4 (GTP_LUT5)
                                   td                    0.174       5.754 f       s1/N423_1/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       6.265         s1/N1008         
                                                                                   s1/N433_6/I4 (GTP_LUT5)
                                   td                    0.174       6.439 f       s1/N433_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.880         s1/_N364         
                                                                                   s1/N1016_4/I3 (GTP_LUT4)
                                   td                    0.174       7.054 f       s1/N1016_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.495         s1/N1016         
                                                                                   s1/N1156_4/I4 (GTP_LUT5)
                                   td                    0.174       7.669 f       s1/N1156_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.039         s1/N1156         
                                                                                   s1/N434_4/I4 (GTP_LUT5)
                                   td                    0.164       8.203 r       s1/N434_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.203         s1/N434          
                                                                           r       s1/red_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.203         Logic Levels: 6  
                                                                                   Logic: 1.517ns(34.190%), Route: 2.920ns(65.810%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.481                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[4]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N421_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N421_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N421          
                                                                                   s1/N433_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.862 r       s1/N433_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.303         s1/_N365         
                                                                                   s1/N612_11/I4 (GTP_LUT5)
                                   td                    0.174       6.477 f       s1/N612_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.918         s1/_N280         
                                                                                   s1/N612_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.200 r       s1/N612_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.711         s1/N612          
                                                                           r       s1/red_score[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.711         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.361%), Route: 2.550ns(64.639%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.728                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[5]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N421_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N421_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N421          
                                                                                   s1/N433_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.862 r       s1/N433_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.303         s1/_N365         
                                                                                   s1/N612_11/I4 (GTP_LUT5)
                                   td                    0.174       6.477 f       s1/N612_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.918         s1/_N280         
                                                                                   s1/N612_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.200 r       s1/N612_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.711         s1/N612          
                                                                           r       s1/red_score[5]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.711         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.361%), Route: 2.550ns(64.639%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.728                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1/CLK (GTP_DFF_E)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_1/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       s1/key_1/Q (GTP_DFF_E)
                                   net (fanout=1)        0.370       4.453         s1/key_1         
                                                                           f       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/CLK (GTP_DFF_E)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       s1/key_2/Q (GTP_DFF_E)
                                   net (fanout=1)        0.370       4.453         s1/key_2         
                                                                           f       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/CLK (GTP_DFF_E)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_3/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       s1/key_3/Q (GTP_DFF_E)
                                   net (fanout=1)        0.370       4.453         s1/key_3         
                                                                           f       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=14)       0.639       1.532         s2/dis_lin [1]   
                                                                           r       s2/dis_lin[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.532         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.714%), Route: 0.639ns(66.286%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.954                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=14)       0.639       1.532         s2/dis_lin [1]   
                                                                           r       s2/dis_sel[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.532         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.714%), Route: 0.639ns(66.286%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_sel[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.954                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=13)       0.632       1.525         s2/dis_lin [3]   
                                                                           r       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.525         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.961                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.885 f       s2/dis_lin[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.255         s2/dis_lin [0]   
                                                                           f       s2/dis_lin[3]/D (GTP_DFF_P)

 Data arrival time                                                   1.255         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=10)       0.605       1.490         s2/dis_lin [2]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.490         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.382%), Route: 0.605ns(65.618%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.889                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=13)       0.632       1.517         s2/dis_lin [3]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.517         Logic Levels: 0  
                                                                                   Logic: 0.317ns(33.404%), Route: 0.632ns(66.596%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.916                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[5] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N222         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[5]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[5]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N254            
                                                                                   dis_seg_obuf[5]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[5]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[5]       
 dis_seg[5]                                                                f       dis_seg[5] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N222         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N244            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N222         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N252            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[1] (port)
Endpoint    : s1/key_2/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[1]                                           0.000       0.000 r       key_column[1] (port)
                                   net (fanout=1)        0.000       0.000         key_column[1]    
                                                                                   key_column_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_column[1] 
                                                                                   s1/N2/I0 (GTP_LUT2)
                                   td                    0.203       2.284 r       s1/N2/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.284         s1/N2            
                                                                           r       s1/key_2/D (GTP_DFF_E)

 Data arrival time                                                   2.284         Logic Levels: 2  
                                                                                   Logic: 1.414ns(61.909%), Route: 0.870ns(38.091%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[2]                                           0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.000       0.000         key_column[2]    
                                                                                   key_column_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[2] 
                                                                                   s1/N5/I0 (GTP_LUT2)
                                   td                    0.189       2.341 r       s1/N5/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.341         s1/N5            
                                                                           r       s1/key_red/D (GTP_DFF_E)

 Data arrival time                                                   2.341         Logic Levels: 2  
                                                                                   Logic: 1.400ns(59.804%), Route: 0.941ns(40.196%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_yellow/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[0]                                           0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.000       0.000         key_column[0]    
                                                                                   key_column_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[0] 
                                                                                   s1/N4/I0 (GTP_LUT2)
                                   td                    0.189       2.341 r       s1/N4/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.341         s1/N4            
                                                                           r       s1/key_yellow/D (GTP_DFF_E)

 Data arrival time                                                   2.341         Logic Levels: 2  
                                                                                   Logic: 1.400ns(59.804%), Route: 0.941ns(40.196%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 12.000 sec
Action synthesize: CPU time elapsed is 10.531 sec
Current time: Tue May 30 12:26:09 2023
Action synthesize: Peak memory pool usage is 193,826,816 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue May 30 12:26:11 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top_basketball'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_in in design, driver pin O(instance clk_in_ibuf) -> load pin CLK(instance s0/clk_out).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.078125 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 76       | 26304         | 1                   
| LUT                   | 133      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 43       | 240           | 18                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_basketball' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 8.000 sec
Action dev_map: CPU time elapsed is 6.266 sec
Current time: Tue May 30 12:26:18 2023
Action dev_map: Peak memory pool usage is 170,934,272 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue May 30 12:26:18 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf
Executing : def_port {dis_seg[0]} -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[0]} -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[1]} -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[1]} -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[2]} -LOC B16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[2]} -LOC B16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[3]} -LOC A16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[3]} -LOC A16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[4]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[4]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[5]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[5]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[6]} -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[6]} -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port en_score -LOC U11 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port en_score -LOC U11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_n -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_n -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_sel[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
Executing : apply_constraint -f C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_in_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 2.83 sec.
Run super clustering :
	Initial slack 990989.
	2 iterations finished.
	Final slack 992165.
Super clustering done.
Design Utilization : 1%.
Global placement takes 0.50 sec.
Wirelength after global placement is 1325.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dis_seg_obuf[0]/opit_1 on IOL_151_326.
Placed fixed group with base inst dis_seg_obuf[1]/opit_1 on IOL_151_325.
Placed fixed group with base inst dis_seg_obuf[2]/opit_1 on IOL_151_298.
Placed fixed group with base inst dis_seg_obuf[3]/opit_1 on IOL_151_297.
Placed fixed group with base inst dis_seg_obuf[4]/opit_1 on IOL_151_257.
Placed fixed group with base inst dis_seg_obuf[5]/opit_1 on IOL_151_258.
Placed fixed group with base inst dis_seg_obuf[6]/opit_1 on IOL_151_238.
Placed fixed group with base inst en_score_ibuf/opit_1 on IOL_151_102.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_7_298.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 1196.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990989.
	2 iterations finished.
	Final slack 992165.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1140.
Post global placement takes 0.31 sec.
Wirelength after legalization is 1164.
Legalization takes 0.03 sec.
Worst slack before Replication Place is 995562.
Wirelength after replication placement is 1164.
Legalized cost 995562.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 1164.
Timing-driven detailed placement takes 0.33 sec.
Placement done.
Total placement takes 4.17 sec.
Finished placement. (CPU time elapsed 0h:00m:05s)

Routing started.
Building routing graph takes 1.52 sec.
Worst slack is 995777.
Processing design graph takes 0.23 sec.
Total memory for routing:
	46.925183 M.
Total nets for routing : 270.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 6 at the end of iteration 0.
Unrouted nets 3 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 15 nets, it takes 0.09 sec.
Global routing takes 0.11 sec.
Total 303 subnets.
    forward max bucket size 138 , backward 23.
        Unrouted nets 153 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 87 , backward 40.
        Unrouted nets 130 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 20 , backward 25.
        Unrouted nets 114 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 49.
        Unrouted nets 85 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 19 , backward 32.
        Unrouted nets 64 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 38.
        Unrouted nets 43 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 37.
        Unrouted nets 22 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 38.
        Unrouted nets 11 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 23.
        Unrouted nets 2 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 7.
        Unrouted nets 0 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from s0/clk_out/opit_0_inv:Q to s2/dis_sel[1]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.25 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.13 sec.
Used srb routing arc is 1812.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 2.77 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 48       | 3274          | 1                   
|   FF                     | 70       | 19644         | 1                   
|   LUT                    | 119      | 13096         | 1                   
|   LUT-FF pairs           | 20       | 13096         | 1                   
| Use of CLMS              | 8        | 1110          | 1                   
|   FF                     | 6        | 6660          | 1                   
|   LUT                    | 19       | 4440          | 1                   
|   LUT-FF pairs           | 3        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 43       | 240           | 18                  
|   IOBD                   | 24       | 120           | 20                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 18       | 114           | 16                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 43       | 240           | 18                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'top_basketball' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 16.000 sec
Action pnr: CPU time elapsed is 14.766 sec
Current time: Tue May 30 12:26:34 2023
Action pnr: Peak memory pool usage is 372,056,064 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:08s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue May 30 12:26:36 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 12:26:45 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                59           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     200.401 MHz       1000.000          4.990        995.010
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz    1142.857 MHz       1000.000          0.875        999.125
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.010       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.125       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.361       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.373       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.442       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.951       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.305       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.325       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.340       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.651       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.671       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.373
  Launch Clock Delay      :  3.948
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.810       3.948         ntclkbufg_0      
 CLMA_118_213/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q3                   tco                   0.261       4.209 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.776       4.985         s0/cnt [11]      
 CLMA_130_204/Y0                   td                    0.383       5.368 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.571       5.939         s0/_N461         
 CLMS_126_209/Y1                   td                    0.169       6.108 r       s0/N34_21/gateop/Z
                                   net (fanout=2)        0.418       6.526         s0/_N466         
 CLMA_130_212/Y0                   td                    0.383       6.909 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.676       7.585         s0/N34           
 CLMA_118_205/COUT                 td                    0.427       8.012 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.012         s0/_N102         
                                                         0.060       8.072 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.072         s0/_N104         
 CLMA_118_209/COUT                 td                    0.097       8.169 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.169         s0/_N106         
                                                         0.060       8.229 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.229         s0/_N108         
 CLMA_118_213/COUT                 td                    0.097       8.326 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.326         s0/_N110         
                                                         0.060       8.386 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.386         s0/_N112         
 CLMA_118_217/COUT                 td                    0.097       8.483 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.483         s0/_N114         
                                                         0.060       8.543 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.543         s0/_N116         
 CLMA_118_221/COUT                 td                    0.097       8.640 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.640         s0/_N118         
                                                         0.059       8.699 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.699         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.699         Logic Levels: 8  
                                                                                   Logic: 2.310ns(48.621%), Route: 2.441ns(51.379%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.547    1003.373         ntclkbufg_0      
 CLMA_118_225/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.930                          
 clock uncertainty                                      -0.050    1003.880                          

 Setup time                                             -0.171    1003.709                          

 Data required time                                               1003.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.709                          
 Data arrival time                                                  -8.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.010                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.373
  Launch Clock Delay      :  3.948
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.810       3.948         ntclkbufg_0      
 CLMA_118_213/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q3                   tco                   0.261       4.209 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.776       4.985         s0/cnt [11]      
 CLMA_130_204/Y0                   td                    0.383       5.368 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.571       5.939         s0/_N461         
 CLMS_126_209/Y1                   td                    0.169       6.108 r       s0/N34_21/gateop/Z
                                   net (fanout=2)        0.418       6.526         s0/_N466         
 CLMA_130_212/Y0                   td                    0.383       6.909 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.676       7.585         s0/N34           
 CLMA_118_205/COUT                 td                    0.427       8.012 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.012         s0/_N102         
                                                         0.060       8.072 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.072         s0/_N104         
 CLMA_118_209/COUT                 td                    0.097       8.169 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.169         s0/_N106         
                                                         0.060       8.229 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.229         s0/_N108         
 CLMA_118_213/COUT                 td                    0.097       8.326 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.326         s0/_N110         
                                                         0.060       8.386 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.386         s0/_N112         
 CLMA_118_217/COUT                 td                    0.097       8.483 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.483         s0/_N114         
                                                         0.060       8.543 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.543         s0/_N116         
 CLMA_118_221/COUT                 td                    0.095       8.638 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.638         s0/_N118         
 CLMA_118_225/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.638         Logic Levels: 8  
                                                                                   Logic: 2.249ns(47.953%), Route: 2.441ns(52.047%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.547    1003.373         ntclkbufg_0      
 CLMA_118_225/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.930                          
 clock uncertainty                                      -0.050    1003.880                          

 Setup time                                             -0.171    1003.709                          

 Data required time                                               1003.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.709                          
 Data arrival time                                                  -8.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.071                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.368
  Launch Clock Delay      :  3.948
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.810       3.948         ntclkbufg_0      
 CLMA_118_213/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q3                   tco                   0.261       4.209 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.776       4.985         s0/cnt [11]      
 CLMA_130_204/Y0                   td                    0.383       5.368 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.571       5.939         s0/_N461         
 CLMS_126_209/Y1                   td                    0.169       6.108 r       s0/N34_21/gateop/Z
                                   net (fanout=2)        0.418       6.526         s0/_N466         
 CLMA_130_212/Y0                   td                    0.383       6.909 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.676       7.585         s0/N34           
 CLMA_118_205/COUT                 td                    0.427       8.012 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.012         s0/_N102         
                                                         0.060       8.072 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.072         s0/_N104         
 CLMA_118_209/COUT                 td                    0.097       8.169 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.169         s0/_N106         
                                                         0.060       8.229 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.229         s0/_N108         
 CLMA_118_213/COUT                 td                    0.097       8.326 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.326         s0/_N110         
                                                         0.060       8.386 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.386         s0/_N112         
 CLMA_118_217/COUT                 td                    0.097       8.483 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.483         s0/_N114         
                                                         0.059       8.542 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.542         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.542         Logic Levels: 7  
                                                                                   Logic: 2.153ns(46.865%), Route: 2.441ns(53.135%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.542    1003.368         ntclkbufg_0      
 CLMA_118_221/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.925                          
 clock uncertainty                                      -0.050    1003.875                          

 Setup time                                             -0.171    1003.704                          

 Data required time                                               1003.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.704                          
 Data arrival time                                                  -8.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.162                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[7]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.989
  Launch Clock Delay      :  3.394
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.568       3.394         ntclkbufg_0      
 CLMA_146_224/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_224/Q0                   tco                   0.223       3.617 f       s1/red_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.160       3.777         nt_score[7]      
 CLMA_146_229/M2                                                           f       s2/dis_num[7]/opit_0_inv/D

 Data arrival time                                                   3.777         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.851       3.989         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.432                          
 clock uncertainty                                       0.000       3.432                          

 Hold time                                              -0.016       3.416                          

 Data required time                                                  3.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.416                          
 Data arrival time                                                  -3.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.971
  Launch Clock Delay      :  3.381
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.555       3.381         ntclkbufg_0      
 CLMA_142_216/CLK                                                          r       s1/t6/opit_0_inv/CLK

 CLMA_142_216/Q2                   tco                   0.224       3.605 r       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.139       3.744         s1/t6            
 CLMA_142_216/M3                                                           r       s1/t5/opit_0_inv/D

 Data arrival time                                                   3.744         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.833       3.971         ntclkbufg_0      
 CLMA_142_216/CLK                                                          r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.590       3.381                          
 clock uncertainty                                       0.000       3.381                          

 Hold time                                              -0.012       3.369                          

 Data required time                                                  3.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.369                          
 Data arrival time                                                  -3.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/opit_0_inv/CLK
Endpoint    : s1/t3/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.371
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.545       3.371         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       s1/t4/opit_0_inv/CLK

 CLMS_142_209/Q2                   tco                   0.224       3.595 r       s1/t4/opit_0_inv/Q
                                   net (fanout=2)        0.139       3.734         s1/t4            
 CLMS_142_209/M2                                                           r       s1/t3/opit_0_inv/D

 Data arrival time                                                   3.734         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.823       3.961         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       s1/t3/opit_0_inv/CLK
 clock pessimism                                        -0.590       3.371                          
 clock uncertainty                                       0.000       3.371                          

 Hold time                                              -0.012       3.359                          

 Data required time                                                  3.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.359                          
 Data arrival time                                                  -3.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.565
  Launch Clock Delay      :  0.738
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.738       0.738         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_189/Q2                   tco                   0.261       0.999 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=13)       0.497       1.496         s2/dis_lin [3]   
 CLMA_146_189/M3                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.496         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.433%), Route: 0.497ns(65.567%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_204/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.565    1000.565         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.173    1000.738                          
 clock uncertainty                                      -0.050    1000.688                          

 Setup time                                             -0.067    1000.621                          

 Data required time                                               1000.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.621                          
 Data arrival time                                                  -1.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.125                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.565
  Launch Clock Delay      :  0.738
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.738       0.738         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_189/Q3                   tco                   0.261       0.999 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=10)       0.422       1.421         s2/dis_lin [2]   
 CLMA_146_189/CD                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.421         Logic Levels: 0  
                                                                                   Logic: 0.261ns(38.214%), Route: 0.422ns(61.786%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_204/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.565    1000.565         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.173    1000.738                          
 clock uncertainty                                      -0.050    1000.688                          

 Setup time                                             -0.032    1000.656                          

 Data required time                                               1000.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.656                          
 Data arrival time                                                  -1.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.235                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.565
  Launch Clock Delay      :  0.738
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.738       0.738         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_189/Y2                   tco                   0.325       1.063 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=14)       0.181       1.244         s2/dis_lin [1]   
 CLMA_146_189/M0                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.244         Logic Levels: 0  
                                                                                   Logic: 0.325ns(64.229%), Route: 0.181ns(35.771%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_204/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.565    1000.565         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.173    1000.738                          
 clock uncertainty                                      -0.050    1000.688                          

 Setup time                                             -0.067    1000.621                          

 Data required time                                               1000.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.621                          
 Data arrival time                                                  -1.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.377                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.738
  Launch Clock Delay      :  0.565
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.565       0.565         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_189/Q0                   tco                   0.224       0.789 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.137       0.926         s2/dis_lin [0]   
 CLMA_146_189/M1                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.926         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.738       0.738         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.173       0.565                          
 clock uncertainty                                       0.000       0.565                          

 Hold time                                              -0.012       0.553                          

 Data required time                                                  0.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.553                          
 Data arrival time                                                  -0.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.738
  Launch Clock Delay      :  0.565
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.565       0.565         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_189/Q3                   tco                   0.223       0.788 f       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=10)       0.244       1.032         s2/dis_lin [2]   
 CLMA_146_189/CD                                                           f       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.032         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.738       0.738         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.173       0.565                          
 clock uncertainty                                       0.000       0.565                          

 Hold time                                               0.033       0.598                          

 Data required time                                                  0.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.598                          
 Data arrival time                                                  -1.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.434                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.738
  Launch Clock Delay      :  0.565
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.565       0.565         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_189/Y2                   tco                   0.281       0.846 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=14)       0.140       0.986         s2/dis_lin [1]   
 CLMA_146_189/M0                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.986         Logic Levels: 0  
                                                                                   Logic: 0.281ns(66.746%), Route: 0.140ns(33.254%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.738       0.738         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.173       0.565                          
 clock uncertainty                                       0.000       0.565                          

 Hold time                                              -0.016       0.549                          

 Data required time                                                  0.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.549                          
 Data arrival time                                                  -0.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.437                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.826       3.964         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_146_209/Y2                   tco                   0.325       4.289 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.725       5.014         s2/dis_num [8]   
 CLMA_146_225/Y6AB                 td                    0.377       5.391 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.800       6.191         s2/dis_tmp [0]   
 CLMA_146_265/Y1                   td                    0.339       6.530 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.853       7.383         _N252            
 IOL_151_325/DO                    td                    0.122       7.505 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.505         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.788      10.293 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069      10.362         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                  10.362         Logic Levels: 4  
                                                                                   Logic: 3.951ns(61.754%), Route: 2.447ns(38.246%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.826       3.964         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_146_209/Y2                   tco                   0.325       4.289 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.725       5.014         s2/dis_num [8]   
 CLMA_146_225/Y6AB                 td                    0.377       5.391 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.785       6.176         s2/dis_tmp [0]   
 CLMA_146_265/Y0                   td                    0.281       6.457 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        0.857       7.314         _N244            
 IOL_151_326/DO                    td                    0.122       7.436 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.436         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.788      10.224 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074      10.298         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                  10.298         Logic Levels: 4  
                                                                                   Logic: 3.893ns(61.462%), Route: 2.441ns(38.538%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.826       3.964         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_146_209/Y2                   tco                   0.325       4.289 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.725       5.014         s2/dis_num [8]   
 CLMA_146_225/Y6AB                 td                    0.377       5.391 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.933       6.324         s2/dis_tmp [0]   
 CLMA_146_265/Y2                   td                    0.348       6.672 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.606       7.278         _N251            
 IOL_151_297/DO                    td                    0.122       7.400 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.400         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.788      10.188 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073      10.261         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                  10.261         Logic Levels: 4  
                                                                                   Logic: 3.960ns(62.887%), Route: 2.337ns(37.113%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.026       0.026         key_column[2]    
 IOBD_152_210/DIN                  td                    0.935       0.961 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.961         key_column_ibuf[2]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.094       1.055 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.307       1.362         nt_key_column[2] 
 CLMA_146_208/C1                                                           r       s1/key_3/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.362         Logic Levels: 2  
                                                                                   Logic: 1.029ns(75.551%), Route: 0.333ns(24.449%)
====================================================================================================

====================================================================================================

Startpoint  : key_row[0] (port)
Endpoint    : s1/key_2/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H18                                                     0.000       0.000 r       key_row[0] (port)
                                   net (fanout=1)        0.064       0.064         key_row[0]       
 IOBD_152_198/DIN                  td                    0.935       0.999 r       key_row_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.999         key_row_ibuf[0]/ntD
 IOL_151_198/RX_DATA_DD            td                    0.094       1.093 r       key_row_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.304       1.397         nt_key_row[0]    
 CLMA_146_196/A4                                                           r       s1/key_2/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.397         Logic Levels: 2  
                                                                                   Logic: 1.029ns(73.658%), Route: 0.368ns(26.342%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_1/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K15                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.035       0.035         key_column[0]    
 IOBS_152_201/DIN                  td                    0.935       0.970 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.970         key_column_ibuf[0]/ntD
 IOL_151_201/RX_DATA_DD            td                    0.094       1.064 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.340       1.404         nt_key_column[0] 
 CLMA_146_208/A1                                                           r       s1/key_1/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.404         Logic Levels: 2  
                                                                                   Logic: 1.029ns(73.291%), Route: 0.375ns(26.709%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.795
  Launch Clock Delay      :  3.196
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.465       3.196         ntclkbufg_0      
 CLMA_118_213/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q3                   tco                   0.209       3.405 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.621       4.026         s0/cnt [11]      
 CLMA_130_204/Y0                   td                    0.308       4.334 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.465       4.799         s0/_N461         
 CLMS_126_209/Y1                   td                    0.135       4.934 r       s0/N34_21/gateop/Z
                                   net (fanout=2)        0.357       5.291         s0/_N466         
 CLMA_130_212/Y0                   td                    0.308       5.599 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.524       6.123         s0/N34           
 CLMA_118_205/COUT                 td                    0.342       6.465 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.465         s0/_N102         
                                                         0.055       6.520 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.520         s0/_N104         
 CLMA_118_209/COUT                 td                    0.083       6.603 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.603         s0/_N106         
                                                         0.055       6.658 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.658         s0/_N108         
 CLMA_118_213/COUT                 td                    0.083       6.741 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.741         s0/_N110         
                                                         0.055       6.796 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.796         s0/_N112         
 CLMA_118_217/COUT                 td                    0.083       6.879 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.879         s0/_N114         
                                                         0.055       6.934 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.934         s0/_N116         
 CLMA_118_221/COUT                 td                    0.083       7.017 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.017         s0/_N118         
                                                         0.055       7.072 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.072         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.072         Logic Levels: 8  
                                                                                   Logic: 1.909ns(49.252%), Route: 1.967ns(50.748%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.282    1002.795         ntclkbufg_0      
 CLMA_118_225/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.183                          
 clock uncertainty                                      -0.050    1003.133                          

 Setup time                                             -0.110    1003.023                          

 Data required time                                               1003.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.023                          
 Data arrival time                                                  -7.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.951                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.795
  Launch Clock Delay      :  3.196
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.465       3.196         ntclkbufg_0      
 CLMA_118_213/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q3                   tco                   0.209       3.405 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.621       4.026         s0/cnt [11]      
 CLMA_130_204/Y0                   td                    0.308       4.334 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.465       4.799         s0/_N461         
 CLMS_126_209/Y1                   td                    0.135       4.934 r       s0/N34_21/gateop/Z
                                   net (fanout=2)        0.357       5.291         s0/_N466         
 CLMA_130_212/Y0                   td                    0.308       5.599 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.524       6.123         s0/N34           
 CLMA_118_205/COUT                 td                    0.342       6.465 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.465         s0/_N102         
                                                         0.055       6.520 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.520         s0/_N104         
 CLMA_118_209/COUT                 td                    0.083       6.603 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.603         s0/_N106         
                                                         0.055       6.658 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.658         s0/_N108         
 CLMA_118_213/COUT                 td                    0.083       6.741 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.741         s0/_N110         
                                                         0.055       6.796 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.796         s0/_N112         
 CLMA_118_217/COUT                 td                    0.083       6.879 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.879         s0/_N114         
                                                         0.055       6.934 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.934         s0/_N116         
 CLMA_118_221/COUT                 td                    0.082       7.016 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.016         s0/_N118         
 CLMA_118_225/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.016         Logic Levels: 8  
                                                                                   Logic: 1.853ns(48.508%), Route: 1.967ns(51.492%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.282    1002.795         ntclkbufg_0      
 CLMA_118_225/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.183                          
 clock uncertainty                                      -0.050    1003.133                          

 Setup time                                             -0.110    1003.023                          

 Data required time                                               1003.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.023                          
 Data arrival time                                                  -7.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.007                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.790
  Launch Clock Delay      :  3.196
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.465       3.196         ntclkbufg_0      
 CLMA_118_213/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q3                   tco                   0.209       3.405 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.621       4.026         s0/cnt [11]      
 CLMA_130_204/Y0                   td                    0.308       4.334 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.465       4.799         s0/_N461         
 CLMS_126_209/Y1                   td                    0.135       4.934 r       s0/N34_21/gateop/Z
                                   net (fanout=2)        0.357       5.291         s0/_N466         
 CLMA_130_212/Y0                   td                    0.308       5.599 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.524       6.123         s0/N34           
 CLMA_118_205/COUT                 td                    0.342       6.465 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.465         s0/_N102         
                                                         0.055       6.520 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.520         s0/_N104         
 CLMA_118_209/COUT                 td                    0.083       6.603 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.603         s0/_N106         
                                                         0.055       6.658 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.658         s0/_N108         
 CLMA_118_213/COUT                 td                    0.083       6.741 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.741         s0/_N110         
                                                         0.055       6.796 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.796         s0/_N112         
 CLMA_118_217/COUT                 td                    0.083       6.879 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.879         s0/_N114         
                                                         0.055       6.934 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.934         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.934         Logic Levels: 7  
                                                                                   Logic: 1.771ns(47.378%), Route: 1.967ns(52.622%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.277    1002.790         ntclkbufg_0      
 CLMA_118_221/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.178                          
 clock uncertainty                                      -0.050    1003.128                          

 Setup time                                             -0.110    1003.018                          

 Data required time                                               1003.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.018                          
 Data arrival time                                                  -6.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.084                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[7]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.238
  Launch Clock Delay      :  2.819
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.306       2.819         ntclkbufg_0      
 CLMA_146_224/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_224/Q0                   tco                   0.198       3.017 r       s1/red_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.155       3.172         nt_score[7]      
 CLMA_146_229/M2                                                           r       s2/dis_num[7]/opit_0_inv/D

 Data arrival time                                                   3.172         Logic Levels: 0  
                                                                                   Logic: 0.198ns(56.091%), Route: 0.155ns(43.909%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.507       3.238         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.850                          
 clock uncertainty                                       0.000       2.850                          

 Hold time                                              -0.003       2.847                          

 Data required time                                                  2.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.847                          
 Data arrival time                                                  -3.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/opit_0_inv/CLK
Endpoint    : s1/t3/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.212
  Launch Clock Delay      :  2.797
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.284       2.797         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       s1/t4/opit_0_inv/CLK

 CLMS_142_209/Q2                   tco                   0.198       2.995 r       s1/t4/opit_0_inv/Q
                                   net (fanout=2)        0.141       3.136         s1/t4            
 CLMS_142_209/M2                                                           r       s1/t3/opit_0_inv/D

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.481       3.212         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       s1/t3/opit_0_inv/CLK
 clock pessimism                                        -0.414       2.798                          
 clock uncertainty                                       0.000       2.798                          

 Hold time                                              -0.003       2.795                          

 Data required time                                                  2.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.795                          
 Data arrival time                                                  -3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.221
  Launch Clock Delay      :  2.806
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.293       2.806         ntclkbufg_0      
 CLMA_142_216/CLK                                                          r       s1/t6/opit_0_inv/CLK

 CLMA_142_216/Q2                   tco                   0.198       3.004 r       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.141       3.145         s1/t6            
 CLMA_142_216/M3                                                           r       s1/t5/opit_0_inv/D

 Data arrival time                                                   3.145         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.490       3.221         ntclkbufg_0      
 CLMA_142_216/CLK                                                          r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.414       2.807                          
 clock uncertainty                                       0.000       2.807                          

 Hold time                                              -0.003       2.804                          

 Data required time                                                  2.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.804                          
 Data arrival time                                                  -3.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.476
  Launch Clock Delay      :  0.586
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.586       0.586         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_189/Q2                   tco                   0.209       0.795 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=13)       0.409       1.204         s2/dis_lin [3]   
 CLMA_146_189/M3                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.204         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.819%), Route: 0.409ns(66.181%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_204/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.476    1000.476         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.110    1000.586                          
 clock uncertainty                                      -0.050    1000.536                          

 Setup time                                             -0.027    1000.509                          

 Data required time                                               1000.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.509                          
 Data arrival time                                                  -1.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.305                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.476
  Launch Clock Delay      :  0.586
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.586       0.586         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_189/Q3                   tco                   0.209       0.795 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=10)       0.357       1.152         s2/dis_lin [2]   
 CLMA_146_189/CD                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.152         Logic Levels: 0  
                                                                                   Logic: 0.209ns(36.926%), Route: 0.357ns(63.074%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_204/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.476    1000.476         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.110    1000.586                          
 clock uncertainty                                      -0.050    1000.536                          

 Setup time                                             -0.001    1000.535                          

 Data required time                                               1000.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.535                          
 Data arrival time                                                  -1.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.383                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.476
  Launch Clock Delay      :  0.586
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.586       0.586         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_189/Y2                   tco                   0.323       0.909 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=14)       0.149       1.058         s2/dis_lin [1]   
 CLMA_146_189/M0                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.058         Logic Levels: 0  
                                                                                   Logic: 0.323ns(68.432%), Route: 0.149ns(31.568%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_204/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.476    1000.476         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.110    1000.586                          
 clock uncertainty                                      -0.050    1000.536                          

 Setup time                                             -0.035    1000.501                          

 Data required time                                               1000.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.501                          
 Data arrival time                                                  -1.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.443                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.586
  Launch Clock Delay      :  0.476
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.476       0.476         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_189/Q0                   tco                   0.198       0.674 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.139       0.813         s2/dis_lin [0]   
 CLMA_146_189/M1                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.813         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.586       0.586         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.110       0.476                          
 clock uncertainty                                       0.000       0.476                          

 Hold time                                              -0.003       0.473                          

 Data required time                                                  0.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.473                          
 Data arrival time                                                  -0.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.586
  Launch Clock Delay      :  0.476
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.476       0.476         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_189/Q3                   tco                   0.197       0.673 f       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=10)       0.235       0.908         s2/dis_lin [2]   
 CLMA_146_189/CD                                                           f       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.908         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.586       0.586         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.110       0.476                          
 clock uncertainty                                       0.000       0.476                          

 Hold time                                               0.027       0.503                          

 Data required time                                                  0.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.503                          
 Data arrival time                                                  -0.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.586
  Launch Clock Delay      :  0.476
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.476       0.476         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_189/Y2                   tco                   0.272       0.748 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=14)       0.143       0.891         s2/dis_lin [1]   
 CLMA_146_189/M0                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.891         Logic Levels: 0  
                                                                                   Logic: 0.272ns(65.542%), Route: 0.143ns(34.458%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_204/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.586       0.586         nt_clk_out       
 CLMA_146_189/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.110       0.476                          
 clock uncertainty                                       0.000       0.476                          

 Hold time                                              -0.003       0.473                          

 Data required time                                                  0.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.473                          
 Data arrival time                                                  -0.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.484       3.215         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_146_209/Y2                   tco                   0.295       3.510 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.581       4.091         s2/dis_num [8]   
 CLMA_146_225/Y6AB                 td                    0.302       4.393 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.612       5.005         s2/dis_tmp [0]   
 CLMA_146_265/Y1                   td                    0.272       5.277 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.785       6.062         _N252            
 IOL_151_325/DO                    td                    0.081       6.143 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.143         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.049       8.192 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069       8.261         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                   8.261         Logic Levels: 4  
                                                                                   Logic: 2.999ns(59.433%), Route: 2.047ns(40.567%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.484       3.215         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_146_209/Y2                   tco                   0.295       3.510 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.581       4.091         s2/dis_num [8]   
 CLMA_146_225/Y6AB                 td                    0.302       4.393 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.627       5.020         s2/dis_tmp [0]   
 CLMA_146_265/Y0                   td                    0.225       5.245 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        0.788       6.033         _N244            
 IOL_151_326/DO                    td                    0.081       6.114 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.114         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.049       8.163 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074       8.237         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   8.237         Logic Levels: 4  
                                                                                   Logic: 2.952ns(58.781%), Route: 2.070ns(41.219%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[8]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.484       3.215         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s2/dis_num[8]/opit_0_inv/CLK

 CLMA_146_209/Y2                   tco                   0.295       3.510 r       s2/dis_num[8]/opit_0_inv/Q
                                   net (fanout=1)        0.581       4.091         s2/dis_num [8]   
 CLMA_146_225/Y6AB                 td                    0.302       4.393 r       s2/N27_16[0]_muxf6/F
                                   net (fanout=7)        0.735       5.128         s2/dis_tmp [0]   
 CLMA_146_265/Y2                   td                    0.279       5.407 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.557       5.964         _N251            
 IOL_151_297/DO                    td                    0.081       6.045 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.045         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.049       8.094 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073       8.167         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                   8.167         Logic Levels: 4  
                                                                                   Logic: 3.006ns(60.703%), Route: 1.946ns(39.297%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.026       0.026         key_column[2]    
 IOBD_152_210/DIN                  td                    0.781       0.807 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.807         key_column_ibuf[2]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.071       0.878 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.271       1.149         nt_key_column[2] 
 CLMA_146_208/C1                                                           r       s1/key_3/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.149         Logic Levels: 2  
                                                                                   Logic: 0.852ns(74.151%), Route: 0.297ns(25.849%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_1/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K15                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.035       0.035         key_column[0]    
 IOBS_152_201/DIN                  td                    0.781       0.816 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.816         key_column_ibuf[0]/ntD
 IOL_151_201/RX_DATA_DD            td                    0.071       0.887 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.282       1.169         nt_key_column[0] 
 CLMA_146_208/A1                                                           r       s1/key_1/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.169         Logic Levels: 2  
                                                                                   Logic: 0.852ns(72.883%), Route: 0.317ns(27.117%)
====================================================================================================

====================================================================================================

Startpoint  : key_row[0] (port)
Endpoint    : s1/key_2/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H18                                                     0.000       0.000 r       key_row[0] (port)
                                   net (fanout=1)        0.064       0.064         key_row[0]       
 IOBD_152_198/DIN                  td                    0.781       0.845 r       key_row_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.845         key_row_ibuf[0]/ntD
 IOL_151_198/RX_DATA_DD            td                    0.071       0.916 r       key_row_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.269       1.185         nt_key_row[0]    
 CLMA_146_196/A4                                                           r       s1/key_2/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.185         Logic Levels: 2  
                                                                                   Logic: 0.852ns(71.899%), Route: 0.333ns(28.101%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 10.000 sec
Action report_timing: CPU time elapsed is 8.094 sec
Current time: Tue May 30 12:26:45 2023
Action report_timing: Peak memory pool usage is 279,773,184 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue May 30 12:26:47 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.265625 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/top_basketball.sbit"
Generate programming file takes 5.390625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 14.000 sec
Action gen_bit_stream: CPU time elapsed is 12.109 sec
Current time: Tue May 30 12:27:00 2023
Action gen_bit_stream: Peak memory pool usage is 285,356,032 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 34)] Syntax error near ,
E: Parsing ERROR.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 10)] Syntax error near reg
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 22)] Identifier dis_sel is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 27)] Identifier dis_sel is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 28)] Identifier dis_sel is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 28)] Identifier dis_sel is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 29)] Identifier dis_sel is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 35)] Identifier dis_sel is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 44)] Identifier dis_sel is not declared
E: Parsing ERROR.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_shuxian.v(line number: 1)] Empty port in module declaration


Process "Compile" started.
Current time: Tue May 30 13:27:26 2023
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 10)] Syntax error near reg
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 22)] Identifier dis_sel is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 27)] Identifier dis_sel is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 28)] Identifier dis_sel is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 28)] Identifier dis_sel is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 29)] Identifier dis_sel is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 35)] Identifier dis_sel is not declared
E: Verilog-4039: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 44)] Identifier dis_sel is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
W: Public-4023: Error has occurred, please run command clean before running again.
Program Error Out.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Tue May 30 13:28:34 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.007201s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (217.0%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
E: Verilog-4119: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 28)] Referenced port name 'dis_sel' was not defined in module 'shuxian'
Program Error Out.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Tue May 30 13:29:00 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.013960s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (111.9%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.010741s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.002769s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (564.3%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.155614s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.4%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003159s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.014049s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.2%)
Start FSM inference.
Executing : FSM inference successfully.
 0.001850s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N86 (bmsREDAND).
I: Constant propagation done on N82 (bmsREDAND).
I: Constant propagation done on N88 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully.
 0.014143s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.5%)
Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.234 sec
Current time: Tue May 30 13:29:01 2023
Action compile: Peak memory pool usage is 72,974,336 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue May 30 13:29:01 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.013194s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (118.4%)
Start mod-gen.
I: Constant propagation done on s1/N39_bc0 (bmsREDAND).
I: Constant propagation done on s1/N181_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N151_ab1 (bmsREDAND).
I: Constant propagation done on s1/N91_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N91_bc1 (bmsREDAND).
I: Constant propagation done on s1/N137_sum0 (bmsREDXOR).
I: Constant propagation done on s1/N151_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N129_sum0 (bmsREDXOR).
I: Constant propagation done on s1/N129_ab0 (bmsREDAND).
I: Constant propagation done on s1/N181_bc1 (bmsREDAND).
Executing : mod-gen successfully.
 0.037646s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.0%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.160498s wall, 1.093750s user + 0.062500s system = 1.156250s CPU (99.6%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[0] that is redundant to s2/dis_lin[3]
I: Removed GTP_DFF_P inst s2/dis_sel[6] that is redundant to s2/dis_lin[1]
I: Removed GTP_DFF_P inst s2/dis_sel[7] that is redundant to s2/dis_lin[2]
Executing : tech-mapping phase 1 successfully.
 0.008592s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (181.9%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 0.996301s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (100.4%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.015082s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.6%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000257s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.004314s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    49 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     7 uses
GTP_DFF_P                     4 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     21 uses
GTP_LUT3                      9 uses
GTP_LUT4                     24 uses
GTP_LUT5                     37 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                    16 uses
GTP_MUX2LUT6                  7 uses

I/O ports: 35
GTP_INBUF                   8 uses
GTP_OUTBUF                 27 uses

Mapping Summary:
Total LUTs: 133 of 17536 (0.76%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 133
Total Registers: 76 of 26304 (0.29%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 35 of 240 (14.58%)


Number of unique control sets : 7
  CLK(nt_clk_in), CE(nt_rst_n)                     : 7
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 5
      CLK(nt_clk_out), C(~nt_rst_n)                : 1
      CLK(nt_clk_out), P(~nt_rst_n)                : 4
  CLK(nt_clk_in), C(~nt_rst_n)                     : 48
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N340)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N383)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N433)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N612)        : 4


Number of DFF:CE Signals : 5
  s1.N340(from GTP_LUT5M:Z)                        : 4
  s1.N383(from GTP_LUT5:Z)                         : 4
  s1.N433(from GTP_LUT4:Z)                         : 4
  s1.N612(from GTP_LUT5M:Z)                        : 4
  nt_rst_n(from GTP_INBUF:O)                       : 7

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 5
  nt_clk_in(from GTP_INBUF:O)                      : 71

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 69

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                71           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     221.288 MHz       1000.000          4.519        995.481
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     962.464 MHz       1000.000          1.039        998.961
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.481       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.961       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.654       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             71
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N421_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N421_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N421          
                                                                                   s1/N423_1/I4 (GTP_LUT5)
                                   td                    0.174       5.754 f       s1/N423_1/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       6.265         s1/N1008         
                                                                                   s1/N433_6/I4 (GTP_LUT5)
                                   td                    0.174       6.439 f       s1/N433_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.880         s1/_N364         
                                                                                   s1/N1016_4/I3 (GTP_LUT4)
                                   td                    0.174       7.054 f       s1/N1016_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.495         s1/N1016         
                                                                                   s1/N1156_4/I4 (GTP_LUT5)
                                   td                    0.174       7.669 f       s1/N1156_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.039         s1/N1156         
                                                                                   s1/N434_4/I4 (GTP_LUT5)
                                   td                    0.164       8.203 r       s1/N434_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.203         s1/N434          
                                                                           r       s1/red_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.203         Logic Levels: 6  
                                                                                   Logic: 1.517ns(34.190%), Route: 2.920ns(65.810%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.481                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[4]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N421_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N421_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N421          
                                                                                   s1/N433_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.862 r       s1/N433_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.303         s1/_N365         
                                                                                   s1/N612_11/I4 (GTP_LUT5)
                                   td                    0.174       6.477 f       s1/N612_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.918         s1/_N280         
                                                                                   s1/N612_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.200 r       s1/N612_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.711         s1/N612          
                                                                           r       s1/red_score[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.711         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.361%), Route: 2.550ns(64.639%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.728                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[5]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N421_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N421_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N421          
                                                                                   s1/N433_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.862 r       s1/N433_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.303         s1/_N365         
                                                                                   s1/N612_11/I4 (GTP_LUT5)
                                   td                    0.174       6.477 f       s1/N612_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.918         s1/_N280         
                                                                                   s1/N612_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.200 r       s1/N612_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.711         s1/N612          
                                                                           r       s1/red_score[5]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.711         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.361%), Route: 2.550ns(64.639%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.728                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1/CLK (GTP_DFF_E)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_1/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       s1/key_1/Q (GTP_DFF_E)
                                   net (fanout=1)        0.370       4.453         s1/key_1         
                                                                           f       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/CLK (GTP_DFF_E)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       s1/key_2/Q (GTP_DFF_E)
                                   net (fanout=1)        0.370       4.453         s1/key_2         
                                                                           f       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/CLK (GTP_DFF_E)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_3/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       s1/key_3/Q (GTP_DFF_E)
                                   net (fanout=1)        0.370       4.453         s1/key_3         
                                                                           f       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=13)       0.632       1.525         s2/dis_sel [6]   
                                                                           r       s2/dis_lin[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.525         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.961                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=13)       0.632       1.525         s2/dis_sel [6]   
                                                                           r       s2/dis_sel[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.525         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_sel[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.961                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.516         s2/dis_sel [0]   
                                                                           r       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.885 f       s2/dis_lin[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.255         s2/dis_lin [0]   
                                                                           f       s2/dis_lin[3]/D (GTP_DFF_P)

 Data arrival time                                                   1.255         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=9)        0.594       1.479         s2/dis_sel [7]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.479         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.797%), Route: 0.594ns(65.203%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.508         s2/dis_sel [0]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.508         Logic Levels: 0  
                                                                                   Logic: 0.317ns(33.723%), Route: 0.623ns(66.277%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[4] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[4]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[4]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N249            
                                                                                   dis_seg_obuf[4]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[4]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[4]       
 dis_seg[4]                                                                f       dis_seg[4] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N248            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N252            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[1] (port)
Endpoint    : s1/key_2/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[1]                                           0.000       0.000 r       key_column[1] (port)
                                   net (fanout=1)        0.000       0.000         key_column[1]    
                                                                                   key_column_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_column[1] 
                                                                                   s1/N2/I0 (GTP_LUT2)
                                   td                    0.203       2.284 r       s1/N2/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.284         s1/N2            
                                                                           r       s1/key_2/D (GTP_DFF_E)

 Data arrival time                                                   2.284         Logic Levels: 2  
                                                                                   Logic: 1.414ns(61.909%), Route: 0.870ns(38.091%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_yellow/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[0]                                           0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.000       0.000         key_column[0]    
                                                                                   key_column_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[0] 
                                                                                   s1/N4/I0 (GTP_LUT2)
                                   td                    0.189       2.341 r       s1/N4/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.341         s1/N4            
                                                                           r       s1/key_yellow/D (GTP_DFF_E)

 Data arrival time                                                   2.341         Logic Levels: 2  
                                                                                   Logic: 1.400ns(59.804%), Route: 0.941ns(40.196%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[2]                                           0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.000       0.000         key_column[2]    
                                                                                   key_column_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[2] 
                                                                                   s1/N5/I0 (GTP_LUT2)
                                   td                    0.189       2.341 r       s1/N5/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.341         s1/N5            
                                                                           r       s1/key_red/D (GTP_DFF_E)

 Data arrival time                                                   2.341         Logic Levels: 2  
                                                                                   Logic: 1.400ns(59.804%), Route: 0.941ns(40.196%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 7.000 sec
Action synthesize: CPU time elapsed is 4.766 sec
Current time: Tue May 30 13:29:07 2023
Action synthesize: Peak memory pool usage is 193,789,952 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue May 30 13:29:07 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top_basketball'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_in in design, driver pin O(instance clk_in_ibuf) -> load pin CLK(instance s0/clk_out).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.031250 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 76       | 26304         | 1                   
| LUT                   | 133      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 35       | 240           | 15                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_basketball' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf has been covered.
Action dev_map: Real time elapsed is 4.000 sec
Action dev_map: CPU time elapsed is 2.781 sec
Current time: Tue May 30 13:29:11 2023
Action dev_map: Peak memory pool usage is 171,061,248 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue May 30 13:29:11 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf
Executing : def_port {dis_seg[0]} -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[0]} -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[1]} -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[1]} -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[2]} -LOC B16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[2]} -LOC B16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[3]} -LOC A16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[3]} -LOC A16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[4]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[4]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[5]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[5]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[6]} -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[6]} -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port en_score -LOC U11 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port en_score -LOC U11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_n -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_n -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
Executing : apply_constraint -f C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_in_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.22 sec.
Run super clustering :
	Initial slack 990989.
	2 iterations finished.
	Final slack 992165.
Super clustering done.
Design Utilization : 1%.
Global placement takes 0.13 sec.
Wirelength after global placement is 1293.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dis_seg_obuf[0]/opit_1 on IOL_151_326.
Placed fixed group with base inst dis_seg_obuf[1]/opit_1 on IOL_151_325.
Placed fixed group with base inst dis_seg_obuf[2]/opit_1 on IOL_151_298.
Placed fixed group with base inst dis_seg_obuf[3]/opit_1 on IOL_151_297.
Placed fixed group with base inst dis_seg_obuf[4]/opit_1 on IOL_151_257.
Placed fixed group with base inst dis_seg_obuf[5]/opit_1 on IOL_151_258.
Placed fixed group with base inst dis_seg_obuf[6]/opit_1 on IOL_151_238.
Placed fixed group with base inst en_score_ibuf/opit_1 on IOL_151_102.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_7_298.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 1252.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990989.
	2 iterations finished.
	Final slack 992165.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 985.
Post global placement takes 0.13 sec.
Wirelength after legalization is 994.
Legalization takes 0.03 sec.
Worst slack before Replication Place is 995810.
Wirelength after replication placement is 994.
Legalized cost 995810.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 994.
Timing-driven detailed placement takes 0.20 sec.
Placement done.
Total placement takes 1.78 sec.
Finished placement. (CPU time elapsed 0h:00m:02s)

Routing started.
Building routing graph takes 0.70 sec.
Worst slack is 996154.
Processing design graph takes 0.11 sec.
Total memory for routing:
	46.922250 M.
Total nets for routing : 259.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 6 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 9 nets, it takes 0.08 sec.
Global routing takes 0.08 sec.
Total 271 subnets.
    forward max bucket size 48 , backward 19.
        Unrouted nets 140 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 24.
        Unrouted nets 103 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 35 , backward 38.
        Unrouted nets 75 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 35.
        Unrouted nets 66 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 64.
        Unrouted nets 53 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 31.
        Unrouted nets 31 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 31.
        Unrouted nets 20 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 21.
        Unrouted nets 12 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 35.
        Unrouted nets 12 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 23.
        Unrouted nets 12 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 7.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 7.
        Unrouted nets 3 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 6.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 5.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from s0/clk_out/opit_0_inv:Q to s2/dis_lin[0]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used srb routing arc is 1711.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.30 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 47       | 3274          | 1                   
|   FF                     | 74       | 19644         | 1                   
|   LUT                    | 117      | 13096         | 1                   
|   LUT-FF pairs           | 21       | 13096         | 1                   
| Use of CLMS              | 10       | 1110          | 1                   
|   FF                     | 2        | 6660          | 1                   
|   LUT                    | 19       | 4440          | 1                   
|   LUT-FF pairs           | 2        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 35       | 240           | 15                  
|   IOBD                   | 20       | 120           | 17                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 14       | 114           | 12                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 35       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:03s)
Design 'top_basketball' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 8.000 sec
Action pnr: CPU time elapsed is 6.578 sec
Current time: Tue May 30 13:29:18 2023
Action pnr: Peak memory pool usage is 374,726,656 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:03s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue May 30 13:29:19 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 13:29:23 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                59           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     213.311 MHz       1000.000          4.688        995.312
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     706.714 MHz       1000.000          1.415        998.585
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.312       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.585       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.344       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.374       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.433       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.198       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.874       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.317       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.344       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.653       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.652       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.359
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       3.939         ntclkbufg_0      
 CLMA_126_200/CLK                                                          r       s0/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_126_200/Q1                   tco                   0.261       4.200 r       s0/cnt[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.591       4.791         s0/cnt [13]      
 CLMS_126_205/Y0                   td                    0.282       5.073 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.572       5.645         s0/_N461         
 CLMA_130_216/Y0                   td                    0.164       5.809 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.585       6.394         s0/_N466         
 CLMA_130_200/Y0                   td                    0.282       6.676 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.589       7.265         s0/N34           
                                                         0.334       7.599 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.599         s0/_N100         
 CLMA_126_188/COUT                 td                    0.097       7.696 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.696         s0/_N102         
                                                         0.060       7.756 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.756         s0/_N104         
 CLMA_126_192/COUT                 td                    0.097       7.853 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.853         s0/_N106         
                                                         0.060       7.913 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.913         s0/_N108         
 CLMA_126_196/COUT                 td                    0.097       8.010 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.010         s0/_N110         
                                                         0.060       8.070 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.070         s0/_N112         
 CLMA_126_200/COUT                 td                    0.097       8.167 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.167         s0/_N114         
                                                         0.060       8.227 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.227         s0/_N116         
 CLMA_126_204/COUT                 td                    0.097       8.324 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.324         s0/_N118         
                                                         0.059       8.383 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.383         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.383         Logic Levels: 8  
                                                                                   Logic: 2.107ns(47.412%), Route: 2.337ns(52.588%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.533    1003.359         ntclkbufg_0      
 CLMA_126_208/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.916                          
 clock uncertainty                                      -0.050    1003.866                          

 Setup time                                             -0.171    1003.695                          

 Data required time                                               1003.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.695                          
 Data arrival time                                                  -8.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.312                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.359
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       3.939         ntclkbufg_0      
 CLMA_126_200/CLK                                                          r       s0/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_126_200/Q1                   tco                   0.261       4.200 r       s0/cnt[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.591       4.791         s0/cnt [13]      
 CLMS_126_205/Y0                   td                    0.282       5.073 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.572       5.645         s0/_N461         
 CLMA_130_216/Y0                   td                    0.164       5.809 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.585       6.394         s0/_N466         
 CLMA_130_200/Y0                   td                    0.282       6.676 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.589       7.265         s0/N34           
                                                         0.334       7.599 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.599         s0/_N100         
 CLMA_126_188/COUT                 td                    0.097       7.696 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.696         s0/_N102         
                                                         0.060       7.756 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.756         s0/_N104         
 CLMA_126_192/COUT                 td                    0.097       7.853 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.853         s0/_N106         
                                                         0.060       7.913 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.913         s0/_N108         
 CLMA_126_196/COUT                 td                    0.097       8.010 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.010         s0/_N110         
                                                         0.060       8.070 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.070         s0/_N112         
 CLMA_126_200/COUT                 td                    0.097       8.167 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.167         s0/_N114         
                                                         0.060       8.227 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.227         s0/_N116         
 CLMA_126_204/COUT                 td                    0.095       8.322 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.322         s0/_N118         
 CLMA_126_208/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.322         Logic Levels: 8  
                                                                                   Logic: 2.046ns(46.680%), Route: 2.337ns(53.320%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.533    1003.359         ntclkbufg_0      
 CLMA_126_208/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.916                          
 clock uncertainty                                      -0.050    1003.866                          

 Setup time                                             -0.171    1003.695                          

 Data required time                                               1003.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.695                          
 Data arrival time                                                  -8.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.373                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.354
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       3.939         ntclkbufg_0      
 CLMA_126_200/CLK                                                          r       s0/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_126_200/Q1                   tco                   0.261       4.200 r       s0/cnt[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.591       4.791         s0/cnt [13]      
 CLMS_126_205/Y0                   td                    0.282       5.073 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.572       5.645         s0/_N461         
 CLMA_130_216/Y0                   td                    0.164       5.809 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.585       6.394         s0/_N466         
 CLMA_130_200/Y0                   td                    0.282       6.676 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.589       7.265         s0/N34           
                                                         0.334       7.599 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.599         s0/_N100         
 CLMA_126_188/COUT                 td                    0.097       7.696 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.696         s0/_N102         
                                                         0.060       7.756 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.756         s0/_N104         
 CLMA_126_192/COUT                 td                    0.097       7.853 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.853         s0/_N106         
                                                         0.060       7.913 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.913         s0/_N108         
 CLMA_126_196/COUT                 td                    0.097       8.010 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.010         s0/_N110         
                                                         0.060       8.070 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.070         s0/_N112         
 CLMA_126_200/COUT                 td                    0.097       8.167 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.167         s0/_N114         
                                                         0.059       8.226 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.226         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.226         Logic Levels: 7  
                                                                                   Logic: 1.950ns(45.486%), Route: 2.337ns(54.514%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.528    1003.354         ntclkbufg_0      
 CLMA_126_204/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.911                          
 clock uncertainty                                      -0.050    1003.861                          

 Setup time                                             -0.171    1003.690                          

 Data required time                                               1003.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.690                          
 Data arrival time                                                  -8.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.464                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[7]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.989
  Launch Clock Delay      :  3.399
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.573       3.399         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_229/Q2                   tco                   0.224       3.623 r       s1/red_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.141       3.764         nt_score[7]      
 CLMA_146_228/M0                                                           r       s2/dis_num[7]/opit_0_inv/D

 Data arrival time                                                   3.764         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.851       3.989         ntclkbufg_0      
 CLMA_146_228/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.432                          
 clock uncertainty                                       0.000       3.432                          

 Hold time                                              -0.012       3.420                          

 Data required time                                                  3.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.420                          
 Data arrival time                                                  -3.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[0]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.979
  Launch Clock Delay      :  3.386
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.560       3.386         ntclkbufg_0      
 CLMA_142_220/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_220/Q0                   tco                   0.223       3.609 f       s1/red_score[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.220       3.829         nt_score[0]      
 CLMA_146_220/AD                                                           f       s2/dis_num[0]/opit_0_inv/D

 Data arrival time                                                   3.829         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.841       3.979         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[0]/opit_0_inv/CLK
 clock pessimism                                        -0.538       3.441                          
 clock uncertainty                                       0.000       3.441                          

 Hold time                                               0.033       3.474                          

 Data required time                                                  3.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.474                          
 Data arrival time                                                  -3.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[15]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  3.359
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.533       3.359         ntclkbufg_0      
 CLMA_146_197/CLK                                                          r       s1/yellow_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_197/Q0                   tco                   0.223       3.582 f       s1/yellow_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.220       3.802         nt_score[15]     
 CLMA_146_213/AD                                                           f       s2/dis_num[15]/opit_0_inv/D

 Data arrival time                                                   3.802         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       3.969         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[15]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.412                          
 clock uncertainty                                       0.000       3.412                          

 Hold time                                               0.033       3.445                          

 Data required time                                                  3.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.445                          
 Data arrival time                                                  -3.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.868
  Clock Pessimism Removal :  0.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.868       0.868         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Q0                   tco                   0.261       1.129 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.801       1.930         s2/dis_lin [0]   
 CLMA_146_209/M3                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.930         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.576%), Route: 0.801ns(75.424%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_196/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.064    1000.632                          
 clock uncertainty                                      -0.050    1000.582                          

 Setup time                                             -0.067    1000.515                          

 Data required time                                               1000.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.515                          
 Data arrival time                                                  -1.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.585                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.675
  Launch Clock Delay      :  0.713
  Clock Pessimism Removal :  0.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.713       0.713         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_209/Q0                   tco                   0.261       0.974 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.501       1.475         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.475         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.252%), Route: 0.501ns(65.748%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_196/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.675    1000.675         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.064    1000.739                          
 clock uncertainty                                      -0.050    1000.689                          

 Setup time                                             -0.067    1000.622                          

 Data required time                                               1000.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.622                          
 Data arrival time                                                  -1.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.147                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.713
  Clock Pessimism Removal :  0.145

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.713       0.713         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_209/Q0                   tco                   0.261       0.974 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.183       1.157         s2/dis_sel [6]   
 CLMA_146_209/M1                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.157         Logic Levels: 0  
                                                                                   Logic: 0.261ns(58.784%), Route: 0.183ns(41.216%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_196/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.145    1000.713                          
 clock uncertainty                                      -0.050    1000.663                          

 Setup time                                             -0.067    1000.596                          

 Data required time                                               1000.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.596                          
 Data arrival time                                                  -1.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.439                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.868
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  -0.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_209/Q0                   tco                   0.223       0.791 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.371       1.162         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.162         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.542%), Route: 0.371ns(62.458%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.868       0.868         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.064       0.804                          
 clock uncertainty                                       0.000       0.804                          

 Hold time                                              -0.016       0.788                          

 Data required time                                                  0.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.788                          
 Data arrival time                                                  -1.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.713
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  -0.145

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_209/Q1                   tco                   0.224       0.792 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.141       0.933         s2/dis_sel [7]   
 CLMA_146_209/M0                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.933         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.713       0.713         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.145       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                              -0.012       0.556                          

 Data required time                                                  0.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.556                          
 Data arrival time                                                  -0.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.713
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  -0.145

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_209/Q3                   tco                   0.224       0.792 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.142       0.934         s2/dis_sel [0]   
 CLMA_146_209/M2                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.934         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.202%), Route: 0.142ns(38.798%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.713       0.713         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.145       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                              -0.012       0.556                          

 Data required time                                                  0.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.556                          
 Data arrival time                                                  -0.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       3.969         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_146_213/Q2                   tco                   0.261       4.230 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.876       5.106         s2/dis_num [9]   
 CLMA_146_217/Y6AB                 td                    0.377       5.483 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.780       6.263         s2/dis_tmp [1]   
 CLMA_146_241/Y0                   td                    0.371       6.634 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        1.227       7.861         _N252            
 IOL_151_325/DO                    td                    0.122       7.983 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.983         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.788      10.771 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069      10.840         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                  10.840         Logic Levels: 4  
                                                                                   Logic: 3.919ns(57.037%), Route: 2.952ns(42.963%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       3.969         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_146_213/Q2                   tco                   0.261       4.230 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.876       5.106         s2/dis_num [9]   
 CLMA_146_217/Y6AB                 td                    0.377       5.483 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.921       6.404         s2/dis_tmp [1]   
 CLMA_146_241/Y1                   td                    0.230       6.634 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.190       7.824         _N248            
 IOL_151_326/DO                    td                    0.122       7.946 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.946         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.788      10.734 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074      10.808         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                  10.808         Logic Levels: 4  
                                                                                   Logic: 3.778ns(55.242%), Route: 3.061ns(44.758%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       3.969         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_146_213/Q2                   tco                   0.261       4.230 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.876       5.106         s2/dis_num [9]   
 CLMA_146_217/Y6AB                 td                    0.377       5.483 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.921       6.404         s2/dis_tmp [1]   
 CLMA_146_241/Y2                   td                    0.348       6.752 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.787       7.539         _N251            
 IOL_151_297/DO                    td                    0.122       7.661 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.661         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.788      10.449 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073      10.522         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                  10.522         Logic Levels: 4  
                                                                                   Logic: 3.896ns(59.454%), Route: 2.657ns(40.546%)
====================================================================================================

====================================================================================================

Startpoint  : key_row[0] (port)
Endpoint    : s1/key_3/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_row[0] (port)
                                   net (fanout=1)        0.026       0.026         key_row[0]       
 IOBD_152_210/DIN                  td                    0.935       0.961 r       key_row_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.961         key_row_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.094       1.055 r       key_row_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.220       1.275         nt_key_row[0]    
 CLMA_146_212/D1                                                           r       s1/key_3/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.275         Logic Levels: 2  
                                                                                   Logic: 1.029ns(80.706%), Route: 0.246ns(19.294%)
====================================================================================================

====================================================================================================

Startpoint  : key_row[0] (port)
Endpoint    : s1/key_2/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_row[0] (port)
                                   net (fanout=1)        0.026       0.026         key_row[0]       
 IOBD_152_210/DIN                  td                    0.935       0.961 r       key_row_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.961         key_row_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.094       1.055 r       key_row_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.309       1.364         nt_key_row[0]    
 CLMA_146_208/A1                                                           r       s1/key_2/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.364         Logic Levels: 2  
                                                                                   Logic: 1.029ns(75.440%), Route: 0.335ns(24.560%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[1] (port)
Endpoint    : s1/key_2/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G18                                                     0.000       0.000 r       key_column[1] (port)
                                   net (fanout=1)        0.065       0.065         key_column[1]    
 IOBD_152_214/DIN                  td                    0.935       1.000 r       key_column_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.000         key_column_ibuf[1]/ntD
 IOL_151_214/RX_DATA_DD            td                    0.094       1.094 r       key_column_ibuf[1]/opit_1/OUT
                                   net (fanout=1)        0.305       1.399         nt_key_column[1] 
 CLMA_146_208/A4                                                           r       s1/key_2/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.399         Logic Levels: 2  
                                                                                   Logic: 1.029ns(73.553%), Route: 0.370ns(26.447%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.783
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.453       3.184         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_126_196/Q3                   tco                   0.209       3.393 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.364       3.757         s0/cnt [11]      
 CLMS_126_205/Y0                   td                    0.308       4.065 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.469       4.534         s0/_N461         
 CLMA_130_216/Y0                   td                    0.131       4.665 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.480       5.145         s0/_N466         
 CLMA_130_200/Y0                   td                    0.226       5.371 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.485       5.856         s0/N34           
                                                         0.267       6.123 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.123         s0/_N100         
 CLMA_126_188/COUT                 td                    0.083       6.206 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.206         s0/_N102         
                                                         0.055       6.261 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.261         s0/_N104         
 CLMA_126_192/COUT                 td                    0.083       6.344 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.344         s0/_N106         
                                                         0.055       6.399 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.399         s0/_N108         
 CLMA_126_196/COUT                 td                    0.083       6.482 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.482         s0/_N110         
                                                         0.055       6.537 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.537         s0/_N112         
 CLMA_126_200/COUT                 td                    0.083       6.620 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.620         s0/_N114         
                                                         0.055       6.675 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.675         s0/_N116         
 CLMA_126_204/COUT                 td                    0.083       6.758 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.758         s0/_N118         
                                                         0.055       6.813 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.813         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.813         Logic Levels: 8  
                                                                                   Logic: 1.831ns(50.455%), Route: 1.798ns(49.545%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.270    1002.783         ntclkbufg_0      
 CLMA_126_208/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.171                          
 clock uncertainty                                      -0.050    1003.121                          

 Setup time                                             -0.110    1003.011                          

 Data required time                                               1003.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.011                          
 Data arrival time                                                  -6.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.198                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.783
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.453       3.184         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_126_196/Q3                   tco                   0.209       3.393 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.364       3.757         s0/cnt [11]      
 CLMS_126_205/Y0                   td                    0.308       4.065 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.469       4.534         s0/_N461         
 CLMA_130_216/Y0                   td                    0.131       4.665 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.480       5.145         s0/_N466         
 CLMA_130_200/Y0                   td                    0.226       5.371 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.485       5.856         s0/N34           
                                                         0.267       6.123 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.123         s0/_N100         
 CLMA_126_188/COUT                 td                    0.083       6.206 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.206         s0/_N102         
                                                         0.055       6.261 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.261         s0/_N104         
 CLMA_126_192/COUT                 td                    0.083       6.344 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.344         s0/_N106         
                                                         0.055       6.399 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.399         s0/_N108         
 CLMA_126_196/COUT                 td                    0.083       6.482 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.482         s0/_N110         
                                                         0.055       6.537 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.537         s0/_N112         
 CLMA_126_200/COUT                 td                    0.083       6.620 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.620         s0/_N114         
                                                         0.055       6.675 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.675         s0/_N116         
 CLMA_126_204/COUT                 td                    0.082       6.757 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.757         s0/_N118         
 CLMA_126_208/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.757         Logic Levels: 8  
                                                                                   Logic: 1.775ns(49.678%), Route: 1.798ns(50.322%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.270    1002.783         ntclkbufg_0      
 CLMA_126_208/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.171                          
 clock uncertainty                                      -0.050    1003.121                          

 Setup time                                             -0.110    1003.011                          

 Data required time                                               1003.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.011                          
 Data arrival time                                                  -6.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.254                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.779
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.453       3.184         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_126_196/Q3                   tco                   0.209       3.393 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.364       3.757         s0/cnt [11]      
 CLMS_126_205/Y0                   td                    0.308       4.065 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.469       4.534         s0/_N461         
 CLMA_130_216/Y0                   td                    0.131       4.665 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.480       5.145         s0/_N466         
 CLMA_130_200/Y0                   td                    0.226       5.371 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.485       5.856         s0/N34           
                                                         0.267       6.123 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.123         s0/_N100         
 CLMA_126_188/COUT                 td                    0.083       6.206 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.206         s0/_N102         
                                                         0.055       6.261 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.261         s0/_N104         
 CLMA_126_192/COUT                 td                    0.083       6.344 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.344         s0/_N106         
                                                         0.055       6.399 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.399         s0/_N108         
 CLMA_126_196/COUT                 td                    0.083       6.482 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.482         s0/_N110         
                                                         0.055       6.537 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.537         s0/_N112         
 CLMA_126_200/COUT                 td                    0.083       6.620 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.620         s0/_N114         
                                                         0.055       6.675 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.675         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.675         Logic Levels: 7  
                                                                                   Logic: 1.693ns(48.496%), Route: 1.798ns(51.504%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.266    1002.779         ntclkbufg_0      
 CLMA_126_204/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.167                          
 clock uncertainty                                      -0.050    1003.117                          

 Setup time                                             -0.110    1003.007                          

 Data required time                                               1003.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.007                          
 Data arrival time                                                  -6.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.332                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[7]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.238
  Launch Clock Delay      :  2.823
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.310       2.823         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_229/Q2                   tco                   0.198       3.021 r       s1/red_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.143       3.164         nt_score[7]      
 CLMA_146_228/M0                                                           r       s2/dis_num[7]/opit_0_inv/D

 Data arrival time                                                   3.164         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.507       3.238         ntclkbufg_0      
 CLMA_146_228/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.850                          
 clock uncertainty                                       0.000       2.850                          

 Hold time                                              -0.003       2.847                          

 Data required time                                                  2.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.847                          
 Data arrival time                                                  -3.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[14]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.787
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.274       2.787         ntclkbufg_0      
 CLMA_146_197/CLK                                                          r       s1/yellow_score[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_197/Q1                   tco                   0.198       2.985 r       s1/yellow_score[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.162       3.147         nt_score[14]     
 CLMA_146_200/M0                                                           r       s2/dis_num[14]/opit_0_inv/D

 Data arrival time                                                   3.147         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.000%), Route: 0.162ns(45.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.475       3.206         ntclkbufg_0      
 CLMA_146_200/CLK                                                          r       s2/dis_num[14]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.818                          
 clock uncertainty                                       0.000       2.818                          

 Hold time                                              -0.003       2.815                          

 Data required time                                                  2.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.815                          
 Data arrival time                                                  -3.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.224
  Launch Clock Delay      :  2.814
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.301       2.814         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s1/t6/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.198       3.012 r       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.156       3.168         s1/t6            
 CLMA_146_217/M3                                                           r       s1/t5/opit_0_inv/D

 Data arrival time                                                   3.168         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.932%), Route: 0.156ns(44.068%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.493       3.224         ntclkbufg_0      
 CLMA_146_217/CLK                                                          r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.836                          
 clock uncertainty                                       0.000       2.836                          

 Hold time                                              -0.003       2.833                          

 Data required time                                                  2.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.833                          
 Data arrival time                                                  -3.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.464
  Launch Clock Delay      :  0.677
  Clock Pessimism Removal :  0.031

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.677       0.677         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Q0                   tco                   0.206       0.883 f       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.653       1.536         s2/dis_lin [0]   
 CLMA_146_209/M3                                                           f       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.536         Logic Levels: 0  
                                                                                   Logic: 0.206ns(23.981%), Route: 0.653ns(76.019%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_196/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.464    1000.464         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.031    1000.495                          
 clock uncertainty                                      -0.050    1000.445                          

 Setup time                                             -0.035    1000.410                          

 Data required time                                               1000.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.410                          
 Data arrival time                                                  -1.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.874                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.560
  Launch Clock Delay      :  0.541
  Clock Pessimism Removal :  0.031

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_209/Q0                   tco                   0.209       0.750 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.416       1.166         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.166         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.440%), Route: 0.416ns(66.560%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_196/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.560    1000.560         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.031    1000.591                          
 clock uncertainty                                      -0.050    1000.541                          

 Setup time                                             -0.027    1000.514                          

 Data required time                                               1000.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.514                          
 Data arrival time                                                  -1.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.348                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.464
  Launch Clock Delay      :  0.541
  Clock Pessimism Removal :  0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_209/Q0                   tco                   0.209       0.750 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.181       0.931         s2/dis_sel [6]   
 CLMA_146_209/M1                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   0.931         Logic Levels: 0  
                                                                                   Logic: 0.209ns(53.590%), Route: 0.181ns(46.410%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_196/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.464    1000.464         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.077    1000.541                          
 clock uncertainty                                      -0.050    1000.491                          

 Setup time                                             -0.027    1000.464                          

 Data required time                                               1000.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.464                          
 Data arrival time                                                  -0.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.533                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.541
  Launch Clock Delay      :  0.464
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.464       0.464         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_209/Q1                   tco                   0.198       0.662 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.143       0.805         s2/dis_sel [7]   
 CLMA_146_209/M0                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.805         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.077       0.464                          
 clock uncertainty                                       0.000       0.464                          

 Hold time                                              -0.003       0.461                          

 Data required time                                                  0.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.461                          
 Data arrival time                                                  -0.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.541
  Launch Clock Delay      :  0.464
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.464       0.464         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_209/Q3                   tco                   0.198       0.662 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.144       0.806         s2/dis_sel [0]   
 CLMA_146_209/M2                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.806         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.895%), Route: 0.144ns(42.105%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.077       0.464                          
 clock uncertainty                                       0.000       0.464                          

 Hold time                                              -0.003       0.461                          

 Data required time                                                  0.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.461                          
 Data arrival time                                                  -0.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.541
  Launch Clock Delay      :  0.464
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.464       0.464         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_209/Q0                   tco                   0.198       0.662 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.146       0.808         s2/dis_sel [6]   
 CLMA_146_209/M1                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   0.808         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.558%), Route: 0.146ns(42.442%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                        -0.077       0.464                          
 clock uncertainty                                       0.000       0.464                          

 Hold time                                              -0.003       0.461                          

 Data required time                                                  0.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.461                          
 Data arrival time                                                  -0.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.489       3.220         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_146_213/Q2                   tco                   0.209       3.429 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.669       4.098         s2/dis_num [9]   
 CLMA_146_217/Y6AB                 td                    0.302       4.400 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.595       4.995         s2/dis_tmp [1]   
 CLMA_146_241/Y0                   td                    0.297       5.292 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        1.129       6.421         _N252            
 IOL_151_325/DO                    td                    0.081       6.502 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.502         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.049       8.551 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069       8.620         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                   8.620         Logic Levels: 4  
                                                                                   Logic: 2.938ns(54.407%), Route: 2.462ns(45.593%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.489       3.220         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_146_213/Q2                   tco                   0.209       3.429 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.669       4.098         s2/dis_num [9]   
 CLMA_146_217/Y6AB                 td                    0.302       4.400 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.701       5.101         s2/dis_tmp [1]   
 CLMA_146_241/Y1                   td                    0.185       5.286 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.095       6.381         _N248            
 IOL_151_326/DO                    td                    0.081       6.462 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.462         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.049       8.511 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074       8.585         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   8.585         Logic Levels: 4  
                                                                                   Logic: 2.826ns(52.675%), Route: 2.539ns(47.325%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.489       3.220         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_146_213/Q2                   tco                   0.209       3.429 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.669       4.098         s2/dis_num [9]   
 CLMA_146_217/Y6AB                 td                    0.302       4.400 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.701       5.101         s2/dis_tmp [1]   
 CLMA_146_241/Y2                   td                    0.279       5.380 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.724       6.104         _N251            
 IOL_151_297/DO                    td                    0.081       6.185 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.185         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.049       8.234 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073       8.307         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                   8.307         Logic Levels: 4  
                                                                                   Logic: 2.920ns(57.401%), Route: 2.167ns(42.599%)
====================================================================================================

====================================================================================================

Startpoint  : key_row[0] (port)
Endpoint    : s1/key_3/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_row[0] (port)
                                   net (fanout=1)        0.026       0.026         key_row[0]       
 IOBD_152_210/DIN                  td                    0.781       0.807 r       key_row_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.807         key_row_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.071       0.878 r       key_row_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.192       1.070         nt_key_row[0]    
 CLMA_146_212/D1                                                           r       s1/key_3/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.070         Logic Levels: 2  
                                                                                   Logic: 0.852ns(79.626%), Route: 0.218ns(20.374%)
====================================================================================================

====================================================================================================

Startpoint  : key_row[0] (port)
Endpoint    : s1/key_2/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_row[0] (port)
                                   net (fanout=1)        0.026       0.026         key_row[0]       
 IOBD_152_210/DIN                  td                    0.781       0.807 r       key_row_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.807         key_row_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.071       0.878 r       key_row_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.272       1.150         nt_key_row[0]    
 CLMA_146_208/A1                                                           r       s1/key_2/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.150         Logic Levels: 2  
                                                                                   Logic: 0.852ns(74.087%), Route: 0.298ns(25.913%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H14                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.033       0.033         key_column[2]    
 IOBD_152_226/DIN                  td                    0.781       0.814 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.814         key_column_ibuf[2]/ntD
 IOL_151_226/RX_DATA_DD            td                    0.071       0.885 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.284       1.169         nt_key_column[2] 
 CLMA_146_212/D4                                                           r       s1/key_3/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.169         Logic Levels: 2  
                                                                                   Logic: 0.852ns(72.883%), Route: 0.317ns(27.117%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 3.594 sec
Current time: Tue May 30 13:29:23 2023
Action report_timing: Peak memory pool usage is 279,678,976 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue May 30 13:29:24 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/top_basketball.sbit"
Generate programming file takes 2.265625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 7.000 sec
Action gen_bit_stream: CPU time elapsed is 5.234 sec
Current time: Tue May 30 13:29:30 2023
Action gen_bit_stream: Peak memory pool usage is 284,766,208 bytes
Process "Generate Bitstream" done.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 60)] Syntax error near else
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Tue May 30 15:40:57 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.014604s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.010831s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (144.3%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.002892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.161536s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (96.7%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003290s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.014179s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.2%)
Start FSM inference.
Executing : FSM inference successfully.
 0.001860s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N86 (bmsREDAND).
I: Constant propagation done on N82 (bmsREDAND).
I: Constant propagation done on N88 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully.
 0.014513s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (107.7%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.188 sec
Current time: Tue May 30 15:40:59 2023
Action compile: Peak memory pool usage is 72,908,800 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue May 30 15:40:59 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.013133s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (119.0%)
Start mod-gen.
I: Constant propagation done on s1/N59_bc0 (bmsREDAND).
I: Constant propagation done on s1/N201_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N171_ab1 (bmsREDAND).
I: Constant propagation done on s1/N111_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N111_bc1 (bmsREDAND).
I: Constant propagation done on s1/N157_sum0 (bmsREDXOR).
I: Constant propagation done on s1/N171_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N149_sum0 (bmsREDXOR).
I: Constant propagation done on s1/N149_ab0 (bmsREDAND).
I: Constant propagation done on s1/N201_bc1 (bmsREDAND).
Executing : mod-gen successfully.
 0.040364s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.1%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.150953s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (99.1%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[0] that is redundant to s2/dis_lin[3]
I: Removed GTP_DFF_P inst s2/dis_sel[6] that is redundant to s2/dis_lin[1]
I: Removed GTP_DFF_P inst s2/dis_sel[7] that is redundant to s2/dis_lin[2]
Executing : tech-mapping phase 1 successfully.
 0.008445s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (185.0%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 0.980320s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (98.8%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.014582s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (107.2%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000268s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.004039s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (386.8%)

Cell Usage:
GTP_DFF_C                    51 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     2 uses
GTP_DFF_P                     4 uses
GTP_DFF_RE                    3 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     19 uses
GTP_LUT3                     13 uses
GTP_LUT4                     24 uses
GTP_LUT5                     31 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                    15 uses
GTP_MUX2LUT6                  7 uses

I/O ports: 35
GTP_INBUF                   8 uses
GTP_OUTBUF                 27 uses

Mapping Summary:
Total LUTs: 128 of 17536 (0.73%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 128
Total Registers: 76 of 26304 (0.29%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 35 of 240 (14.58%)


Number of unique control sets : 8
  CLK(nt_clk_in), CE(s1.N406)                      : 2
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 5
      CLK(nt_clk_out), C(~nt_rst_n)                : 1
      CLK(nt_clk_out), P(~nt_rst_n)                : 4
  CLK(nt_clk_in), C(~nt_rst_n)                     : 50
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N360)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N403)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N463)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N642)        : 4
  CLK(nt_clk_in), R(s1.N406), CE(s1.N410)          : 3


Number of DFF:CE Signals : 6
  s1.N406(from GTP_LUT2:Z)                         : 2
  s1.N410(from GTP_LUT2:Z)                         : 3
  s1.N360(from GTP_LUT5M:Z)                        : 4
  s1.N403(from GTP_LUT4:Z)                         : 4
  s1.N463(from GTP_LUT4:Z)                         : 4
  s1.N642(from GTP_LUT5M:Z)                        : 4

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 5
  nt_clk_in(from GTP_INBUF:O)                      : 71

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 71

Number of DFF:RS Signals : 1
  s1.N406(from GTP_LUT2:Z)                         : 3

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                71           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     222.717 MHz       1000.000          4.490        995.510
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     988.142 MHz       1000.000          1.012        998.988
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.510       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.988       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.654       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             71
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_C)
Endpoint    : s1/red_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       4.685         s1/key_2_edge    
                                                                                   s1/N451_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.017 r       s1/N451_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.551         s1/N451          
                                                                                   s1/N453_1/I4 (GTP_LUT5)
                                   td                    0.174       5.725 f       s1/N453_1/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       6.236         s1/N1037         
                                                                                   s1/N463_6/I4 (GTP_LUT5)
                                   td                    0.174       6.410 f       s1/N463_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.851         s1/_N361         
                                                                                   s1/N1045_4/I3 (GTP_LUT4)
                                   td                    0.174       7.025 f       s1/N1045_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.466         s1/N1045         
                                                                                   s1/N1153_4/I4 (GTP_LUT5)
                                   td                    0.174       7.640 f       s1/N1153_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.010         s1/N1153         
                                                                                   s1/N464_4/I4 (GTP_LUT5)
                                   td                    0.164       8.174 r       s1/N464_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.174         s1/N464          
                                                                           r       s1/red_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.174         Logic Levels: 6  
                                                                                   Logic: 1.517ns(34.415%), Route: 2.891ns(65.585%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.510                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[3]/CLK (GTP_DFF_CE)
Endpoint    : s1/yellow_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/yellow_score[3]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       s1/yellow_score[3]/Q (GTP_DFF_CE)
                                   net (fanout=14)       0.639       4.730         nt_score[11]     
                                                                                   s1/N326_0/I2 (GTP_LUT3)
                                   td                    0.224       4.954 f       s1/N326_0/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       5.395         s1/_N297         
                                                                                   s1/N393_1/I0 (GTP_LUT5)
                                   td                    0.239       5.634 f       s1/N393_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534       6.168         s1/N1014         
                                                                                   s1/N403_6/I4 (GTP_LUT5)
                                   td                    0.174       6.342 f       s1/N403_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.783         s1/_N354         
                                                                                   s1/N1022_4/I3 (GTP_LUT4)
                                   td                    0.174       6.957 f       s1/N1022_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.398         s1/N1022         
                                                                                   s1/N1119_4/I4 (GTP_LUT5)
                                   td                    0.174       7.572 f       s1/N1119_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.942         s1/N1119         
                                                                                   s1/N404_4/I4 (GTP_LUT5)
                                   td                    0.164       8.106 r       s1/N404_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.106         s1/N404          
                                                                           r       s1/yellow_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.106         Logic Levels: 6  
                                                                                   Logic: 1.474ns(33.963%), Route: 2.866ns(66.037%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/yellow_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.578                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_C)
Endpoint    : s1/red_score[5]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       4.685         s1/key_2_edge    
                                                                                   s1/N451_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.017 r       s1/N451_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.551         s1/N451          
                                                                                   s1/N463_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.833 r       s1/N463_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.274         s1/_N362         
                                                                                   s1/N642_11/I4 (GTP_LUT5)
                                   td                    0.174       6.448 f       s1/N642_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.889         s1/_N276         
                                                                                   s1/N642_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.171 r       s1/N642_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.682         s1/N642          
                                                                           r       s1/red_score[5]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.682         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.623%), Route: 2.521ns(64.377%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.757                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/CLK (GTP_DFF_RE)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_3/CLK (GTP_DFF_RE)

                                   tco                   0.317       4.083 f       s1/key_3/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.453         s1/key_3         
                                                                           f       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1/CLK (GTP_DFF_RE)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_1/CLK (GTP_DFF_RE)

                                   tco                   0.317       4.083 f       s1/key_1/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.453         s1/key_1         
                                                                           f       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/CLK (GTP_DFF_RE)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2/CLK (GTP_DFF_RE)

                                   tco                   0.317       4.083 f       s1/key_2/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.453         s1/key_2         
                                                                           f       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=10)       0.605       1.498         s2/dis_sel [6]   
                                                                           r       s2/dis_lin[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.498         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.946%), Route: 0.605ns(65.054%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.988                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=10)       0.605       1.498         s2/dis_sel [6]   
                                                                           r       s2/dis_sel[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.498         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.946%), Route: 0.605ns(65.054%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_sel[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.988                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=9)        0.594       1.487         s2/dis_sel [7]   
                                                                           r       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.487         Logic Levels: 0  
                                                                                   Logic: 0.325ns(35.365%), Route: 0.594ns(64.635%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.999                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.885 f       s2/dis_lin[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.255         s2/dis_lin [0]   
                                                                           f       s2/dis_lin[3]/D (GTP_DFF_P)

 Data arrival time                                                   1.255         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=9)        0.594       1.479         s2/dis_sel [7]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.479         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.797%), Route: 0.594ns(65.203%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=9)        0.594       1.479         s2/dis_sel [0]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.479         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.797%), Route: 0.594ns(65.203%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[5] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[5]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[5]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N250            
                                                                                   dis_seg_obuf[5]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[5]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[5]       
 dis_seg[5]                                                                f       dis_seg[5] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N244            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N248            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[1] (port)
Endpoint    : s1/key_2/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[1]                                           0.000       0.000 r       key_column[1] (port)
                                   net (fanout=1)        0.000       0.000         key_column[1]    
                                                                                   key_column_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_column[1] 
                                                                           r       s1/key_2/D (GTP_DFF_RE)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[2]                                           0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.000       0.000         key_column[2]    
                                                                                   key_column_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[2] 
                                                                           r       s1/key_red/D (GTP_DFF_E)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[2]                                           0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.000       0.000         key_column[2]    
                                                                                   key_column_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[2] 
                                                                           r       s1/key_3/D (GTP_DFF_RE)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 6.000 sec
Action synthesize: CPU time elapsed is 4.781 sec
Current time: Tue May 30 15:41:04 2023
Action synthesize: Peak memory pool usage is 193,499,136 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue May 30 15:41:05 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top_basketball'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_in in design, driver pin O(instance clk_in_ibuf) -> load pin CLK(instance s0/clk_out).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.015625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 76       | 26304         | 1                   
| LUT                   | 128      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 35       | 240           | 15                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_basketball' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf has been covered.
Action dev_map: Real time elapsed is 4.000 sec
Action dev_map: CPU time elapsed is 2.844 sec
Current time: Tue May 30 15:41:08 2023
Action dev_map: Peak memory pool usage is 171,065,344 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue May 30 15:41:08 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf
Executing : def_port {dis_seg[0]} -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[0]} -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[1]} -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[1]} -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[2]} -LOC B16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[2]} -LOC B16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[3]} -LOC A16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[3]} -LOC A16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[4]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[4]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[5]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[5]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[6]} -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[6]} -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port en_score -LOC U11 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port en_score -LOC U11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_n -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_n -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
Executing : apply_constraint -f C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_in_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.22 sec.
Run super clustering :
	Initial slack 990989.
	5 iterations finished.
	Final slack 993366.
Super clustering done.
Design Utilization : 1%.
Global placement takes 0.27 sec.
Wirelength after global placement is 1285.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dis_seg_obuf[0]/opit_1 on IOL_151_326.
Placed fixed group with base inst dis_seg_obuf[1]/opit_1 on IOL_151_325.
Placed fixed group with base inst dis_seg_obuf[2]/opit_1 on IOL_151_298.
Placed fixed group with base inst dis_seg_obuf[3]/opit_1 on IOL_151_297.
Placed fixed group with base inst dis_seg_obuf[4]/opit_1 on IOL_151_257.
Placed fixed group with base inst dis_seg_obuf[5]/opit_1 on IOL_151_258.
Placed fixed group with base inst dis_seg_obuf[6]/opit_1 on IOL_151_238.
Placed fixed group with base inst en_score_ibuf/opit_1 on IOL_151_102.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_7_298.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 1211.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990989.
	5 iterations finished.
	Final slack 993366.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1171.
Post global placement takes 0.28 sec.
Wirelength after legalization is 1181.
Legalization takes 0.03 sec.
Worst slack before Replication Place is 995738.
Wirelength after replication placement is 1181.
Legalized cost 995738.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 1197.
Timing-driven detailed placement takes 0.20 sec.
Placement done.
Total placement takes 2.08 sec.
Finished placement. (CPU time elapsed 0h:00m:02s)

Routing started.
Building routing graph takes 0.73 sec.
Worst slack is 995977.
Processing design graph takes 0.11 sec.
Total memory for routing:
	46.918908 M.
Total nets for routing : 255.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 7 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 17 nets, it takes 0.02 sec.
Global routing takes 0.02 sec.
Total 278 subnets.
    forward max bucket size 55 , backward 20.
        Unrouted nets 132 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 18.
        Unrouted nets 114 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 29.
        Unrouted nets 106 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 26.
        Unrouted nets 68 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 33.
        Unrouted nets 46 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 34.
        Unrouted nets 35 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 37.
        Unrouted nets 16 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 22.
        Unrouted nets 9 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 21.
        Unrouted nets 8 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 4 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from s0/clk_out/opit_0_inv:Q to s2/dis_lin[1]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.13 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used srb routing arc is 1726.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.30 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 45       | 3274          | 1                   
|   FF                     | 68       | 19644         | 1                   
|   LUT                    | 108      | 13096         | 1                   
|   LUT-FF pairs           | 16       | 13096         | 1                   
| Use of CLMS              | 11       | 1110          | 1                   
|   FF                     | 8        | 6660          | 1                   
|   LUT                    | 22       | 4440          | 1                   
|   LUT-FF pairs           | 2        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 35       | 240           | 15                  
|   IOBD                   | 19       | 120           | 16                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 15       | 114           | 13                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 35       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:03s)
Design 'top_basketball' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 9.000 sec
Action pnr: CPU time elapsed is 6.938 sec
Current time: Tue May 30 15:41:16 2023
Action pnr: Peak memory pool usage is 373,035,008 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:03s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue May 30 15:41:17 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 15:41:21 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                59           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     207.771 MHz       1000.000          4.813        995.187
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     985.222 MHz       1000.000          1.015        998.985
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.187       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.985       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.344       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.209       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.238       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.129       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.212       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.318       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.255       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.654       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.660       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.418
  Launch Clock Delay      :  3.992
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.854       3.992         ntclkbufg_0      
 CLMA_130_241/CLK                                                          r       s0/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_241/Q0                   tco                   0.261       4.253 r       s0/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        1.138       5.391         s0/cnt [8]       
 CLMA_118_201/Y0                   td                    0.383       5.774 r       s0/N34_15/gateop_perm/Z
                                   net (fanout=2)        0.842       6.616         s0/_N460         
 CLMS_126_237/Y0                   td                    0.164       6.780 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.424       7.204         s0/N34           
                                                         0.334       7.538 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.538         s0/_N100         
 CLMA_130_233/COUT                 td                    0.097       7.635 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.635         s0/_N102         
                                                         0.060       7.695 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.695         s0/_N104         
 CLMA_130_237/COUT                 td                    0.097       7.792 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.792         s0/_N106         
                                                         0.060       7.852 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.852         s0/_N108         
 CLMA_130_241/COUT                 td                    0.097       7.949 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.949         s0/_N110         
                                                         0.060       8.009 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.009         s0/_N112         
 CLMA_130_245/COUT                 td                    0.097       8.106 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.106         s0/_N114         
                                                         0.060       8.166 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.166         s0/_N116         
 CLMA_130_249/COUT                 td                    0.097       8.263 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.263         s0/_N118         
                                                         0.059       8.322 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.322         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.322         Logic Levels: 7  
                                                                                   Logic: 1.926ns(44.480%), Route: 2.404ns(55.520%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.592    1003.418         ntclkbufg_0      
 CLMA_130_253/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.312    1003.730                          
 clock uncertainty                                      -0.050    1003.680                          

 Setup time                                             -0.171    1003.509                          

 Data required time                                               1003.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.509                          
 Data arrival time                                                  -8.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.187                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.418
  Launch Clock Delay      :  3.992
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.854       3.992         ntclkbufg_0      
 CLMA_130_241/CLK                                                          r       s0/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_241/Q0                   tco                   0.261       4.253 r       s0/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        1.138       5.391         s0/cnt [8]       
 CLMA_118_201/Y0                   td                    0.383       5.774 r       s0/N34_15/gateop_perm/Z
                                   net (fanout=2)        0.842       6.616         s0/_N460         
 CLMS_126_237/Y0                   td                    0.164       6.780 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.424       7.204         s0/N34           
                                                         0.334       7.538 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.538         s0/_N100         
 CLMA_130_233/COUT                 td                    0.097       7.635 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.635         s0/_N102         
                                                         0.060       7.695 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.695         s0/_N104         
 CLMA_130_237/COUT                 td                    0.097       7.792 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.792         s0/_N106         
                                                         0.060       7.852 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.852         s0/_N108         
 CLMA_130_241/COUT                 td                    0.097       7.949 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.949         s0/_N110         
                                                         0.060       8.009 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.009         s0/_N112         
 CLMA_130_245/COUT                 td                    0.097       8.106 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.106         s0/_N114         
                                                         0.060       8.166 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.166         s0/_N116         
 CLMA_130_249/COUT                 td                    0.095       8.261 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.261         s0/_N118         
 CLMA_130_253/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.261         Logic Levels: 7  
                                                                                   Logic: 1.865ns(43.687%), Route: 2.404ns(56.313%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.592    1003.418         ntclkbufg_0      
 CLMA_130_253/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.312    1003.730                          
 clock uncertainty                                      -0.050    1003.680                          

 Setup time                                             -0.171    1003.509                          

 Data required time                                               1003.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.509                          
 Data arrival time                                                  -8.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.248                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.423
  Launch Clock Delay      :  3.992
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.854       3.992         ntclkbufg_0      
 CLMA_130_241/CLK                                                          r       s0/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_241/Q0                   tco                   0.261       4.253 r       s0/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        1.138       5.391         s0/cnt [8]       
 CLMA_118_201/Y0                   td                    0.383       5.774 r       s0/N34_15/gateop_perm/Z
                                   net (fanout=2)        0.842       6.616         s0/_N460         
 CLMS_126_237/Y0                   td                    0.164       6.780 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.424       7.204         s0/N34           
                                                         0.334       7.538 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.538         s0/_N100         
 CLMA_130_233/COUT                 td                    0.097       7.635 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.635         s0/_N102         
                                                         0.060       7.695 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.695         s0/_N104         
 CLMA_130_237/COUT                 td                    0.097       7.792 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.792         s0/_N106         
                                                         0.060       7.852 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.852         s0/_N108         
 CLMA_130_241/COUT                 td                    0.097       7.949 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.949         s0/_N110         
                                                         0.060       8.009 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.009         s0/_N112         
 CLMA_130_245/COUT                 td                    0.097       8.106 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.106         s0/_N114         
                                                         0.059       8.165 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.165         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.165         Logic Levels: 6  
                                                                                   Logic: 1.769ns(42.392%), Route: 2.404ns(57.608%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.597    1003.423         ntclkbufg_0      
 CLMA_130_249/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.312    1003.735                          
 clock uncertainty                                      -0.050    1003.685                          

 Setup time                                             -0.171    1003.514                          

 Data required time                                               1003.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.514                          
 Data arrival time                                                  -8.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.349                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[6]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.974
  Launch Clock Delay      :  3.384
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.558       3.384         ntclkbufg_0      
 CLMA_146_217/CLK                                                          r       s1/red_score[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_217/Q2                   tco                   0.224       3.608 r       s1/red_score[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.141       3.749         nt_score[6]      
 CLMA_146_216/M0                                                           r       s2/dis_num[6]/opit_0_inv/D

 Data arrival time                                                   3.749         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.836       3.974         ntclkbufg_0      
 CLMA_146_216/CLK                                                          r       s2/dis_num[6]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.417                          
 clock uncertainty                                       0.000       3.417                          

 Hold time                                              -0.012       3.405                          

 Data required time                                                  3.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.405                          
 Data arrival time                                                  -3.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[7]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.979
  Launch Clock Delay      :  3.394
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.568       3.394         ntclkbufg_0      
 CLMA_146_225/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_225/Q0                   tco                   0.223       3.617 f       s1/red_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.245       3.862         nt_score[7]      
 CLMA_146_220/CD                                                           f       s2/dis_num[7]/opit_0_inv/D

 Data arrival time                                                   3.862         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.841       3.979         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.422                          
 clock uncertainty                                       0.000       3.422                          

 Hold time                                               0.033       3.455                          

 Data required time                                                  3.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.455                          
 Data arrival time                                                  -3.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/opit_0/CLK
Endpoint    : s1/t4/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.941
  Launch Clock Delay      :  3.356
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.530       3.356         ntclkbufg_0      
 CLMS_142_197/CLK                                                          r       s1/key_2/opit_0/CLK

 CLMS_142_197/Q2                   tco                   0.223       3.579 f       s1/key_2/opit_0/Q
                                   net (fanout=1)        0.235       3.814         s1/key_2         
 CLMA_142_192/M0                                                           f       s1/t4/opit_0_inv/D

 Data arrival time                                                   3.814         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.803       3.941         ntclkbufg_0      
 CLMA_142_192/CLK                                                          r       s1/t4/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.384                          
 clock uncertainty                                       0.000       3.384                          

 Hold time                                              -0.016       3.368                          

 Data required time                                                  3.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.368                          
 Data arrival time                                                  -3.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.418
  Launch Clock Delay      :  0.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.683       0.683         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_142_221/Q0                   tco                   0.261       0.944 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=10)       0.372       1.316         s2/dis_sel [6]   
 CLMA_146_221/M2                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.316         Logic Levels: 0  
                                                                                   Logic: 0.261ns(41.232%), Route: 0.372ns(58.768%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_224/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418    1000.418         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.418                          
 clock uncertainty                                      -0.050    1000.368                          

 Setup time                                             -0.067    1000.301                          

 Data required time                                               1000.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.301                          
 Data arrival time                                                  -1.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.985                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.418
  Launch Clock Delay      :  0.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.683       0.683         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMS_142_221/Q1                   tco                   0.261       0.944 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.340       1.284         s2/dis_lin [0]   
 CLMA_146_221/M3                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.284         Logic Levels: 0  
                                                                                   Logic: 0.261ns(43.428%), Route: 0.340ns(56.572%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_224/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418    1000.418         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.418                          
 clock uncertainty                                      -0.050    1000.368                          

 Setup time                                             -0.067    1000.301                          

 Data required time                                               1000.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.301                          
 Data arrival time                                                  -1.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.017                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.418
  Launch Clock Delay      :  0.557
  Clock Pessimism Removal :  0.139

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.557       0.557         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.261       0.818 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=9)        0.511       1.329         s2/dis_sel [0]   
 CLMA_146_221/M1                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.329         Logic Levels: 0  
                                                                                   Logic: 0.261ns(33.808%), Route: 0.511ns(66.192%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_224/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418    1000.418         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.139    1000.557                          
 clock uncertainty                                      -0.050    1000.507                          

 Setup time                                             -0.067    1000.440                          

 Data required time                                               1000.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.440                          
 Data arrival time                                                  -1.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.111                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.683
  Launch Clock Delay      :  0.418
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418       0.418         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_221/Q2                   tco                   0.223       0.641 f       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.235       0.876         s2/dis_sel [7]   
 CLMS_142_221/M0                                                           f       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.876         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.683       0.683         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.683                          
 clock uncertainty                                       0.000       0.683                          

 Hold time                                              -0.016       0.667                          

 Data required time                                                  0.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.667                          
 Data arrival time                                                  -0.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.683
  Launch Clock Delay      :  0.513
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.513       0.513         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_142_221/Q0                   tco                   0.224       0.737 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=10)       0.143       0.880         s2/dis_sel [6]   
 CLMS_142_221/M2                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.880         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.035%), Route: 0.143ns(38.965%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.683       0.683         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.170       0.513                          
 clock uncertainty                                       0.000       0.513                          

 Hold time                                              -0.012       0.501                          

 Data required time                                                  0.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.501                          
 Data arrival time                                                  -0.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.557
  Launch Clock Delay      :  0.513
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.513       0.513         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMS_142_221/Q1                   tco                   0.223       0.736 f       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.236       0.972         s2/dis_lin [0]   
 CLMA_146_221/M3                                                           f       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.972         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.557       0.557         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.557                          
 clock uncertainty                                       0.000       0.557                          

 Hold time                                              -0.016       0.541                          

 Data required time                                                  0.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.541                          
 Data arrival time                                                  -0.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.431                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.841       3.979         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.261       4.240 r       s2/dis_num[2]/opit_0_inv/Q
                                   net (fanout=1)        0.901       5.141         s2/dis_num [2]   
 CLMA_146_201/Y6AB                 td                    0.216       5.357 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.787       6.144         s2/dis_tmp [2]   
 CLMA_146_237/Y3                   td                    0.179       6.323 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.265       7.588         _N244            
 IOL_151_326/DO                    td                    0.122       7.710 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.710         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.788      10.498 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074      10.572         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                  10.572         Logic Levels: 4  
                                                                                   Logic: 3.566ns(54.088%), Route: 3.027ns(45.912%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.841       3.979         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.261       4.240 r       s2/dis_num[2]/opit_0_inv/Q
                                   net (fanout=1)        0.901       5.141         s2/dis_num [2]   
 CLMA_146_201/Y6AB                 td                    0.216       5.357 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.774       6.131         s2/dis_tmp [2]   
 CLMA_146_237/Y1                   td                    0.230       6.361 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        1.045       7.406         _N248            
 IOL_151_325/DO                    td                    0.122       7.528 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.528         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.788      10.316 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069      10.385         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                  10.385         Logic Levels: 4  
                                                                                   Logic: 3.617ns(56.463%), Route: 2.789ns(43.537%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.841       3.979         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.261       4.240 r       s2/dis_num[2]/opit_0_inv/Q
                                   net (fanout=1)        0.901       5.141         s2/dis_num [2]   
 CLMA_146_201/Y6AB                 td                    0.216       5.357 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.927       6.284         s2/dis_tmp [2]   
 CLMA_146_237/Y0                   td                    0.174       6.458 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.919       7.377         _N247            
 IOL_151_297/DO                    td                    0.122       7.499 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.499         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.788      10.287 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073      10.360         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                  10.360         Logic Levels: 4  
                                                                                   Logic: 3.561ns(55.806%), Route: 2.820ns(44.194%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.065       0.065         key_column[2]    
 IOBS_152_197/DIN                  td                    0.935       1.000 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       1.000         key_column_ibuf[2]/ntD
 IOL_151_197/RX_DATA_DD            td                    0.094       1.094 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.272       1.366         nt_key_column[2] 
 CLMS_142_197/M2                                                           r       s1/key_3/opit_0/D

 Data arrival time                                                   1.366         Logic Levels: 2  
                                                                                   Logic: 1.029ns(75.329%), Route: 0.337ns(24.671%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_yellow/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K14                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.038       0.038         key_column[0]    
 IOBD_152_202/DIN                  td                    0.935       0.973 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.973         key_column_ibuf[0]/ntD
 IOL_151_202/RX_DATA_DD            td                    0.094       1.067 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.384       1.451         nt_key_column[0] 
 CLMA_142_204/M2                                                           r       s1/key_yellow/opit_0/D

 Data arrival time                                                   1.451         Logic Levels: 2  
                                                                                   Logic: 1.029ns(70.917%), Route: 0.422ns(29.083%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.065       0.065         key_column[2]    
 IOBS_152_197/DIN                  td                    0.935       1.000 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       1.000         key_column_ibuf[2]/ntD
 IOL_151_197/RX_DATA_DD            td                    0.094       1.094 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.401       1.495         nt_key_column[2] 
 CLMA_142_204/M0                                                           r       s1/key_red/opit_0/D

 Data arrival time                                                   1.495         Logic Levels: 2  
                                                                                   Logic: 1.029ns(68.829%), Route: 0.466ns(31.171%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.845
  Launch Clock Delay      :  3.238
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.507       3.238         ntclkbufg_0      
 CLMA_130_241/CLK                                                          r       s0/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_241/Q0                   tco                   0.209       3.447 r       s0/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.926       4.373         s0/cnt [8]       
 CLMA_118_201/Y0                   td                    0.308       4.681 r       s0/N34_15/gateop_perm/Z
                                   net (fanout=2)        0.642       5.323         s0/_N460         
 CLMS_126_237/Y0                   td                    0.131       5.454 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.363       5.817         s0/N34           
                                                         0.267       6.084 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.084         s0/_N100         
 CLMA_130_233/COUT                 td                    0.083       6.167 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.167         s0/_N102         
                                                         0.055       6.222 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.222         s0/_N104         
 CLMA_130_237/COUT                 td                    0.083       6.305 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.305         s0/_N106         
                                                         0.055       6.360 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.360         s0/_N108         
 CLMA_130_241/COUT                 td                    0.083       6.443 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.443         s0/_N110         
                                                         0.055       6.498 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.498         s0/_N112         
 CLMA_130_245/COUT                 td                    0.083       6.581 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.581         s0/_N114         
                                                         0.055       6.636 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.636         s0/_N116         
 CLMA_130_249/COUT                 td                    0.083       6.719 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.719         s0/_N118         
                                                         0.055       6.774 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.774         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.774         Logic Levels: 7  
                                                                                   Logic: 1.605ns(45.390%), Route: 1.931ns(54.610%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.332    1002.845         ntclkbufg_0      
 CLMA_130_253/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.218    1003.063                          
 clock uncertainty                                      -0.050    1003.013                          

 Setup time                                             -0.110    1002.903                          

 Data required time                                               1002.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.903                          
 Data arrival time                                                  -6.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.129                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.845
  Launch Clock Delay      :  3.238
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.507       3.238         ntclkbufg_0      
 CLMA_130_241/CLK                                                          r       s0/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_241/Q0                   tco                   0.209       3.447 r       s0/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.926       4.373         s0/cnt [8]       
 CLMA_118_201/Y0                   td                    0.308       4.681 r       s0/N34_15/gateop_perm/Z
                                   net (fanout=2)        0.642       5.323         s0/_N460         
 CLMS_126_237/Y0                   td                    0.131       5.454 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.363       5.817         s0/N34           
                                                         0.267       6.084 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.084         s0/_N100         
 CLMA_130_233/COUT                 td                    0.083       6.167 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.167         s0/_N102         
                                                         0.055       6.222 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.222         s0/_N104         
 CLMA_130_237/COUT                 td                    0.083       6.305 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.305         s0/_N106         
                                                         0.055       6.360 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.360         s0/_N108         
 CLMA_130_241/COUT                 td                    0.083       6.443 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.443         s0/_N110         
                                                         0.055       6.498 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.498         s0/_N112         
 CLMA_130_245/COUT                 td                    0.083       6.581 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.581         s0/_N114         
                                                         0.055       6.636 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.636         s0/_N116         
 CLMA_130_249/COUT                 td                    0.082       6.718 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.718         s0/_N118         
 CLMA_130_253/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.718         Logic Levels: 7  
                                                                                   Logic: 1.549ns(44.511%), Route: 1.931ns(55.489%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.332    1002.845         ntclkbufg_0      
 CLMA_130_253/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.218    1003.063                          
 clock uncertainty                                      -0.050    1003.013                          

 Setup time                                             -0.110    1002.903                          

 Data required time                                               1002.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.903                          
 Data arrival time                                                  -6.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.185                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.850
  Launch Clock Delay      :  3.238
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.507       3.238         ntclkbufg_0      
 CLMA_130_241/CLK                                                          r       s0/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_241/Q0                   tco                   0.209       3.447 r       s0/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.926       4.373         s0/cnt [8]       
 CLMA_118_201/Y0                   td                    0.308       4.681 r       s0/N34_15/gateop_perm/Z
                                   net (fanout=2)        0.642       5.323         s0/_N460         
 CLMS_126_237/Y0                   td                    0.131       5.454 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.363       5.817         s0/N34           
                                                         0.267       6.084 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.084         s0/_N100         
 CLMA_130_233/COUT                 td                    0.083       6.167 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.167         s0/_N102         
                                                         0.055       6.222 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.222         s0/_N104         
 CLMA_130_237/COUT                 td                    0.083       6.305 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.305         s0/_N106         
                                                         0.055       6.360 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.360         s0/_N108         
 CLMA_130_241/COUT                 td                    0.083       6.443 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.443         s0/_N110         
                                                         0.055       6.498 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.498         s0/_N112         
 CLMA_130_245/COUT                 td                    0.083       6.581 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.581         s0/_N114         
                                                         0.055       6.636 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.636         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.636         Logic Levels: 6  
                                                                                   Logic: 1.467ns(43.172%), Route: 1.931ns(56.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.337    1002.850         ntclkbufg_0      
 CLMA_130_249/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.218    1003.068                          
 clock uncertainty                                      -0.050    1003.018                          

 Setup time                                             -0.110    1002.908                          

 Data required time                                               1002.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.908                          
 Data arrival time                                                  -6.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.272                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[6]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.224
  Launch Clock Delay      :  2.810
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.297       2.810         ntclkbufg_0      
 CLMA_146_217/CLK                                                          r       s1/red_score[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_217/Q2                   tco                   0.198       3.008 r       s1/red_score[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.143       3.151         nt_score[6]      
 CLMA_146_216/M0                                                           r       s2/dis_num[6]/opit_0_inv/D

 Data arrival time                                                   3.151         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.493       3.224         ntclkbufg_0      
 CLMA_146_216/CLK                                                          r       s2/dis_num[6]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.836                          
 clock uncertainty                                       0.000       2.836                          

 Hold time                                              -0.003       2.833                          

 Data required time                                                  2.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.833                          
 Data arrival time                                                  -3.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[7]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.229
  Launch Clock Delay      :  2.819
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.306       2.819         ntclkbufg_0      
 CLMA_146_225/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_225/Q0                   tco                   0.197       3.016 f       s1/red_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.235       3.251         nt_score[7]      
 CLMA_146_220/CD                                                           f       s2/dis_num[7]/opit_0_inv/D

 Data arrival time                                                   3.251         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.498       3.229         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.841                          
 clock uncertainty                                       0.000       2.841                          

 Hold time                                               0.027       2.868                          

 Data required time                                                  2.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.868                          
 Data arrival time                                                  -3.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[7]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.234
  Launch Clock Delay      :  2.819
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.306       2.819         ntclkbufg_0      
 CLMA_146_225/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_225/Q1                   tco                   0.197       3.016 f       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.139       3.155         nt_score[5]      
 CLMA_146_225/A4                                                           f       s1/red_score[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.155         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.503       3.234         ntclkbufg_0      
 CLMA_146_225/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.414       2.820                          
 clock uncertainty                                       0.000       2.820                          

 Hold time                                              -0.055       2.765                          

 Data required time                                                  2.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.765                          
 Data arrival time                                                  -3.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.359
  Launch Clock Delay      :  0.546
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_142_221/Q0                   tco                   0.206       0.752 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=10)       0.310       1.062         s2/dis_sel [6]   
 CLMA_146_221/M2                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.062         Logic Levels: 0  
                                                                                   Logic: 0.206ns(39.922%), Route: 0.310ns(60.078%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_224/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.359    1000.359         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.359                          
 clock uncertainty                                      -0.050    1000.309                          

 Setup time                                             -0.035    1000.274                          

 Data required time                                               1000.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.274                          
 Data arrival time                                                  -1.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.212                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.359
  Launch Clock Delay      :  0.546
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMS_142_221/Q1                   tco                   0.209       0.755 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.289       1.044         s2/dis_lin [0]   
 CLMA_146_221/M3                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.044         Logic Levels: 0  
                                                                                   Logic: 0.209ns(41.968%), Route: 0.289ns(58.032%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_224/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.359    1000.359         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.359                          
 clock uncertainty                                      -0.050    1000.309                          

 Setup time                                             -0.027    1000.282                          

 Data required time                                               1000.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.282                          
 Data arrival time                                                  -1.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.238                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.359
  Launch Clock Delay      :  0.454
  Clock Pessimism Removal :  0.094

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.454       0.454         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.206       0.660 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=9)        0.428       1.088         s2/dis_sel [0]   
 CLMA_146_221/M1                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.088         Logic Levels: 0  
                                                                                   Logic: 0.206ns(32.492%), Route: 0.428ns(67.508%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_224/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.359    1000.359         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.094    1000.453                          
 clock uncertainty                                      -0.050    1000.403                          

 Setup time                                             -0.035    1000.368                          

 Data required time                                               1000.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.368                          
 Data arrival time                                                  -1.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.280                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.546
  Launch Clock Delay      :  0.359
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.359       0.359         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_221/Q2                   tco                   0.198       0.557 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.241       0.798         s2/dis_sel [7]   
 CLMS_142_221/M0                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.798         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.103%), Route: 0.241ns(54.897%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.546                          
 clock uncertainty                                       0.000       0.546                          

 Hold time                                              -0.003       0.543                          

 Data required time                                                  0.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.543                          
 Data arrival time                                                  -0.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.546
  Launch Clock Delay      :  0.434
  Clock Pessimism Removal :  -0.111

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.434       0.434         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_142_221/Q0                   tco                   0.198       0.632 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=10)       0.146       0.778         s2/dis_sel [6]   
 CLMS_142_221/M2                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.778         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.558%), Route: 0.146ns(42.442%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.111       0.435                          
 clock uncertainty                                       0.000       0.435                          

 Hold time                                              -0.003       0.432                          

 Data required time                                                  0.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.432                          
 Data arrival time                                                  -0.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.454
  Launch Clock Delay      :  0.434
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.434       0.434         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMS_142_221/Q1                   tco                   0.198       0.632 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.238       0.870         s2/dis_lin [0]   
 CLMA_146_221/M3                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.870         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.454       0.454         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.454                          
 clock uncertainty                                       0.000       0.454                          

 Hold time                                              -0.003       0.451                          

 Data required time                                                  0.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.451                          
 Data arrival time                                                  -0.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.498       3.229         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.209       3.438 r       s2/dis_num[2]/opit_0_inv/Q
                                   net (fanout=1)        0.710       4.148         s2/dis_num [2]   
 CLMA_146_201/Y6AB                 td                    0.187       4.335 f       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.603       4.938         s2/dis_tmp [2]   
 CLMA_146_237/Y3                   td                    0.143       5.081 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.164       6.245         _N244            
 IOL_151_326/DO                    td                    0.081       6.326 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.326         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.049       8.375 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074       8.449         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   8.449         Logic Levels: 4  
                                                                                   Logic: 2.669ns(51.130%), Route: 2.551ns(48.870%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.498       3.229         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.209       3.438 r       s2/dis_num[2]/opit_0_inv/Q
                                   net (fanout=1)        0.710       4.148         s2/dis_num [2]   
 CLMA_146_201/Y6AB                 td                    0.173       4.321 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.618       4.939         s2/dis_tmp [2]   
 CLMA_146_237/Y1                   td                    0.185       5.124 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.962       6.086         _N248            
 IOL_151_325/DO                    td                    0.081       6.167 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.167         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.049       8.216 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069       8.285         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                   8.285         Logic Levels: 4  
                                                                                   Logic: 2.697ns(53.343%), Route: 2.359ns(46.657%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.498       3.229         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.209       3.438 r       s2/dis_num[2]/opit_0_inv/Q
                                   net (fanout=1)        0.710       4.148         s2/dis_num [2]   
 CLMA_146_201/Y6AB                 td                    0.173       4.321 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.731       5.052         s2/dis_tmp [2]   
 CLMA_146_237/Y0                   td                    0.139       5.191 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.846       6.037         _N247            
 IOL_151_297/DO                    td                    0.081       6.118 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.118         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.049       8.167 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073       8.240         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                   8.240         Logic Levels: 4  
                                                                                   Logic: 2.651ns(52.904%), Route: 2.360ns(47.096%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.065       0.065         key_column[2]    
 IOBS_152_197/DIN                  td                    0.781       0.846 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.846         key_column_ibuf[2]/ntD
 IOL_151_197/RX_DATA_DD            td                    0.071       0.917 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.247       1.164         nt_key_column[2] 
 CLMS_142_197/M2                                                           r       s1/key_3/opit_0/D

 Data arrival time                                                   1.164         Logic Levels: 2  
                                                                                   Logic: 0.852ns(73.196%), Route: 0.312ns(26.804%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_yellow/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K14                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.038       0.038         key_column[0]    
 IOBD_152_202/DIN                  td                    0.781       0.819 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.819         key_column_ibuf[0]/ntD
 IOL_151_202/RX_DATA_DD            td                    0.071       0.890 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.335       1.225         nt_key_column[0] 
 CLMA_142_204/M2                                                           r       s1/key_yellow/opit_0/D

 Data arrival time                                                   1.225         Logic Levels: 2  
                                                                                   Logic: 0.852ns(69.551%), Route: 0.373ns(30.449%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.065       0.065         key_column[2]    
 IOBS_152_197/DIN                  td                    0.781       0.846 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.846         key_column_ibuf[2]/ntD
 IOL_151_197/RX_DATA_DD            td                    0.071       0.917 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.349       1.266         nt_key_column[2] 
 CLMA_142_204/M0                                                           r       s1/key_red/opit_0/D

 Data arrival time                                                   1.266         Logic Levels: 2  
                                                                                   Logic: 0.852ns(67.299%), Route: 0.414ns(32.701%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 3.734 sec
Current time: Tue May 30 15:41:21 2023
Action report_timing: Peak memory pool usage is 279,486,464 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue May 30 15:41:22 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/top_basketball.sbit"
Generate programming file takes 2.375000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 6.000 sec
Action gen_bit_stream: CPU time elapsed is 5.328 sec
Current time: Tue May 30 15:41:27 2023
Action gen_bit_stream: Peak memory pool usage is 284,921,856 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Tue May 30 16:08:38 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.013293s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (117.5%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.011165s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.002869s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.169141s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (101.6%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003486s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (448.3%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.015482s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.001938s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (806.3%)
Start sdm2adm.
I: Constant propagation done on N86 (bmsREDAND).
I: Constant propagation done on N82 (bmsREDAND).
I: Constant propagation done on N88 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully.
 0.016416s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.2%)
Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.188 sec
Current time: Tue May 30 16:08:39 2023
Action compile: Peak memory pool usage is 73,187,328 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue May 30 16:08:39 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.013113s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.2%)
Start mod-gen.
I: Constant propagation done on s1/N55_bc0 (bmsREDAND).
I: Constant propagation done on s1/N197_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N167_ab1 (bmsREDAND).
I: Constant propagation done on s1/N107_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N107_bc1 (bmsREDAND).
I: Constant propagation done on s1/N153_sum0 (bmsREDXOR).
I: Constant propagation done on s1/N167_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N145_sum0 (bmsREDXOR).
I: Constant propagation done on s1/N145_ab0 (bmsREDAND).
I: Constant propagation done on s1/N197_bc1 (bmsREDAND).
Executing : mod-gen successfully.
 0.035866s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.1%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.157775s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (99.9%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[0] that is redundant to s2/dis_lin[3]
I: Removed GTP_DFF_P inst s2/dis_sel[6] that is redundant to s2/dis_lin[1]
I: Removed GTP_DFF_P inst s2/dis_sel[7] that is redundant to s2/dis_lin[2]
Executing : tech-mapping phase 1 successfully.
 0.008627s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (181.1%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.016426s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (99.9%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.014865s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.1%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000266s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.005184s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    51 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     2 uses
GTP_DFF_P                     4 uses
GTP_DFF_RE                    3 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     18 uses
GTP_LUT3                      9 uses
GTP_LUT4                     24 uses
GTP_LUT5                     37 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                    16 uses
GTP_MUX2LUT6                  7 uses

I/O ports: 35
GTP_INBUF                   8 uses
GTP_OUTBUF                 27 uses

Mapping Summary:
Total LUTs: 130 of 17536 (0.74%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 130
Total Registers: 76 of 26304 (0.29%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 35 of 240 (14.58%)


Number of unique control sets : 8
  CLK(nt_clk_in), CE(s1.N318)                      : 2
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 5
      CLK(nt_clk_out), C(~nt_rst_n)                : 1
      CLK(nt_clk_out), P(~nt_rst_n)                : 4
  CLK(nt_clk_in), C(~nt_rst_n)                     : 50
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N366)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N409)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N459)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N638)        : 4
  CLK(nt_clk_in), R(s1.N318), CE(s1.N322)          : 3


Number of DFF:CE Signals : 6
  s1.N318(from GTP_LUT2:Z)                         : 2
  s1.N322(from GTP_LUT2:Z)                         : 3
  s1.N366(from GTP_LUT5M:Z)                        : 4
  s1.N409(from GTP_LUT5:Z)                         : 4
  s1.N459(from GTP_LUT4:Z)                         : 4
  s1.N638(from GTP_LUT5M:Z)                        : 4

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 5
  nt_clk_in(from GTP_INBUF:O)                      : 71

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 71

Number of DFF:RS Signals : 1
  s1.N318(from GTP_LUT2:Z)                         : 3

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                71           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     221.288 MHz       1000.000          4.519        995.481
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     962.464 MHz       1000.000          1.039        998.961
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.481       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.961       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.654       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             71
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_C)
Endpoint    : s1/red_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_C)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N447_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N447_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N447          
                                                                                   s1/N449_1/I4 (GTP_LUT5)
                                   td                    0.174       5.754 f       s1/N449_1/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       6.265         s1/N1010         
                                                                                   s1/N459_6/I4 (GTP_LUT5)
                                   td                    0.174       6.439 f       s1/N459_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.880         s1/_N365         
                                                                                   s1/N1018_4/I3 (GTP_LUT4)
                                   td                    0.174       7.054 f       s1/N1018_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.495         s1/N1018         
                                                                                   s1/N1197_4/I4 (GTP_LUT5)
                                   td                    0.174       7.669 f       s1/N1197_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.039         s1/N1197         
                                                                                   s1/N460_4/I4 (GTP_LUT5)
                                   td                    0.164       8.203 r       s1/N460_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.203         s1/N460          
                                                                           r       s1/red_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.203         Logic Levels: 6  
                                                                                   Logic: 1.517ns(34.190%), Route: 2.920ns(65.810%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.481                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_C)
Endpoint    : s1/red_score[4]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_C)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N447_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N447_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N447          
                                                                                   s1/N459_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.862 r       s1/N459_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.303         s1/_N366         
                                                                                   s1/N638_11/I4 (GTP_LUT5)
                                   td                    0.174       6.477 f       s1/N638_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.918         s1/_N280         
                                                                                   s1/N638_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.200 r       s1/N638_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.711         s1/N638          
                                                                           r       s1/red_score[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.711         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.361%), Route: 2.550ns(64.639%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.728                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_C)
Endpoint    : s1/red_score[5]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_C)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N447_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N447_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N447          
                                                                                   s1/N459_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.862 r       s1/N459_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.303         s1/_N366         
                                                                                   s1/N638_11/I4 (GTP_LUT5)
                                   td                    0.174       6.477 f       s1/N638_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.918         s1/_N280         
                                                                                   s1/N638_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.200 r       s1/N638_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.711         s1/N638          
                                                                           r       s1/red_score[5]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.711         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.361%), Route: 2.550ns(64.639%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.728                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1/CLK (GTP_DFF_RE)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_1/CLK (GTP_DFF_RE)

                                   tco                   0.317       4.083 f       s1/key_1/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.453         s1/key_1         
                                                                           f       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/CLK (GTP_DFF_RE)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2/CLK (GTP_DFF_RE)

                                   tco                   0.317       4.083 f       s1/key_2/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.453         s1/key_2         
                                                                           f       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/CLK (GTP_DFF_RE)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_3/CLK (GTP_DFF_RE)

                                   tco                   0.317       4.083 f       s1/key_3/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.453         s1/key_3         
                                                                           f       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=13)       0.632       1.525         s2/dis_sel [6]   
                                                                           r       s2/dis_lin[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.525         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.961                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=13)       0.632       1.525         s2/dis_sel [6]   
                                                                           r       s2/dis_sel[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.525         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_sel[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.961                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.516         s2/dis_sel [0]   
                                                                           r       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.885 f       s2/dis_lin[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.255         s2/dis_lin [0]   
                                                                           f       s2/dis_lin[3]/D (GTP_DFF_P)

 Data arrival time                                                   1.255         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=9)        0.594       1.479         s2/dis_sel [7]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.479         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.797%), Route: 0.594ns(65.203%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.508         s2/dis_sel [0]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.508         Logic Levels: 0  
                                                                                   Logic: 0.317ns(33.723%), Route: 0.623ns(66.277%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[4] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[4]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[4]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N249            
                                                                                   dis_seg_obuf[4]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[4]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[4]       
 dis_seg[4]                                                                f       dis_seg[4] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N248            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N252            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[1] (port)
Endpoint    : s1/key_2/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[1]                                           0.000       0.000 r       key_column[1] (port)
                                   net (fanout=1)        0.000       0.000         key_column[1]    
                                                                                   key_column_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_column[1] 
                                                                           r       s1/key_2/D (GTP_DFF_RE)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[2]                                           0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.000       0.000         key_column[2]    
                                                                                   key_column_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[2] 
                                                                           r       s1/key_red/D (GTP_DFF_E)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[2]                                           0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.000       0.000         key_column[2]    
                                                                                   key_column_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[2] 
                                                                           r       s1/key_3/D (GTP_DFF_RE)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 7.000 sec
Action synthesize: CPU time elapsed is 4.844 sec
Current time: Tue May 30 16:08:45 2023
Action synthesize: Peak memory pool usage is 193,822,720 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue May 30 16:08:45 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top_basketball'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_in in design, driver pin O(instance clk_in_ibuf) -> load pin CLK(instance s0/clk_out).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.031250 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 76       | 26304         | 1                   
| LUT                   | 130      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 35       | 240           | 15                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_basketball' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf has been covered.
Action dev_map: Real time elapsed is 5.000 sec
Action dev_map: CPU time elapsed is 2.734 sec
Current time: Tue May 30 16:08:49 2023
Action dev_map: Peak memory pool usage is 171,233,280 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue May 30 16:08:49 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf
Executing : def_port {dis_seg[0]} -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[0]} -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[1]} -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[1]} -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[2]} -LOC B16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[2]} -LOC B16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[3]} -LOC A16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[3]} -LOC A16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[4]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[4]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[5]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[5]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[6]} -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[6]} -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port en_score -LOC U11 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port en_score -LOC U11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_n -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_n -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
Executing : apply_constraint -f C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_in_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.19 sec.
Run super clustering :
	Initial slack 990989.
	2 iterations finished.
	Final slack 992165.
Super clustering done.
Design Utilization : 1%.
Global placement takes 0.14 sec.
Wirelength after global placement is 1110.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dis_seg_obuf[0]/opit_1 on IOL_151_326.
Placed fixed group with base inst dis_seg_obuf[1]/opit_1 on IOL_151_325.
Placed fixed group with base inst dis_seg_obuf[2]/opit_1 on IOL_151_298.
Placed fixed group with base inst dis_seg_obuf[3]/opit_1 on IOL_151_297.
Placed fixed group with base inst dis_seg_obuf[4]/opit_1 on IOL_151_257.
Placed fixed group with base inst dis_seg_obuf[5]/opit_1 on IOL_151_258.
Placed fixed group with base inst dis_seg_obuf[6]/opit_1 on IOL_151_238.
Placed fixed group with base inst en_score_ibuf/opit_1 on IOL_151_102.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_7_298.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 1123.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990989.
	2 iterations finished.
	Final slack 992165.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1102.
Post global placement takes 0.14 sec.
Wirelength after legalization is 1144.
Legalization takes 0.03 sec.
Worst slack before Replication Place is 995750.
Wirelength after replication placement is 1144.
Legalized cost 995750.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 1144.
Timing-driven detailed placement takes 0.19 sec.
Placement done.
Total placement takes 1.77 sec.
Finished placement. (CPU time elapsed 0h:00m:02s)

Routing started.
Building routing graph takes 0.73 sec.
Worst slack is 995977.
Processing design graph takes 0.11 sec.
Total memory for routing:
	46.921048 M.
Total nets for routing : 258.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 11 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 278 subnets.
    forward max bucket size 48 , backward 77.
        Unrouted nets 139 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 26.
        Unrouted nets 107 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 32.
        Unrouted nets 79 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 25.
        Unrouted nets 72 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 26.
        Unrouted nets 66 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 45.
        Unrouted nets 45 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 29 , backward 36.
        Unrouted nets 24 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 30.
        Unrouted nets 14 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 27.
        Unrouted nets 6 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 17.
        Unrouted nets 4 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 14.
        Unrouted nets 3 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 18.
        Unrouted nets 3 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 8.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 19.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 20.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 20.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from s0/clk_out/opit_0_inv:Q to s2/dis_lin[3]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used srb routing arc is 1781.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.23 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 49       | 3274          | 1                   
|   FF                     | 71       | 19644         | 1                   
|   LUT                    | 114      | 13096         | 1                   
|   LUT-FF pairs           | 15       | 13096         | 1                   
| Use of CLMS              | 11       | 1110          | 1                   
|   FF                     | 5        | 6660          | 1                   
|   LUT                    | 19       | 4440          | 1                   
|   LUT-FF pairs           | 3        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 35       | 240           | 15                  
|   IOBD                   | 20       | 120           | 17                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 14       | 114           | 12                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 35       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:03s)
Design 'top_basketball' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 8.000 sec
Action pnr: CPU time elapsed is 6.656 sec
Current time: Tue May 30 16:08:56 2023
Action pnr: Peak memory pool usage is 373,510,144 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:03s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue May 30 16:08:57 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 16:09:01 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                59           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     208.594 MHz       1000.000          4.794        995.206
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz    1009.082 MHz       1000.000          0.991        999.009
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.206       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.009       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.341       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.334       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.280       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.172       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.226       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.314       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.341       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.656       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.671       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_yellow/opit_0/CLK
Endpoint    : s1/yellow_score[2]/opit_0_inv_L6Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.358
  Launch Clock Delay      :  3.964
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.826       3.964         ntclkbufg_0      
 CLMA_146_208/CLK                                                          r       s1/key_yellow/opit_0/CLK

 CLMA_146_208/Q0                   tco                   0.261       4.225 r       s1/key_yellow/opit_0/Q
                                   net (fanout=18)       0.611       4.836         s1/key_yellow    
 CLMA_146_192/Y0                   td                    0.383       5.219 r       s1/N332_0/gateop_perm/Z
                                   net (fanout=2)        0.295       5.514         s1/_N296         
 CLMA_146_196/Y0                   td                    0.164       5.678 r       s1/N402_0/gateop_perm/Z
                                   net (fanout=3)        0.753       6.431         s1/_N431         
 CLMA_146_196/Y1                   td                    0.276       6.707 r       s1/N366_11/gateop_perm/Z
                                   net (fanout=2)        0.767       7.474         s1/_N271         
 CLMA_142_196/Y2                   td                    0.384       7.858 r       s1/N409_4/gateop_perm/Z
                                   net (fanout=3)        0.373       8.231         s1/N409          
 CLMA_138_197/CECO                 td                    0.118       8.349 r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CEOUT
                                   net (fanout=1)        0.000       8.349         _N15             
 CLMA_138_201/CECI                                                         r       s1/yellow_score[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   8.349         Logic Levels: 5  
                                                                                   Logic: 1.586ns(36.169%), Route: 2.799ns(63.831%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.532    1003.358         ntclkbufg_0      
 CLMA_138_201/CLK                                                          r       s1/yellow_score[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.538    1003.896                          
 clock uncertainty                                      -0.050    1003.846                          

 Setup time                                             -0.291    1003.555                          

 Data required time                                               1003.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.555                          
 Data arrival time                                                  -8.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.206                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1_edge/opit_0_inv_L5Q/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  3.964
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.826       3.964         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s1/key_1_edge/opit_0_inv_L5Q/CLK

 CLMA_146_209/Q0                   tco                   0.261       4.225 r       s1/key_1_edge/opit_0_inv_L5Q/Q
                                   net (fanout=12)       0.735       4.960         s1/key_1_edge    
 CLMA_146_209/Y3                   td                    0.381       5.341 r       s1/N447_1/gateop/F
                                   net (fanout=5)        0.574       5.915         s1/N447          
 CLMA_138_212/Y1                   td                    0.209       6.124 r       s1/N449_1/gateop_perm/Z
                                   net (fanout=4)        0.265       6.389         s1/N1010         
 CLMA_138_212/Y2                   td                    0.284       6.673 r       s1/N459_6/gateop_perm/Z
                                   net (fanout=2)        0.263       6.936         s1/_N365         
 CLMA_138_212/Y3                   td                    0.276       7.212 r       s1/N1018_4/gateop_perm/Z
                                   net (fanout=2)        0.422       7.634         s1/N1018         
 CLMA_142_212/Y0                   td                    0.164       7.798 r       s1/N1197_4/gateop_perm/Z
                                   net (fanout=1)        0.635       8.433         s1/N1197         
 CLMS_142_213/B4                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.433         Logic Levels: 5  
                                                                                   Logic: 1.575ns(35.243%), Route: 2.894ns(64.757%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.550    1003.376         ntclkbufg_0      
 CLMS_142_213/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.914                          
 clock uncertainty                                      -0.050    1003.864                          

 Setup time                                             -0.133    1003.731                          

 Data required time                                               1003.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.731                          
 Data arrival time                                                  -8.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.298                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.393
  Launch Clock Delay      :  3.973
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.835       3.973         ntclkbufg_0      
 CLMA_138_221/CLK                                                          r       s0/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_138_221/Q1                   tco                   0.261       4.234 r       s0/cnt[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.580       4.814         s0/cnt [13]      
 CLMS_126_217/Y0                   td                    0.383       5.197 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.260       5.457         s0/_N461         
 CLMS_126_217/Y1                   td                    0.169       5.626 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.595       6.221         s0/_N466         
 CLMA_130_201/Y0                   td                    0.383       6.604 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.734       7.338         s0/N34           
                                                         0.438       7.776 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.776         s0/_N104         
 CLMA_138_213/COUT                 td                    0.097       7.873 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.873         s0/_N106         
                                                         0.060       7.933 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.933         s0/_N108         
 CLMA_138_217/COUT                 td                    0.097       8.030 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.030         s0/_N110         
                                                         0.060       8.090 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.090         s0/_N112         
 CLMA_138_221/COUT                 td                    0.097       8.187 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.187         s0/_N114         
                                                         0.060       8.247 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.247         s0/_N116         
 CLMA_138_225/COUT                 td                    0.097       8.344 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.344         s0/_N118         
                                                         0.059       8.403 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.403         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.403         Logic Levels: 7  
                                                                                   Logic: 2.261ns(51.038%), Route: 2.169ns(48.962%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.567    1003.393         ntclkbufg_0      
 CLMA_138_229/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.950                          
 clock uncertainty                                      -0.050    1003.900                          

 Setup time                                             -0.171    1003.729                          

 Data required time                                               1003.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.729                          
 Data arrival time                                                  -8.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.326                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/opit_0/CLK
Endpoint    : s1/t4/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.959
  Launch Clock Delay      :  3.369
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.543       3.369         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s1/key_2/opit_0/CLK

 CLMA_146_205/Q0                   tco                   0.224       3.593 r       s1/key_2/opit_0/Q
                                   net (fanout=1)        0.138       3.731         s1/key_2         
 CLMA_146_204/M1                                                           r       s1/t4/opit_0_inv/D

 Data arrival time                                                   3.731         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.821       3.959         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s1/t4/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.402                          
 clock uncertainty                                       0.000       3.402                          

 Hold time                                              -0.012       3.390                          

 Data required time                                                  3.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.390                          
 Data arrival time                                                  -3.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t2/opit_0_inv/CLK
Endpoint    : s1/t1/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  3.374
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.548       3.374         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s1/t2/opit_0_inv/CLK

 CLMA_146_209/Q3                   tco                   0.223       3.597 f       s1/t2/opit_0_inv/Q
                                   net (fanout=2)        0.244       3.841         s1/t2            
 CLMA_146_213/CD                                                           f       s1/t1/opit_0_inv/D

 Data arrival time                                                   3.841         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       3.969         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s1/t1/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.412                          
 clock uncertainty                                       0.000       3.412                          

 Hold time                                               0.033       3.445                          

 Data required time                                                  3.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.445                          
 Data arrival time                                                  -3.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.396                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1/opit_0/CLK
Endpoint    : s1/t2/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.964
  Launch Clock Delay      :  3.369
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.543       3.369         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s1/key_1/opit_0/CLK

 CLMA_146_205/Q1                   tco                   0.223       3.592 f       s1/key_1/opit_0/Q
                                   net (fanout=1)        0.236       3.828         s1/key_1         
 CLMA_146_209/M3                                                           f       s1/t2/opit_0_inv/D

 Data arrival time                                                   3.828         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.826       3.964         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s1/t2/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.407                          
 clock uncertainty                                       0.000       3.407                          

 Hold time                                              -0.016       3.391                          

 Data required time                                                  3.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.391                          
 Data arrival time                                                  -3.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.437                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.418
  Launch Clock Delay      :  0.680
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.680       0.680         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_221/Q1                   tco                   0.261       0.941 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.351       1.292         s2/dis_sel [0]   
 CLMS_142_225/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.292         Logic Levels: 0  
                                                                                   Logic: 0.261ns(42.647%), Route: 0.351ns(57.353%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418    1000.418         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.418                          
 clock uncertainty                                      -0.050    1000.368                          

 Setup time                                             -0.067    1000.301                          

 Data required time                                               1000.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.301                          
 Data arrival time                                                  -1.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.009                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.418
  Launch Clock Delay      :  0.680
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.680       0.680         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.261       0.941 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.350       1.291         s2/dis_sel [6]   
 CLMS_142_225/M2                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.291         Logic Levels: 0  
                                                                                   Logic: 0.261ns(42.717%), Route: 0.350ns(57.283%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418    1000.418         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.418                          
 clock uncertainty                                      -0.050    1000.368                          

 Setup time                                             -0.067    1000.301                          

 Data required time                                               1000.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.301                          
 Data arrival time                                                  -1.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.010                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.529
  Launch Clock Delay      :  0.560
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.560       0.560         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMS_142_225/Q0                   tco                   0.261       0.821 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.500       1.321         s2/dis_sel [7]   
 CLMA_146_221/M3                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.321         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.297%), Route: 0.500ns(65.703%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.529    1000.529         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.529                          
 clock uncertainty                                      -0.050    1000.479                          

 Setup time                                             -0.067    1000.412                          

 Data required time                                               1000.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.412                          
 Data arrival time                                                  -1.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.091                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.680
  Launch Clock Delay      :  0.418
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418       0.418         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMS_142_225/Q0                   tco                   0.223       0.641 f       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.357       0.998         s2/dis_sel [7]   
 CLMA_146_221/M3                                                           f       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.998         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.448%), Route: 0.357ns(61.552%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.680       0.680         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.680                          
 clock uncertainty                                       0.000       0.680                          

 Hold time                                              -0.016       0.664                          

 Data required time                                                  0.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.664                          
 Data arrival time                                                  -0.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.680
  Launch Clock Delay      :  0.529
  Clock Pessimism Removal :  -0.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.529       0.529         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_221/Q2                   tco                   0.224       0.753 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       0.891         s2/dis_lin [0]   
 CLMA_146_221/M2                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.891         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.680       0.680         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.151       0.529                          
 clock uncertainty                                       0.000       0.529                          

 Hold time                                              -0.012       0.517                          

 Data required time                                                  0.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.517                          
 Data arrival time                                                  -0.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.680
  Launch Clock Delay      :  0.529
  Clock Pessimism Removal :  -0.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.529       0.529         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.223       0.752 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.140       0.892         s2/dis_sel [6]   
 CLMA_146_221/M1                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.892         Logic Levels: 0  
                                                                                   Logic: 0.223ns(61.433%), Route: 0.140ns(38.567%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.680       0.680         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.151       0.529                          
 clock uncertainty                                       0.000       0.529                          

 Hold time                                              -0.016       0.513                          

 Data required time                                                  0.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.513                          
 Data arrival time                                                  -0.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[11]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.816       3.954         ntclkbufg_0      
 CLMA_146_201/CLK                                                          r       s2/dis_num[11]/opit_0_inv/CLK

 CLMA_146_201/Q0                   tco                   0.261       4.215 r       s2/dis_num[11]/opit_0_inv/Q
                                   net (fanout=1)        0.749       4.964         s2/dis_num [11]  
 CLMA_146_221/Y6AB                 td                    0.382       5.346 r       s2/N27_16[3]_muxf6/F
                                   net (fanout=7)        0.633       5.979         s2/dis_tmp [3]   
 CLMA_146_253/Y3                   td                    0.336       6.315 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.105       7.420         _N248            
 IOL_151_326/DO                    td                    0.122       7.542 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.542         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.788      10.330 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074      10.404         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                  10.404         Logic Levels: 4  
                                                                                   Logic: 3.889ns(60.295%), Route: 2.561ns(39.705%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.821       3.959         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_204/Y2                   tco                   0.325       4.284 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.747       5.031         s2/dis_num [10]  
 CLMA_146_229/Y6CD                 td                    0.383       5.414 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.746       6.160         s2/dis_tmp [2]   
 CLMA_146_253/Y1                   td                    0.339       6.499 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.884       7.383         _N252            
 IOL_151_325/DO                    td                    0.122       7.505 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.505         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.788      10.293 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069      10.362         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                  10.362         Logic Levels: 4  
                                                                                   Logic: 3.957ns(61.799%), Route: 2.446ns(38.201%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[11]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.816       3.954         ntclkbufg_0      
 CLMA_146_201/CLK                                                          r       s2/dis_num[11]/opit_0_inv/CLK

 CLMA_146_201/Q0                   tco                   0.261       4.215 r       s2/dis_num[11]/opit_0_inv/Q
                                   net (fanout=1)        0.749       4.964         s2/dis_num [11]  
 CLMA_146_221/Y6AB                 td                    0.382       5.346 r       s2/N27_16[3]_muxf6/F
                                   net (fanout=7)        0.772       6.118         s2/dis_tmp [3]   
 CLMA_146_253/Y0                   td                    0.239       6.357 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.761       7.118         _N251            
 IOL_151_297/DO                    td                    0.122       7.240 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.240         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.788      10.028 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073      10.101         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                  10.101         Logic Levels: 4  
                                                                                   Logic: 3.792ns(61.689%), Route: 2.355ns(38.311%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_1/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.026       0.026         key_column[0]    
 IOBD_152_210/DIN                  td                    0.935       0.961 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.961         key_column_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.094       1.055 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.267       1.322         nt_key_column[0] 
 CLMA_146_205/M2                                                           r       s1/key_1/opit_0/D

 Data arrival time                                                   1.322         Logic Levels: 2  
                                                                                   Logic: 1.029ns(77.837%), Route: 0.293ns(22.163%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.051       0.051         key_column[2]    
 IOBS_152_205/DIN                  td                    0.935       0.986 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.986         key_column_ibuf[2]/ntD
 IOL_151_205/RX_DATA_DD            td                    0.094       1.080 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.272       1.352         nt_key_column[2] 
 CLMA_146_208/M2                                                           r       s1/key_red/opit_0/D

 Data arrival time                                                   1.352         Logic Levels: 2  
                                                                                   Logic: 1.029ns(76.109%), Route: 0.323ns(23.891%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_yellow/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.026       0.026         key_column[0]    
 IOBD_152_210/DIN                  td                    0.935       0.961 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.961         key_column_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.094       1.055 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.494       1.549         nt_key_column[0] 
 CLMA_146_208/M0                                                           r       s1/key_yellow/opit_0/D

 Data arrival time                                                   1.549         Logic Levels: 2  
                                                                                   Logic: 1.029ns(66.430%), Route: 0.520ns(33.570%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_yellow/opit_0/CLK
Endpoint    : s1/yellow_score[2]/opit_0_inv_L6Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.784
  Launch Clock Delay      :  3.215
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.484       3.215         ntclkbufg_0      
 CLMA_146_208/CLK                                                          r       s1/key_yellow/opit_0/CLK

 CLMA_146_208/Q0                   tco                   0.209       3.424 r       s1/key_yellow/opit_0/Q
                                   net (fanout=18)       0.476       3.900         s1/key_yellow    
 CLMA_146_192/Y0                   td                    0.308       4.208 r       s1/N332_0/gateop_perm/Z
                                   net (fanout=2)        0.238       4.446         s1/_N296         
 CLMA_146_196/Y0                   td                    0.131       4.577 r       s1/N402_0/gateop_perm/Z
                                   net (fanout=3)        0.580       5.157         s1/_N431         
 CLMA_146_196/Y1                   td                    0.221       5.378 r       s1/N366_11/gateop_perm/Z
                                   net (fanout=2)        0.610       5.988         s1/_N271         
 CLMA_142_196/Y2                   td                    0.308       6.296 r       s1/N409_4/gateop_perm/Z
                                   net (fanout=3)        0.315       6.611         s1/N409          
 CLMA_138_197/CECO                 td                    0.094       6.705 r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CEOUT
                                   net (fanout=1)        0.000       6.705         _N15             
 CLMA_138_201/CECI                                                         r       s1/yellow_score[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.705         Logic Levels: 5  
                                                                                   Logic: 1.271ns(36.418%), Route: 2.219ns(63.582%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.271    1002.784         ntclkbufg_0      
 CLMA_138_201/CLK                                                          r       s1/yellow_score[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.376    1003.160                          
 clock uncertainty                                      -0.050    1003.110                          

 Setup time                                             -0.233    1002.877                          

 Data required time                                               1002.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.877                          
 Data arrival time                                                  -6.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.172                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1_edge/opit_0_inv_L5Q/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.802
  Launch Clock Delay      :  3.215
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.484       3.215         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s1/key_1_edge/opit_0_inv_L5Q/CLK

 CLMA_146_209/Q0                   tco                   0.209       3.424 r       s1/key_1_edge/opit_0_inv_L5Q/Q
                                   net (fanout=12)       0.591       4.015         s1/key_1_edge    
 CLMA_146_209/Y3                   td                    0.305       4.320 r       s1/N447_1/gateop/F
                                   net (fanout=5)        0.471       4.791         s1/N447          
 CLMA_138_212/Y1                   td                    0.167       4.958 r       s1/N449_1/gateop_perm/Z
                                   net (fanout=4)        0.244       5.202         s1/N1010         
 CLMA_138_212/Y2                   td                    0.227       5.429 r       s1/N459_6/gateop_perm/Z
                                   net (fanout=2)        0.242       5.671         s1/_N365         
 CLMA_138_212/Y3                   td                    0.221       5.892 r       s1/N1018_4/gateop_perm/Z
                                   net (fanout=2)        0.357       6.249         s1/N1018         
 CLMA_142_212/Y0                   td                    0.131       6.380 r       s1/N1197_4/gateop_perm/Z
                                   net (fanout=1)        0.496       6.876         s1/N1197         
 CLMS_142_213/B4                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.876         Logic Levels: 5  
                                                                                   Logic: 1.260ns(34.417%), Route: 2.401ns(65.583%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.289    1002.802         ntclkbufg_0      
 CLMS_142_213/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.178                          
 clock uncertainty                                      -0.050    1003.128                          

 Setup time                                             -0.073    1003.055                          

 Data required time                                               1003.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.055                          
 Data arrival time                                                  -6.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.179                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.817
  Launch Clock Delay      :  3.222
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.491       3.222         ntclkbufg_0      
 CLMA_138_221/CLK                                                          r       s0/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_138_221/Q1                   tco                   0.209       3.431 r       s0/cnt[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.477       3.908         s0/cnt [13]      
 CLMS_126_217/Y0                   td                    0.308       4.216 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.239       4.455         s0/_N461         
 CLMS_126_217/Y1                   td                    0.135       4.590 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.462       5.052         s0/_N466         
 CLMA_130_201/Y0                   td                    0.308       5.360 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.589       5.949         s0/N34           
                                                         0.351       6.300 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.300         s0/_N104         
 CLMA_138_213/COUT                 td                    0.083       6.383 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.383         s0/_N106         
                                                         0.055       6.438 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.438         s0/_N108         
 CLMA_138_217/COUT                 td                    0.083       6.521 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.521         s0/_N110         
                                                         0.055       6.576 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.576         s0/_N112         
 CLMA_138_221/COUT                 td                    0.083       6.659 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.659         s0/_N114         
                                                         0.055       6.714 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.714         s0/_N116         
 CLMA_138_225/COUT                 td                    0.083       6.797 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.797         s0/_N118         
                                                         0.055       6.852 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.852         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.852         Logic Levels: 7  
                                                                                   Logic: 1.863ns(51.322%), Route: 1.767ns(48.678%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.304    1002.817         ntclkbufg_0      
 CLMA_138_229/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.205                          
 clock uncertainty                                      -0.050    1003.155                          

 Setup time                                             -0.110    1003.045                          

 Data required time                                               1003.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.045                          
 Data arrival time                                                  -6.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.193                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/opit_0/CLK
Endpoint    : s1/t4/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.796
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.283       2.796         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s1/key_2/opit_0/CLK

 CLMA_146_205/Q0                   tco                   0.198       2.994 r       s1/key_2/opit_0/Q
                                   net (fanout=1)        0.140       3.134         s1/key_2         
 CLMA_146_204/M1                                                           r       s1/t4/opit_0_inv/D

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.211         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s1/t4/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.823                          
 clock uncertainty                                       0.000       2.823                          

 Hold time                                              -0.003       2.820                          

 Data required time                                                  2.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.820                          
 Data arrival time                                                  -3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t2/opit_0_inv/CLK
Endpoint    : s1/t1/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.220
  Launch Clock Delay      :  2.800
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.287       2.800         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s1/t2/opit_0_inv/CLK

 CLMA_146_209/Q3                   tco                   0.197       2.997 f       s1/t2/opit_0_inv/Q
                                   net (fanout=2)        0.234       3.231         s1/t2            
 CLMA_146_213/CD                                                           f       s1/t1/opit_0_inv/D

 Data arrival time                                                   3.231         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.489       3.220         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s1/t1/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.832                          
 clock uncertainty                                       0.000       2.832                          

 Hold time                                               0.027       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                  -3.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.221
  Launch Clock Delay      :  2.806
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.293       2.806         ntclkbufg_0      
 CLMS_142_217/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_217/Q0                   tco                   0.197       3.003 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.142         nt_score[4]      
 CLMS_142_217/A4                                                           f       s1/red_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.142         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.490       3.221         ntclkbufg_0      
 CLMS_142_217/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.415       2.806                          
 clock uncertainty                                       0.000       2.806                          

 Hold time                                              -0.055       2.751                          

 Data required time                                                  2.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.751                          
 Data arrival time                                                  -3.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.361
  Launch Clock Delay      :  0.541
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_221/Q1                   tco                   0.209       0.750 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.308       1.058         s2/dis_sel [0]   
 CLMS_142_225/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.058         Logic Levels: 0  
                                                                                   Logic: 0.209ns(40.426%), Route: 0.308ns(59.574%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.361    1000.361         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.361                          
 clock uncertainty                                      -0.050    1000.311                          

 Setup time                                             -0.027    1000.284                          

 Data required time                                               1000.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.284                          
 Data arrival time                                                  -1.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.226                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.361
  Launch Clock Delay      :  0.541
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.209       0.750 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.307       1.057         s2/dis_sel [6]   
 CLMS_142_225/M2                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.057         Logic Levels: 0  
                                                                                   Logic: 0.209ns(40.504%), Route: 0.307ns(59.496%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.361    1000.361         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.361                          
 clock uncertainty                                      -0.050    1000.311                          

 Setup time                                             -0.027    1000.284                          

 Data required time                                               1000.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.284                          
 Data arrival time                                                  -1.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.227                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.447
  Launch Clock Delay      :  0.456
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.456       0.456         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMS_142_225/Q0                   tco                   0.209       0.665 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.411       1.076         s2/dis_sel [7]   
 CLMA_146_221/M3                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.076         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.710%), Route: 0.411ns(66.290%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.447    1000.447         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.447                          
 clock uncertainty                                      -0.050    1000.397                          

 Setup time                                             -0.027    1000.370                          

 Data required time                                               1000.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.370                          
 Data arrival time                                                  -1.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.294                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.541
  Launch Clock Delay      :  0.447
  Clock Pessimism Removal :  -0.094

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.447       0.447         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_221/Q2                   tco                   0.198       0.645 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       0.785         s2/dis_lin [0]   
 CLMA_146_221/M2                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.785         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.094       0.447                          
 clock uncertainty                                       0.000       0.447                          

 Hold time                                              -0.003       0.444                          

 Data required time                                                  0.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.444                          
 Data arrival time                                                  -0.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.541
  Launch Clock Delay      :  0.447
  Clock Pessimism Removal :  -0.094

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.447       0.447         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.198       0.645 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.148       0.793         s2/dis_sel [6]   
 CLMA_146_221/M1                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.793         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.225%), Route: 0.148ns(42.775%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.094       0.447                          
 clock uncertainty                                       0.000       0.447                          

 Hold time                                              -0.003       0.444                          

 Data required time                                                  0.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.444                          
 Data arrival time                                                  -0.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.541
  Launch Clock Delay      :  0.361
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.361       0.361         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMS_142_225/Q0                   tco                   0.198       0.559 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.343       0.902         s2/dis_sel [7]   
 CLMA_146_221/M3                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.902         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.599%), Route: 0.343ns(63.401%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.541                          
 clock uncertainty                                       0.000       0.541                          

 Hold time                                              -0.003       0.538                          

 Data required time                                                  0.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.538                          
 Data arrival time                                                  -0.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.211         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_204/Y2                   tco                   0.295       3.506 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.598       4.104         s2/dis_num [10]  
 CLMA_146_229/Y6CD                 td                    0.308       4.412 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.497       4.909         s2/dis_tmp [2]   
 CLMA_146_253/Y3                   td                    0.217       5.126 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.017       6.143         _N248            
 IOL_151_326/DO                    td                    0.081       6.224 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.224         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.049       8.273 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074       8.347         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   8.347         Logic Levels: 4  
                                                                                   Logic: 2.950ns(57.438%), Route: 2.186ns(42.562%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.211         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_204/Y2                   tco                   0.295       3.506 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.598       4.104         s2/dis_num [10]  
 CLMA_146_229/Y6CD                 td                    0.308       4.412 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.599       5.011         s2/dis_tmp [2]   
 CLMA_146_253/Y1                   td                    0.272       5.283 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.814       6.097         _N252            
 IOL_151_325/DO                    td                    0.081       6.178 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.178         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.049       8.227 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069       8.296         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                   8.296         Logic Levels: 4  
                                                                                   Logic: 3.005ns(59.095%), Route: 2.080ns(40.905%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.211         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_204/Y2                   tco                   0.295       3.506 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.598       4.104         s2/dis_num [10]  
 CLMA_146_229/Y6CD                 td                    0.308       4.412 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.497       4.909         s2/dis_tmp [2]   
 CLMA_146_253/Y0                   td                    0.225       5.134 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.700       5.834         _N251            
 IOL_151_297/DO                    td                    0.081       5.915 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       5.915         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.049       7.964 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073       8.037         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                   8.037         Logic Levels: 4  
                                                                                   Logic: 2.958ns(61.293%), Route: 1.868ns(38.707%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_1/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.026       0.026         key_column[0]    
 IOBD_152_210/DIN                  td                    0.781       0.807 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.807         key_column_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.071       0.878 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.244       1.122         nt_key_column[0] 
 CLMA_146_205/M2                                                           r       s1/key_1/opit_0/D

 Data arrival time                                                   1.122         Logic Levels: 2  
                                                                                   Logic: 0.852ns(75.936%), Route: 0.270ns(24.064%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.051       0.051         key_column[2]    
 IOBS_152_205/DIN                  td                    0.781       0.832 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.832         key_column_ibuf[2]/ntD
 IOL_151_205/RX_DATA_DD            td                    0.071       0.903 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.248       1.151         nt_key_column[2] 
 CLMA_146_208/M2                                                           r       s1/key_red/opit_0/D

 Data arrival time                                                   1.151         Logic Levels: 2  
                                                                                   Logic: 0.852ns(74.023%), Route: 0.299ns(25.977%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_yellow/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.026       0.026         key_column[0]    
 IOBD_152_210/DIN                  td                    0.781       0.807 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.807         key_column_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.071       0.878 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.424       1.302         nt_key_column[0] 
 CLMA_146_208/M0                                                           r       s1/key_yellow/opit_0/D

 Data arrival time                                                   1.302         Logic Levels: 2  
                                                                                   Logic: 0.852ns(65.438%), Route: 0.450ns(34.562%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 3.859 sec
Current time: Tue May 30 16:09:01 2023
Action report_timing: Peak memory pool usage is 279,842,816 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue May 30 16:09:02 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/top_basketball.sbit"
Generate programming file takes 2.312500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 7.000 sec
Action gen_bit_stream: CPU time elapsed is 5.453 sec
Current time: Tue May 30 16:09:08 2023
Action gen_bit_stream: Peak memory pool usage is 285,204,480 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_counter.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
Open UCE successfully.
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/guanjiao.fdc" has been added to project successfully. 
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'en_score' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Open UCE successfully.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 11)] Syntax error near )
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 19)] Syntax error near (
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 28)] Syntax error near (
E: Parsing ERROR.
Save Logic Constraint in file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/guanjiao.fdc success.
C: Flow-2004: Constraint file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/guanjiao.fdc". 
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
C: ConstraintEditor-2002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/guanjiao.fdc(line number: 102)] | Port rst_n has been placed at location A1, whose type is share pin.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
Open UCE successfully.
Save Logic Constraint in file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/guanjiao.fdc success.
C: Flow-2004: Constraint file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/guanjiao.fdc". 
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/guanjiao_yueshu.fdc" has been added to project successfully. 
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'en_score' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Open UCE successfully.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v". 
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_seg[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dis_shu[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'en_score' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_column[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_row[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Open UCE successfully.
Save Logic Constraint in file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/guanjiao_yueshu.fdc success.
C: Flow-2004: Constraint file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/guanjiao_yueshu.fdc". 


Process "Compile" started.
Current time: Tue May 30 17:18:06 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
 0.013348s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (117.1%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.019266s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (81.1%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006079s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (257.0%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.256297s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (97.5%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.009542s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (163.7%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.035653s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.6%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004237s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N86 (bmsREDAND).
I: Constant propagation done on N82 (bmsREDAND).
I: Constant propagation done on N88 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully.
 0.031808s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (98.2%)
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 2.641 sec
Current time: Tue May 30 17:18:10 2023
Action compile: Peak memory pool usage is 73,310,208 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue May 30 17:18:10 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.029104s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.4%)
Start mod-gen.
I: Constant propagation done on s1/N55_bc0 (bmsREDAND).
I: Constant propagation done on s1/N197_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N167_ab1 (bmsREDAND).
I: Constant propagation done on s1/N107_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N107_bc1 (bmsREDAND).
I: Constant propagation done on s1/N153_sum0 (bmsREDXOR).
I: Constant propagation done on s1/N167_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N145_sum0 (bmsREDXOR).
I: Constant propagation done on s1/N145_ab0 (bmsREDAND).
I: Constant propagation done on s1/N197_bc1 (bmsREDAND).
Executing : mod-gen successfully.
 0.080101s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.5%)
Start logic-optimization.
Executing : logic-optimization successfully.
 2.539056s wall, 2.484375s user + 0.046875s system = 2.531250s CPU (99.7%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[0] that is redundant to s2/dis_lin[3]
I: Removed GTP_DFF_P inst s2/dis_sel[6] that is redundant to s2/dis_lin[1]
I: Removed GTP_DFF_P inst s2/dis_sel[7] that is redundant to s2/dis_lin[2]
Executing : tech-mapping phase 1 successfully.
 0.019633s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (79.6%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 2.157656s wall, 2.093750s user + 0.078125s system = 2.171875s CPU (100.7%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.032772s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.4%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000520s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.008815s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    51 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     2 uses
GTP_DFF_P                     4 uses
GTP_DFF_RE                    3 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     18 uses
GTP_LUT3                      9 uses
GTP_LUT4                     24 uses
GTP_LUT5                     37 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                    16 uses
GTP_MUX2LUT6                  7 uses

I/O ports: 35
GTP_INBUF                   8 uses
GTP_OUTBUF                 27 uses

Mapping Summary:
Total LUTs: 130 of 17536 (0.74%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 130
Total Registers: 76 of 26304 (0.29%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 35 of 240 (14.58%)


Number of unique control sets : 8
  CLK(nt_clk_in), CE(s1.N318)                      : 2
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 5
      CLK(nt_clk_out), C(~nt_rst_n)                : 1
      CLK(nt_clk_out), P(~nt_rst_n)                : 4
  CLK(nt_clk_in), C(~nt_rst_n)                     : 50
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N366)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N409)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N459)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N638)        : 4
  CLK(nt_clk_in), R(s1.N318), CE(s1.N322)          : 3


Number of DFF:CE Signals : 6
  s1.N318(from GTP_LUT2:Z)                         : 2
  s1.N322(from GTP_LUT2:Z)                         : 3
  s1.N366(from GTP_LUT5M:Z)                        : 4
  s1.N409(from GTP_LUT5:Z)                         : 4
  s1.N459(from GTP_LUT4:Z)                         : 4
  s1.N638(from GTP_LUT5M:Z)                        : 4

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 5
  nt_clk_in(from GTP_INBUF:O)                      : 71

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 71

Number of DFF:RS Signals : 1
  s1.N318(from GTP_LUT2:Z)                         : 3

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                71           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     221.288 MHz       1000.000          4.519        995.481
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     962.464 MHz       1000.000          1.039        998.961
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.481       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.961       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.654       0.000              0             82
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             71
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_C)
Endpoint    : s1/red_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_C)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N447_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N447_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N447          
                                                                                   s1/N449_1/I4 (GTP_LUT5)
                                   td                    0.174       5.754 f       s1/N449_1/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       6.265         s1/N1010         
                                                                                   s1/N459_6/I4 (GTP_LUT5)
                                   td                    0.174       6.439 f       s1/N459_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.880         s1/_N365         
                                                                                   s1/N1018_4/I3 (GTP_LUT4)
                                   td                    0.174       7.054 f       s1/N1018_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.495         s1/N1018         
                                                                                   s1/N1197_4/I4 (GTP_LUT5)
                                   td                    0.174       7.669 f       s1/N1197_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.039         s1/N1197         
                                                                                   s1/N460_4/I4 (GTP_LUT5)
                                   td                    0.164       8.203 r       s1/N460_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.203         s1/N460          
                                                                           r       s1/red_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.203         Logic Levels: 6  
                                                                                   Logic: 1.517ns(34.190%), Route: 2.920ns(65.810%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.481                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_C)
Endpoint    : s1/red_score[4]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_C)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N447_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N447_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N447          
                                                                                   s1/N459_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.862 r       s1/N459_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.303         s1/_N366         
                                                                                   s1/N638_11/I4 (GTP_LUT5)
                                   td                    0.174       6.477 f       s1/N638_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.918         s1/_N280         
                                                                                   s1/N638_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.200 r       s1/N638_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.711         s1/N638          
                                                                           r       s1/red_score[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.711         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.361%), Route: 2.550ns(64.639%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.728                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_C)
Endpoint    : s1/red_score[5]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_C)
                                   net (fanout=12)       0.623       4.714         s1/key_2_edge    
                                                                                   s1/N447_1/I1 (GTP_LUT5M)
                                   td                    0.332       5.046 r       s1/N447_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.534       5.580         s1/N447          
                                                                                   s1/N459_5/I1 (GTP_LUT5M)
                                   td                    0.282       5.862 r       s1/N459_5/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.303         s1/_N366         
                                                                                   s1/N638_11/I4 (GTP_LUT5)
                                   td                    0.174       6.477 f       s1/N638_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.918         s1/_N280         
                                                                                   s1/N638_7_4/I1 (GTP_LUT5M)
                                   td                    0.282       7.200 r       s1/N638_7_4/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511       7.711         s1/N638          
                                                                           r       s1/red_score[5]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.711         Logic Levels: 4  
                                                                                   Logic: 1.395ns(35.361%), Route: 2.550ns(64.639%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.728                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1/CLK (GTP_DFF_RE)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_1/CLK (GTP_DFF_RE)

                                   tco                   0.317       4.083 f       s1/key_1/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.453         s1/key_1         
                                                                           f       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/CLK (GTP_DFF_RE)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2/CLK (GTP_DFF_RE)

                                   tco                   0.317       4.083 f       s1/key_2/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.453         s1/key_2         
                                                                           f       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/CLK (GTP_DFF_RE)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_3/CLK (GTP_DFF_RE)

                                   tco                   0.317       4.083 f       s1/key_3/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.370       4.453         s1/key_3         
                                                                           f       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=13)       0.632       1.525         s2/dis_sel [6]   
                                                                           r       s2/dis_lin[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.525         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.961                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[1]/Q (GTP_DFF_P)
                                   net (fanout=13)       0.632       1.525         s2/dis_sel [6]   
                                                                           r       s2/dis_sel[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.525         Logic Levels: 0  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_sel[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.961                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.893 r       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.516         s2/dis_sel [0]   
                                                                           r       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.516         Logic Levels: 0  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.568                          
 clock uncertainty                                      -0.050    1000.518                          

 Setup time                                             -0.032    1000.486                          

 Data required time                                               1000.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.486                          
 Data arrival time                                                  -1.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.885 f       s2/dis_lin[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.255         s2/dis_lin [0]   
                                                                           f       s2/dis_lin[3]/D (GTP_DFF_P)

 Data arrival time                                                   1.255         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[2]/Q (GTP_DFF_P)
                                   net (fanout=9)        0.594       1.479         s2/dis_sel [7]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_P)

 Data arrival time                                                   1.479         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.797%), Route: 0.594ns(65.203%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_P)

                                   tco                   0.317       0.885 f       s2/dis_lin[3]/Q (GTP_DFF_P)
                                   net (fanout=12)       0.623       1.508         s2/dis_sel [0]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_P)

 Data arrival time                                                   1.508         Logic Levels: 0  
                                                                                   Logic: 0.317ns(33.723%), Route: 0.623ns(66.277%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                               0.033       0.601                          

 Data required time                                                  0.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.601                          
 Data arrival time                                                  -1.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[4] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[4]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[4]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N249            
                                                                                   dis_seg_obuf[4]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[4]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[4]       
 dis_seg[4]                                                                f       dis_seg[4] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N248            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=71)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N27_15[2]/I0 (GTP_LUT5M)
                                   td                    0.239       4.700 f       s2/N27_15[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.700         s2/_N219         
                                                                                   s2/N27_16[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.700 f       s2/N27_16[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.268         s2/dis_tmp [2]   
                                                                                   s2/N80[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.529 f       s2/N80[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.399         _N252            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.808 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.808         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.808         Logic Levels: 4  
                                                                                   Logic: 3.234ns(64.141%), Route: 1.808ns(35.859%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[1] (port)
Endpoint    : s1/key_2/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[1]                                           0.000       0.000 r       key_column[1] (port)
                                   net (fanout=1)        0.000       0.000         key_column[1]    
                                                                                   key_column_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_column[1] 
                                                                           r       s1/key_2/D (GTP_DFF_RE)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[2]                                           0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.000       0.000         key_column[2]    
                                                                                   key_column_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[2] 
                                                                           r       s1/key_red/D (GTP_DFF_E)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_column[2]                                           0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.000       0.000         key_column[2]    
                                                                                   key_column_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_column_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_key_column[2] 
                                                                           r       s1/key_3/D (GTP_DFF_RE)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 13.000 sec
Action synthesize: CPU time elapsed is 10.859 sec
Current time: Tue May 30 17:18:22 2023
Action synthesize: Peak memory pool usage is 193,859,584 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue May 30 17:18:23 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top_basketball'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_in in design, driver pin O(instance clk_in_ibuf) -> load pin CLK(instance s0/clk_out).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.062500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 76       | 26304         | 1                   
| LUT                   | 130      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 35       | 240           | 15                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_basketball' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf has been covered.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 6.219 sec
Current time: Tue May 30 17:18:31 2023
Action dev_map: Peak memory pool usage is 171,368,448 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue May 30 17:18:31 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf
Executing : def_port {dis_seg[0]} -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[0]} -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[1]} -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[1]} -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[2]} -LOC B16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[2]} -LOC B16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[3]} -LOC E18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[3]} -LOC E18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[4]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[4]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[5]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[5]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_seg[6]} -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_seg[6]} -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_shu[0]} -LOC G13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_shu[0]} -LOC G13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_shu[1]} -LOC H14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_shu[1]} -LOC H14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {dis_shu[2]} -LOC H13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {dis_shu[2]} -LOC H13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port clk_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port en_score -LOC U11 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port en_score -LOC U11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_column[0]} -LOC R14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {key_column[0]} -LOC R14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_column[1]} -LOC P13 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {key_column[1]} -LOC P13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_column[2]} -LOC P14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {key_column[2]} -LOC P14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_column[3]} -LOC T13 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf(line number: 18)] Object 'key_column[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_column[3]} -LOC T13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_row[0]} -LOC R13 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {key_row[0]} -LOC R13 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_row[1]} -LOC P12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf(line number: 20)] Object 'key_row[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_row[1]} -LOC P12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_row[2]} -LOC P11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf(line number: 21)] Object 'key_row[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_row[2]} -LOC P11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port {key_row[3]} -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port {key_row[3]} -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_n -LOC U16 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_n -LOC U16 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'clk_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'score[15]' unspecified I/O constraint.
Executing : apply_constraint -f C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 2.13 sec.
Run super clustering :
	Initial slack 990989.
	2 iterations finished.
	Final slack 992165.
Super clustering done.
Design Utilization : 1%.
Global placement takes 0.30 sec.
Wirelength after global placement is 1274.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dis_seg_obuf[0]/opit_1 on IOL_151_326.
Placed fixed group with base inst dis_seg_obuf[1]/opit_1 on IOL_151_325.
Placed fixed group with base inst dis_seg_obuf[2]/opit_1 on IOL_151_298.
Placed fixed group with base inst dis_seg_obuf[3]/opit_1 on IOL_151_254.
Placed fixed group with base inst dis_seg_obuf[4]/opit_1 on IOL_151_257.
Placed fixed group with base inst dis_seg_obuf[5]/opit_1 on IOL_151_258.
Placed fixed group with base inst dis_seg_obuf[6]/opit_1 on IOL_151_253.
Placed fixed group with base inst dis_shu_obuf[0]/opit_1 on IOL_151_233.
Placed fixed group with base inst dis_shu_obuf[1]/opit_1 on IOL_151_226.
Placed fixed group with base inst dis_shu_obuf[2]/opit_1 on IOL_151_225.
Placed fixed group with base inst en_score_ibuf/opit_1 on IOL_151_102.
Placed fixed group with base inst key_column_ibuf[0]/opit_1 on IOL_151_18.
Placed fixed group with base inst key_column_ibuf[1]/opit_1 on IOL_151_10.
Placed fixed group with base inst key_column_ibuf[2]/opit_1 on IOL_151_9.
Placed fixed group with base inst key_row_ibuf[0]/opit_1 on IOL_151_14.
Placed fixed group with base inst key_row_ibuf[3]/opit_1 on IOL_151_89.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_21.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 1250.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990989.
	2 iterations finished.
	Final slack 992165.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1205.
Post global placement takes 0.33 sec.
Wirelength after legalization is 1220.
Legalization takes 0.05 sec.
Worst slack before Replication Place is 995651.
Wirelength after replication placement is 1220.
Legalized cost 995651.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 1220.
Timing-driven detailed placement takes 0.31 sec.
Placement done.
Total placement takes 3.30 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 1.53 sec.
Worst slack is 995890.
Processing design graph takes 0.25 sec.
Total memory for routing:
	46.921849 M.
Total nets for routing : 264.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 7 at the end of iteration 0.
Unrouted nets 6 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 0 at the end of iteration 3.
Global Routing step 3 processed 12 nets, it takes 0.19 sec.
Global routing takes 0.20 sec.
Total 285 subnets.
    forward max bucket size 60 , backward 21.
        Unrouted nets 136 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 25 , backward 29.
        Unrouted nets 99 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 22 , backward 74.
        Unrouted nets 75 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 17 , backward 32.
        Unrouted nets 61 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 36.
        Unrouted nets 51 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 16 , backward 67.
        Unrouted nets 29 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 40.
        Unrouted nets 25 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 31.
        Unrouted nets 11 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 31.
        Unrouted nets 4 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 12.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 21.
        Unrouted nets 3 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 14.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from s0/clk_out/opit_0_inv:Q to s2/dis_sel[1]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.27 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.09 sec.
Used srb routing arc is 1819.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 2.89 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 43       | 3274          | 1                   
|   FF                     | 34       | 19644         | 1                   
|   LUT                    | 79       | 13096         | 1                   
|   LUT-FF pairs           | 11       | 13096         | 1                   
| Use of CLMS              | 18       | 1110          | 2                   
|   FF                     | 42       | 6660          | 1                   
|   LUT                    | 54       | 4440          | 1                   
|   LUT-FF pairs           | 7        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 35       | 240           | 15                  
|   IOBD                   | 19       | 120           | 16                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 15       | 114           | 13                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 35       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'top_basketball' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 17.000 sec
Action pnr: CPU time elapsed is 14.172 sec
Current time: Tue May 30 17:18:47 2023
Action pnr: Peak memory pool usage is 372,428,800 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue May 30 17:18:48 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 17:18:58 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                59           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     198.886 MHz       1000.000          5.028        994.972
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz    1069.519 MHz       1000.000          0.935        999.065
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            994.972       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.065       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.334       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.334       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.291       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.415       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.953       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.204       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.307       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.308       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.656       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.628       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.720
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.261       4.626 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.766       5.392         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.377       5.769 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.414       6.183         s0/_N463         
 CLMA_130_176/Y0                   td                    0.164       6.347 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.446       6.793         s0/_N467         
 CLMS_126_165/Y0                   td                    0.383       7.176 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       1.116       8.292         s0/N34           
                                                         0.382       8.674 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.674         s0/_N108         
 CLMS_126_193/COUT                 td                    0.097       8.771 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.771         s0/_N110         
                                                         0.060       8.831 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.831         s0/_N112         
 CLMS_126_197/COUT                 td                    0.097       8.928 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.928         s0/_N114         
                                                         0.060       8.988 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.988         s0/_N116         
 CLMS_126_201/COUT                 td                    0.097       9.085 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.085         s0/_N118         
                                                         0.059       9.144 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.144         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.144         Logic Levels: 6  
                                                                                   Logic: 2.037ns(42.624%), Route: 2.742ns(57.376%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.528    1003.720         ntclkbufg_0      
 CLMS_126_205/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.337                          
 clock uncertainty                                      -0.050    1004.287                          

 Setup time                                             -0.171    1004.116                          

 Data required time                                               1004.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.116                          
 Data arrival time                                                  -9.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.972                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.720
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.261       4.626 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.766       5.392         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.377       5.769 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.414       6.183         s0/_N463         
 CLMA_130_176/Y0                   td                    0.164       6.347 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.446       6.793         s0/_N467         
 CLMS_126_165/Y0                   td                    0.383       7.176 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       1.116       8.292         s0/N34           
                                                         0.382       8.674 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.674         s0/_N108         
 CLMS_126_193/COUT                 td                    0.097       8.771 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.771         s0/_N110         
                                                         0.060       8.831 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.831         s0/_N112         
 CLMS_126_197/COUT                 td                    0.097       8.928 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.928         s0/_N114         
                                                         0.060       8.988 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.988         s0/_N116         
 CLMS_126_201/COUT                 td                    0.095       9.083 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.083         s0/_N118         
 CLMS_126_205/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.083         Logic Levels: 6  
                                                                                   Logic: 1.976ns(41.882%), Route: 2.742ns(58.118%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.528    1003.720         ntclkbufg_0      
 CLMS_126_205/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617    1004.337                          
 clock uncertainty                                      -0.050    1004.287                          

 Setup time                                             -0.171    1004.116                          

 Data required time                                               1004.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.116                          
 Data arrival time                                                  -9.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.033                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.715
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.261       4.626 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.766       5.392         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.377       5.769 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.414       6.183         s0/_N463         
 CLMA_130_176/Y0                   td                    0.164       6.347 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.446       6.793         s0/_N467         
 CLMS_126_165/Y0                   td                    0.383       7.176 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       1.116       8.292         s0/N34           
                                                         0.382       8.674 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.674         s0/_N108         
 CLMS_126_193/COUT                 td                    0.097       8.771 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.771         s0/_N110         
                                                         0.060       8.831 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.831         s0/_N112         
 CLMS_126_197/COUT                 td                    0.097       8.928 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.928         s0/_N114         
                                                         0.059       8.987 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.987         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.987         Logic Levels: 5  
                                                                                   Logic: 1.880ns(40.675%), Route: 2.742ns(59.325%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.523    1003.715         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.650    1004.365                          
 clock uncertainty                                      -0.050    1004.315                          

 Setup time                                             -0.171    1004.144                          

 Data required time                                               1004.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.144                          
 Data arrival time                                                  -8.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.157                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  3.715
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.523       3.715         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t6/opit_0_inv/CLK

 CLMA_146_188/Q1                   tco                   0.223       3.938 f       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.144       4.082         s1/t6            
 CLMA_146_188/CD                                                           f       s1/t5/opit_0_inv/D

 Data arrival time                                                   4.082         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.650       3.715                          
 clock uncertainty                                       0.000       3.715                          

 Hold time                                               0.033       3.748                          

 Data required time                                                  3.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.748                          
 Data arrival time                                                  -4.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[5]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.395
  Launch Clock Delay      :  3.745
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.553       3.745         ntclkbufg_0      
 CLMA_146_212/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_212/Q0                   tco                   0.224       3.969 r       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.141       4.110         nt_score[5]      
 CLMA_146_213/M2                                                           r       s2/dis_num[5]/opit_0_inv/D

 Data arrival time                                                   4.110         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       4.395         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[5]/opit_0_inv/CLK
 clock pessimism                                        -0.617       3.778                          
 clock uncertainty                                       0.000       3.778                          

 Hold time                                              -0.012       3.766                          

 Data required time                                                  3.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.766                          
 Data arrival time                                                  -4.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/opit_0/CLK
Endpoint    : s1/t6/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  3.712
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.520       3.712         ntclkbufg_0      
 CLMS_142_189/CLK                                                          r       s1/key_3/opit_0/CLK

 CLMS_142_189/Q0                   tco                   0.224       3.936 r       s1/key_3/opit_0/Q
                                   net (fanout=1)        0.175       4.111         s1/key_3         
 CLMA_146_188/M2                                                           r       s1/t6/opit_0_inv/D

 Data arrival time                                                   4.111         Logic Levels: 0  
                                                                                   Logic: 0.224ns(56.140%), Route: 0.175ns(43.860%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       4.365         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t6/opit_0_inv/CLK
 clock pessimism                                        -0.598       3.767                          
 clock uncertainty                                       0.000       3.767                          

 Hold time                                              -0.012       3.755                          

 Data required time                                                  3.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.755                          
 Data arrival time                                                  -4.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.941
  Launch Clock Delay      :  1.230
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Y0                   tco                   0.325       1.555 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.493       2.048         s2/dis_lin [0]   
 CLMA_146_216/M3                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   2.048         Logic Levels: 0  
                                                                                   Logic: 0.325ns(39.731%), Route: 0.493ns(60.269%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941    1000.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.289    1001.230                          
 clock uncertainty                                      -0.050    1001.180                          

 Setup time                                             -0.067    1001.113                          

 Data required time                                               1001.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.113                          
 Data arrival time                                                  -2.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.065                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.941
  Launch Clock Delay      :  1.230
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_216/Q2                   tco                   0.261       1.491 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.497       1.988         s2/dis_sel [7]   
 CLMA_146_216/M2                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.988         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.433%), Route: 0.497ns(65.567%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941    1000.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.289    1001.230                          
 clock uncertainty                                      -0.050    1001.180                          

 Setup time                                             -0.067    1001.113                          

 Data required time                                               1001.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.113                          
 Data arrival time                                                  -1.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.125                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.941
  Launch Clock Delay      :  1.230
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.261       1.491 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.369       1.860         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.860         Logic Levels: 0  
                                                                                   Logic: 0.261ns(41.429%), Route: 0.369ns(58.571%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941    1000.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.289    1001.230                          
 clock uncertainty                                      -0.050    1001.180                          

 Setup time                                             -0.067    1001.113                          

 Data required time                                               1001.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.113                          
 Data arrival time                                                  -1.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.253                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.230
  Launch Clock Delay      :  0.941
  Clock Pessimism Removal :  -0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941       0.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.223       1.164 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.144       1.308         s2/dis_sel [6]   
 CLMA_146_216/AD                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.308         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.289       0.941                          
 clock uncertainty                                       0.000       0.941                          

 Hold time                                               0.033       0.974                          

 Data required time                                                  0.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.974                          
 Data arrival time                                                  -1.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.230
  Launch Clock Delay      :  0.941
  Clock Pessimism Removal :  -0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941       0.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.223       1.164 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.278       1.442         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.442         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.511%), Route: 0.278ns(55.489%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                        -0.289       0.941                          
 clock uncertainty                                       0.000       0.941                          

 Hold time                                              -0.016       0.925                          

 Data required time                                                  0.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.925                          
 Data arrival time                                                  -1.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.517                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.230
  Launch Clock Delay      :  0.941
  Clock Pessimism Removal :  -0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.941       0.941         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_216/Q3                   tco                   0.223       1.164 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.278       1.442         s2/dis_sel [0]   
 CLMA_146_216/M1                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.442         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.511%), Route: 0.278ns(55.489%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        1.230       1.230         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.289       0.941                          
 clock uncertainty                                       0.000       0.941                          

 Hold time                                              -0.016       0.925                          

 Data required time                                                  0.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.925                          
 Data arrival time                                                  -1.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.517                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[6]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.836       4.400         ntclkbufg_0      
 CLMA_146_217/CLK                                                          r       s2/dis_num[6]/opit_0_inv/CLK

 CLMA_146_217/Y2                   tco                   0.325       4.725 r       s2/dis_num[6]/opit_0_inv/Q
                                   net (fanout=1)        0.568       5.293         s2/dis_num [6]   
 CLMA_146_221/Y6AB                 td                    0.377       5.670 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.902       6.572         s2/dis_tmp [2]   
 CLMA_146_245/Y1                   td                    0.271       6.843 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.069       7.912         _N248            
 IOL_151_326/DO                    td                    0.122       8.034 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       8.034         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.788      10.822 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074      10.896         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                  10.896         Logic Levels: 4  
                                                                                   Logic: 3.883ns(59.775%), Route: 2.613ns(40.225%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[6]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.836       4.400         ntclkbufg_0      
 CLMA_146_217/CLK                                                          r       s2/dis_num[6]/opit_0_inv/CLK

 CLMA_146_217/Y2                   tco                   0.325       4.725 r       s2/dis_num[6]/opit_0_inv/Q
                                   net (fanout=1)        0.568       5.293         s2/dis_num [6]   
 CLMA_146_221/Y6AB                 td                    0.377       5.670 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.902       6.572         s2/dis_tmp [2]   
 CLMA_146_245/Y3                   td                    0.271       6.843 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        1.014       7.857         _N252            
 IOL_151_325/DO                    td                    0.122       7.979 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.979         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.788      10.767 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069      10.836         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                  10.836         Logic Levels: 4  
                                                                                   Logic: 3.883ns(60.333%), Route: 2.553ns(39.667%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[1]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.836       4.400         ntclkbufg_0      
 CLMA_146_217/CLK                                                          r       s2/dis_num[1]/opit_0_inv/CLK

 CLMA_146_217/Q3                   tco                   0.261       4.661 r       s2/dis_num[1]/opit_0_inv/Q
                                   net (fanout=1)        0.733       5.394         s2/dis_num [1]   
 CLMA_146_220/Y6AB                 td                    0.216       5.610 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.750       6.360         s2/dis_tmp [1]   
 CLMA_146_245/Y0                   td                    0.239       6.599 f       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        0.787       7.386         _N250            
 IOL_151_298/DO                    td                    0.122       7.508 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       7.508         dis_seg_obuf[2]/ntO
 IOBD_152_298/PAD                  td                    2.788      10.296 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.071      10.367         dis_seg[2]       
 B16                                                                       f       dis_seg[2] (port)

 Data arrival time                                                  10.367         Logic Levels: 4  
                                                                                   Logic: 3.626ns(60.768%), Route: 2.341ns(39.232%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/clk_out/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    1.020       1.080 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.095       1.175 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.626       2.801         nt_rst_n         
 CLMA_130_169/RS                                                           f       s0/clk_out/opit_0_inv/RS

 Data arrival time                                                   2.801         Logic Levels: 2  
                                                                                   Logic: 1.115ns(39.807%), Route: 1.686ns(60.193%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.935       0.995 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.995         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.094       1.089 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.738       2.827         nt_rst_n         
 CLMS_126_181/RS                                                           r       s0/cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.827         Logic Levels: 2  
                                                                                   Logic: 1.029ns(36.399%), Route: 1.798ns(63.601%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.935       0.995 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.995         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.094       1.089 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.738       2.827         nt_rst_n         
 CLMS_126_181/RS                                                           r       s0/cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.827         Logic Levels: 2  
                                                                                   Logic: 1.029ns(36.399%), Route: 1.798ns(63.601%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.525
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.458       3.525         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.209       3.734 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.612       4.346         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.302       4.648 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.351       4.999         s0/_N463         
 CLMA_130_176/Y0                   td                    0.131       5.130 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.354       5.484         s0/_N467         
 CLMS_126_165/Y0                   td                    0.308       5.792 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.871       6.663         s0/N34           
                                                         0.307       6.970 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.970         s0/_N108         
 CLMS_126_193/COUT                 td                    0.083       7.053 f       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.053         s0/_N110         
                                                         0.057       7.110 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.110         s0/_N112         
 CLMS_126_197/COUT                 td                    0.083       7.193 f       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.193         s0/_N114         
                                                         0.057       7.250 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.250         s0/_N116         
 CLMS_126_201/COUT                 td                    0.083       7.333 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.333         s0/_N118         
                                                         0.057       7.390 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.390         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.390         Logic Levels: 6  
                                                                                   Logic: 1.677ns(43.389%), Route: 2.188ns(56.611%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.266    1003.075         ntclkbufg_0      
 CLMS_126_205/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.503                          
 clock uncertainty                                      -0.050    1003.453                          

 Setup time                                             -0.110    1003.343                          

 Data required time                                               1003.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.343                          
 Data arrival time                                                  -7.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.953                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.525
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.458       3.525         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.209       3.734 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.612       4.346         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.302       4.648 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.351       4.999         s0/_N463         
 CLMA_130_176/Y0                   td                    0.131       5.130 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.354       5.484         s0/_N467         
 CLMS_126_165/Y0                   td                    0.308       5.792 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.871       6.663         s0/N34           
                                                         0.307       6.970 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.970         s0/_N108         
 CLMS_126_193/COUT                 td                    0.083       7.053 f       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.053         s0/_N110         
                                                         0.057       7.110 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.110         s0/_N112         
 CLMS_126_197/COUT                 td                    0.083       7.193 f       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.193         s0/_N114         
                                                         0.057       7.250 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.250         s0/_N116         
 CLMS_126_201/COUT                 td                    0.083       7.333 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.333         s0/_N118         
 CLMS_126_205/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.333         Logic Levels: 6  
                                                                                   Logic: 1.620ns(42.542%), Route: 2.188ns(57.458%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.266    1003.075         ntclkbufg_0      
 CLMS_126_205/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428    1003.503                          
 clock uncertainty                                      -0.050    1003.453                          

 Setup time                                             -0.110    1003.343                          

 Data required time                                               1003.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.343                          
 Data arrival time                                                  -7.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.010                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[19]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.525
  Clock Pessimism Removal :  0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.458       3.525         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK

 CLMS_126_201/Q2                   tco                   0.209       3.734 r       s0/cnt[19]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.612       4.346         s0/cnt [18]      
 CLMA_130_172/Y1                   td                    0.302       4.648 r       s0/N34_18/gateop_perm/Z
                                   net (fanout=1)        0.351       4.999         s0/_N463         
 CLMA_130_176/Y0                   td                    0.131       5.130 r       s0/N34_22/gateop_perm/Z
                                   net (fanout=2)        0.354       5.484         s0/_N467         
 CLMS_126_165/Y0                   td                    0.308       5.792 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.871       6.663         s0/N34           
                                                         0.307       6.970 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.970         s0/_N108         
 CLMS_126_193/COUT                 td                    0.083       7.053 f       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.053         s0/_N110         
                                                         0.057       7.110 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.110         s0/_N112         
 CLMS_126_197/COUT                 td                    0.083       7.193 f       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.193         s0/_N114         
                                                         0.057       7.250 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.250         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.250         Logic Levels: 5  
                                                                                   Logic: 1.537ns(41.262%), Route: 2.188ns(58.738%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.093    1000.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.261    1003.070         ntclkbufg_0      
 CLMS_126_201/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.455    1003.525                          
 clock uncertainty                                      -0.050    1003.475                          

 Setup time                                             -0.110    1003.365                          

 Data required time                                               1003.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.365                          
 Data arrival time                                                  -7.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.115                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  3.073
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.264       3.073         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t6/opit_0_inv/CLK

 CLMA_146_188/Q1                   tco                   0.197       3.270 f       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.138       3.408         s1/t6            
 CLMA_146_188/CD                                                           f       s1/t5/opit_0_inv/D

 Data arrival time                                                   3.408         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.461       3.528         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.454       3.074                          
 clock uncertainty                                       0.000       3.074                          

 Hold time                                               0.027       3.101                          

 Data required time                                                  3.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.101                          
 Data arrival time                                                  -3.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3/opit_0/CLK
Endpoint    : s1/t6/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.261       3.070         ntclkbufg_0      
 CLMS_142_189/CLK                                                          r       s1/key_3/opit_0/CLK

 CLMS_142_189/Q0                   tco                   0.198       3.268 r       s1/key_3/opit_0/Q
                                   net (fanout=1)        0.156       3.424         s1/key_3         
 CLMA_146_188/M2                                                           r       s1/t6/opit_0_inv/D

 Data arrival time                                                   3.424         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.932%), Route: 0.156ns(44.068%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.461       3.528         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       s1/t6/opit_0_inv/CLK
 clock pessimism                                        -0.416       3.112                          
 clock uncertainty                                       0.000       3.112                          

 Hold time                                              -0.003       3.109                          

 Data required time                                                  3.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.109                          
 Data arrival time                                                  -3.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[5]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.292       3.101         ntclkbufg_0      
 CLMA_146_212/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_212/Q0                   tco                   0.198       3.299 r       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.143       3.442         nt_score[5]      
 CLMA_146_213/M2                                                           r       s2/dis_num[5]/opit_0_inv/D

 Data arrival time                                                   3.442         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.489       3.556         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[5]/opit_0_inv/CLK
 clock pessimism                                        -0.428       3.128                          
 clock uncertainty                                       0.000       3.128                          

 Hold time                                              -0.003       3.125                          

 Data required time                                                  3.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.125                          
 Data arrival time                                                  -3.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.776
  Launch Clock Delay      :  0.921
  Clock Pessimism Removal :  0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Y0                   tco                   0.323       1.244 f       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.387       1.631         s2/dis_lin [0]   
 CLMA_146_216/M3                                                           f       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.631         Logic Levels: 0  
                                                                                   Logic: 0.323ns(45.493%), Route: 0.387ns(54.507%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776    1000.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.144    1000.920                          
 clock uncertainty                                      -0.050    1000.870                          

 Setup time                                             -0.035    1000.835                          

 Data required time                                               1000.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.835                          
 Data arrival time                                                  -1.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.204                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.776
  Launch Clock Delay      :  0.921
  Clock Pessimism Removal :  0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_216/Q2                   tco                   0.209       1.130 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.411       1.541         s2/dis_sel [7]   
 CLMA_146_216/M2                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.541         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.710%), Route: 0.411ns(66.290%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776    1000.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.144    1000.920                          
 clock uncertainty                                      -0.050    1000.870                          

 Setup time                                             -0.027    1000.843                          

 Data required time                                               1000.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.843                          
 Data arrival time                                                  -1.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.302                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.776
  Launch Clock Delay      :  0.921
  Clock Pessimism Removal :  0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.206       1.127 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.314       1.441         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.441         Logic Levels: 0  
                                                                                   Logic: 0.206ns(39.615%), Route: 0.314ns(60.385%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776    1000.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.144    1000.920                          
 clock uncertainty                                      -0.050    1000.870                          

 Setup time                                             -0.035    1000.835                          

 Data required time                                               1000.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.835                          
 Data arrival time                                                  -1.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.394                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.921
  Launch Clock Delay      :  0.776
  Clock Pessimism Removal :  -0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776       0.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.197       0.973 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.140       1.113         s2/dis_sel [6]   
 CLMA_146_216/AD                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.113         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.457%), Route: 0.140ns(41.543%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.144       0.777                          
 clock uncertainty                                       0.000       0.777                          

 Hold time                                               0.028       0.805                          

 Data required time                                                  0.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.805                          
 Data arrival time                                                  -1.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.921
  Launch Clock Delay      :  0.776
  Clock Pessimism Removal :  -0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776       0.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_216/Q3                   tco                   0.198       0.974 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.258       1.232         s2/dis_sel [0]   
 CLMA_146_216/M1                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.232         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.421%), Route: 0.258ns(56.579%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.144       0.777                          
 clock uncertainty                                       0.000       0.777                          

 Hold time                                              -0.003       0.774                          

 Data required time                                                  0.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.774                          
 Data arrival time                                                  -1.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.458                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.921
  Launch Clock Delay      :  0.776
  Clock Pessimism Removal :  -0.144

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.776       0.776         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.198       0.974 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.262       1.236         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.236         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.043%), Route: 0.262ns(56.957%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.921       0.921         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                        -0.144       0.777                          
 clock uncertainty                                       0.000       0.777                          

 Hold time                                              -0.003       0.774                          

 Data required time                                                  0.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.774                          
 Data arrival time                                                  -1.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.462                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[6]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.493       3.560         ntclkbufg_0      
 CLMA_146_217/CLK                                                          r       s2/dis_num[6]/opit_0_inv/CLK

 CLMA_146_217/Y2                   tco                   0.295       3.855 r       s2/dis_num[6]/opit_0_inv/Q
                                   net (fanout=1)        0.442       4.297         s2/dis_num [6]   
 CLMA_146_221/Y6AB                 td                    0.302       4.599 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.712       5.311         s2/dis_tmp [2]   
 CLMA_146_245/Y1                   td                    0.217       5.528 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        0.984       6.512         _N248            
 IOL_151_326/DO                    td                    0.081       6.593 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.593         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.049       8.642 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074       8.716         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   8.716         Logic Levels: 4  
                                                                                   Logic: 2.944ns(57.099%), Route: 2.212ns(42.901%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[6]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.493       3.560         ntclkbufg_0      
 CLMA_146_217/CLK                                                          r       s2/dis_num[6]/opit_0_inv/CLK

 CLMA_146_217/Y2                   tco                   0.295       3.855 r       s2/dis_num[6]/opit_0_inv/Q
                                   net (fanout=1)        0.442       4.297         s2/dis_num [6]   
 CLMA_146_221/Y6AB                 td                    0.302       4.599 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.712       5.311         s2/dis_tmp [2]   
 CLMA_146_245/Y3                   td                    0.217       5.528 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.933       6.461         _N252            
 IOL_151_325/DO                    td                    0.081       6.542 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.542         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.049       8.591 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069       8.660         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                   8.660         Logic Levels: 4  
                                                                                   Logic: 2.944ns(57.725%), Route: 2.156ns(42.275%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[11]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.093       0.093         clk_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.547         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s2/dis_num[11]/opit_0_inv/CLK

 CLMA_146_205/Q0                   tco                   0.209       3.756 r       s2/dis_num[11]/opit_0_inv/Q
                                   net (fanout=1)        0.602       4.358         s2/dis_num [11]  
 CLMA_146_237/Y6AB                 td                    0.307       4.665 r       s2/N27_16[3]_muxf6/F
                                   net (fanout=7)        0.371       5.036         s2/dis_tmp [3]   
 CLMA_146_245/Y0                   td                    0.297       5.333 f       s2/N80[2]/gateop_perm/Z
                                   net (fanout=1)        0.724       6.057         _N250            
 IOL_151_298/DO                    td                    0.081       6.138 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       6.138         dis_seg_obuf[2]/ntO
 IOBD_152_298/PAD                  td                    2.049       8.187 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.071       8.258         dis_seg[2]       
 B16                                                                       f       dis_seg[2] (port)

 Data arrival time                                                   8.258         Logic Levels: 4  
                                                                                   Logic: 2.943ns(62.471%), Route: 1.768ns(37.529%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/clk_out/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.781       0.841 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.841         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.071       0.912 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.434       2.346         nt_rst_n         
 CLMA_130_169/RS                                                           r       s0/clk_out/opit_0_inv/RS

 Data arrival time                                                   2.346         Logic Levels: 2  
                                                                                   Logic: 0.852ns(36.317%), Route: 1.494ns(63.683%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.781       0.841 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.841         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.071       0.912 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.445       2.357         nt_rst_n         
 CLMS_126_181/RS                                                           r       s0/cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.357         Logic Levels: 2  
                                                                                   Logic: 0.852ns(36.148%), Route: 1.505ns(63.852%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s0/cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.060       0.060         rst_n            
 IOBS_152_21/DIN                   td                    0.781       0.841 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.841         rst_n_ibuf/ntD   
 IOL_151_21/RX_DATA_DD             td                    0.071       0.912 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=27)       1.445       2.357         nt_rst_n         
 CLMS_126_181/RS                                                           r       s0/cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.357         Logic Levels: 2  
                                                                                   Logic: 0.852ns(36.148%), Route: 1.505ns(63.852%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 10.000 sec
Action report_timing: CPU time elapsed is 8.516 sec
Current time: Tue May 30 17:18:58 2023
Action report_timing: Peak memory pool usage is 279,957,504 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue May 30 17:19:00 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.265625 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/top_basketball.sbit"
Generate programming file takes 5.500000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 14.000 sec
Action gen_bit_stream: CPU time elapsed is 12.266 sec
Current time: Tue May 30 17:19:13 2023
Action gen_bit_stream: Peak memory pool usage is 285,401,088 bytes
Process "Generate Bitstream" done.
