# JSSC 21 51pJ

This example describes the sensor design from the JSSC 2021 paper: [A 51-pJ/Pixel 33.7-dB PSNR 4Ã— Compressive CMOS Image Sensor With Column-Parallel Single-Shot Compressive Sensing](https://ieeexplore.ieee.org/document/9424987)

In this example, we only simulate the 4T APS and switched-capacitor matrix multiplier, which is the 
main innovation in this paper.


<p align="center">
  <img src="https://user-images.githubusercontent.com/21286132/222620862-1d839fc6-588f-4d87-9775-0a10fe4a6c7d.png">
</p>
