{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 20:03:31 2015 " "Info: Processing started: Wed Dec 16 20:03:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU_ACC -c ALU_ACC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU_ACC -c ALU_ACC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 40 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register parallel_reg:ACC\|D_FF:\\F:3:DFF\|q register parallel_reg:ACC\|D_FF:\\F:6:DFF\|q 205.04 MHz 4.877 ns Internal " "Info: Clock \"clk\" has Internal fmax of 205.04 MHz between source register \"parallel_reg:ACC\|D_FF:\\F:3:DFF\|q\" and destination register \"parallel_reg:ACC\|D_FF:\\F:6:DFF\|q\" (period= 4.877 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.662 ns + Longest register register " "Info: + Longest register to register delay is 4.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns parallel_reg:ACC\|D_FF:\\F:3:DFF\|q 1 REG LCFF_X40_Y34_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y34_N5; Fanout = 4; REG Node = 'parallel_reg:ACC\|D_FF:\\F:3:DFF\|q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { parallel_reg:ACC|D_FF:\F:3:DFF|q } "NODE_NAME" } } { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.275 ns) 0.590 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|P\[3\]~95 2 COMB LCCOMB_X40_Y34_N24 3 " "Info: 2: + IC(0.315 ns) + CELL(0.275 ns) = 0.590 ns; Loc. = LCCOMB_X40_Y34_N24; Fanout = 3; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|P\[3\]~95'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { parallel_reg:ACC|D_FF:\F:3:DFF|q look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|P[3]~95 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.437 ns) 1.717 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|C~486 3 COMB LCCOMB_X41_Y34_N4 4 " "Info: 3: + IC(0.690 ns) + CELL(0.437 ns) = 1.717 ns; Loc. = LCCOMB_X41_Y34_N4; Fanout = 4; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|C~486'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|P[3]~95 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.275 ns) 3.195 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA1\|C~370 4 COMB LCCOMB_X41_Y33_N26 2 " "Info: 4: + IC(1.203 ns) + CELL(0.275 ns) = 3.195 ns; Loc. = LCCOMB_X41_Y33_N26; Fanout = 2; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA1\|C~370'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~370 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.598 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA1\|Sum\[2\] 5 COMB LCCOMB_X41_Y33_N22 1 " "Info: 5: + IC(0.253 ns) + CELL(0.150 ns) = 3.598 ns; Loc. = LCCOMB_X41_Y33_N22; Fanout = 1; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA1\|Sum\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~370 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|Sum[2] } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 3.990 ns mux_4_to_1_16_bits:MUXX\|Mux9~94 6 COMB LCCOMB_X41_Y33_N18 1 " "Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 3.990 ns; Loc. = LCCOMB_X41_Y33_N18; Fanout = 1; COMB Node = 'mux_4_to_1_16_bits:MUXX\|Mux9~94'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|Sum[2] mux_4_to_1_16_bits:MUXX|Mux9~94 } "NODE_NAME" } } { "../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.150 ns) 4.578 ns mux_4_to_1_16_bits:MUXX\|Mux9~95 7 COMB LCCOMB_X42_Y33_N10 1 " "Info: 7: + IC(0.438 ns) + CELL(0.150 ns) = 4.578 ns; Loc. = LCCOMB_X42_Y33_N10; Fanout = 1; COMB Node = 'mux_4_to_1_16_bits:MUXX\|Mux9~95'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { mux_4_to_1_16_bits:MUXX|Mux9~94 mux_4_to_1_16_bits:MUXX|Mux9~95 } "NODE_NAME" } } { "../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.662 ns parallel_reg:ACC\|D_FF:\\F:6:DFF\|q 8 REG LCFF_X42_Y33_N11 5 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.662 ns; Loc. = LCFF_X42_Y33_N11; Fanout = 5; REG Node = 'parallel_reg:ACC\|D_FF:\\F:6:DFF\|q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mux_4_to_1_16_bits:MUXX|Mux9~95 parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 32.63 % ) " "Info: Total cell delay = 1.521 ns ( 32.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.141 ns ( 67.37 % ) " "Info: Total interconnect delay = 3.141 ns ( 67.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.662 ns" { parallel_reg:ACC|D_FF:\F:3:DFF|q look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|P[3]~95 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~370 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|Sum[2] mux_4_to_1_16_bits:MUXX|Mux9~94 mux_4_to_1_16_bits:MUXX|Mux9~95 parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.662 ns" { parallel_reg:ACC|D_FF:\F:3:DFF|q {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|P[3]~95 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~370 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|Sum[2] {} mux_4_to_1_16_bits:MUXX|Mux9~94 {} mux_4_to_1_16_bits:MUXX|Mux9~95 {} parallel_reg:ACC|D_FF:\F:6:DFF|q {} } { 0.000ns 0.315ns 0.690ns 1.203ns 0.253ns 0.242ns 0.438ns 0.000ns } { 0.000ns 0.275ns 0.437ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns parallel_reg:ACC\|D_FF:\\F:6:DFF\|q 3 REG LCFF_X42_Y33_N11 5 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X42_Y33_N11; Fanout = 5; REG Node = 'parallel_reg:ACC\|D_FF:\\F:6:DFF\|q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} parallel_reg:ACC|D_FF:\F:6:DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns parallel_reg:ACC\|D_FF:\\F:3:DFF\|q 3 REG LCFF_X40_Y34_N5 4 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X40_Y34_N5; Fanout = 4; REG Node = 'parallel_reg:ACC\|D_FF:\\F:3:DFF\|q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl parallel_reg:ACC|D_FF:\F:3:DFF|q } "NODE_NAME" } } { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl parallel_reg:ACC|D_FF:\F:3:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} parallel_reg:ACC|D_FF:\F:3:DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} parallel_reg:ACC|D_FF:\F:6:DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl parallel_reg:ACC|D_FF:\F:3:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} parallel_reg:ACC|D_FF:\F:3:DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.662 ns" { parallel_reg:ACC|D_FF:\F:3:DFF|q look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|P[3]~95 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~370 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|Sum[2] mux_4_to_1_16_bits:MUXX|Mux9~94 mux_4_to_1_16_bits:MUXX|Mux9~95 parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.662 ns" { parallel_reg:ACC|D_FF:\F:3:DFF|q {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|P[3]~95 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~370 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|Sum[2] {} mux_4_to_1_16_bits:MUXX|Mux9~94 {} mux_4_to_1_16_bits:MUXX|Mux9~95 {} parallel_reg:ACC|D_FF:\F:6:DFF|q {} } { 0.000ns 0.315ns 0.690ns 1.203ns 0.253ns 0.242ns 0.438ns 0.000ns } { 0.000ns 0.275ns 0.437ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} parallel_reg:ACC|D_FF:\F:6:DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl parallel_reg:ACC|D_FF:\F:3:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} parallel_reg:ACC|D_FF:\F:3:DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "parallel_reg:ACC\|D_FF:\\F:6:DFF\|q A\[0\] clk 8.411 ns register " "Info: tsu for register \"parallel_reg:ACC\|D_FF:\\F:6:DFF\|q\" (data pin = \"A\[0\]\", clock pin = \"clk\") is 8.411 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.127 ns + Longest pin register " "Info: + Longest pin to register delay is 11.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns A\[0\] 1 PIN PIN_B11 7 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 7; PIN Node = 'A\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.384 ns) + CELL(0.419 ns) 7.653 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|C~485 2 COMB LCCOMB_X41_Y34_N20 1 " "Info: 2: + IC(6.384 ns) + CELL(0.419 ns) = 7.653 ns; Loc. = LCCOMB_X41_Y34_N20; Fanout = 1; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|C~485'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { A[0] look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~485 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 8.182 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|C~486 3 COMB LCCOMB_X41_Y34_N4 4 " "Info: 3: + IC(0.258 ns) + CELL(0.271 ns) = 8.182 ns; Loc. = LCCOMB_X41_Y34_N4; Fanout = 4; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|C~486'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~485 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.275 ns) 9.660 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA1\|C~370 4 COMB LCCOMB_X41_Y33_N26 2 " "Info: 4: + IC(1.203 ns) + CELL(0.275 ns) = 9.660 ns; Loc. = LCCOMB_X41_Y33_N26; Fanout = 2; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA1\|C~370'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~370 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 10.063 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA1\|Sum\[2\] 5 COMB LCCOMB_X41_Y33_N22 1 " "Info: 5: + IC(0.253 ns) + CELL(0.150 ns) = 10.063 ns; Loc. = LCCOMB_X41_Y33_N22; Fanout = 1; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA1\|Sum\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~370 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|Sum[2] } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 10.455 ns mux_4_to_1_16_bits:MUXX\|Mux9~94 6 COMB LCCOMB_X41_Y33_N18 1 " "Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 10.455 ns; Loc. = LCCOMB_X41_Y33_N18; Fanout = 1; COMB Node = 'mux_4_to_1_16_bits:MUXX\|Mux9~94'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|Sum[2] mux_4_to_1_16_bits:MUXX|Mux9~94 } "NODE_NAME" } } { "../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.150 ns) 11.043 ns mux_4_to_1_16_bits:MUXX\|Mux9~95 7 COMB LCCOMB_X42_Y33_N10 1 " "Info: 7: + IC(0.438 ns) + CELL(0.150 ns) = 11.043 ns; Loc. = LCCOMB_X42_Y33_N10; Fanout = 1; COMB Node = 'mux_4_to_1_16_bits:MUXX\|Mux9~95'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { mux_4_to_1_16_bits:MUXX|Mux9~94 mux_4_to_1_16_bits:MUXX|Mux9~95 } "NODE_NAME" } } { "../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.127 ns parallel_reg:ACC\|D_FF:\\F:6:DFF\|q 8 REG LCFF_X42_Y33_N11 5 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 11.127 ns; Loc. = LCFF_X42_Y33_N11; Fanout = 5; REG Node = 'parallel_reg:ACC\|D_FF:\\F:6:DFF\|q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mux_4_to_1_16_bits:MUXX|Mux9~95 parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.349 ns ( 21.11 % ) " "Info: Total cell delay = 2.349 ns ( 21.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.778 ns ( 78.89 % ) " "Info: Total interconnect delay = 8.778 ns ( 78.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.127 ns" { A[0] look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~485 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~370 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|Sum[2] mux_4_to_1_16_bits:MUXX|Mux9~94 mux_4_to_1_16_bits:MUXX|Mux9~95 parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.127 ns" { A[0] {} A[0]~combout {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~485 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~370 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|Sum[2] {} mux_4_to_1_16_bits:MUXX|Mux9~94 {} mux_4_to_1_16_bits:MUXX|Mux9~95 {} parallel_reg:ACC|D_FF:\F:6:DFF|q {} } { 0.000ns 0.000ns 6.384ns 0.258ns 1.203ns 0.253ns 0.242ns 0.438ns 0.000ns } { 0.000ns 0.850ns 0.419ns 0.271ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns parallel_reg:ACC\|D_FF:\\F:6:DFF\|q 3 REG LCFF_X42_Y33_N11 5 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X42_Y33_N11; Fanout = 5; REG Node = 'parallel_reg:ACC\|D_FF:\\F:6:DFF\|q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} parallel_reg:ACC|D_FF:\F:6:DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.127 ns" { A[0] look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~485 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~370 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|Sum[2] mux_4_to_1_16_bits:MUXX|Mux9~94 mux_4_to_1_16_bits:MUXX|Mux9~95 parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.127 ns" { A[0] {} A[0]~combout {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~485 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~370 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|Sum[2] {} mux_4_to_1_16_bits:MUXX|Mux9~94 {} mux_4_to_1_16_bits:MUXX|Mux9~95 {} parallel_reg:ACC|D_FF:\F:6:DFF|q {} } { 0.000ns 0.000ns 6.384ns 0.258ns 1.203ns 0.253ns 0.242ns 0.438ns 0.000ns } { 0.000ns 0.850ns 0.419ns 0.271ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl parallel_reg:ACC|D_FF:\F:6:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} parallel_reg:ACC|D_FF:\F:6:DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk COUT parallel_reg:ACC\|D_FF:\\F:3:DFF\|q 11.408 ns register " "Info: tco from clock \"clk\" to destination pin \"COUT\" through register \"parallel_reg:ACC\|D_FF:\\F:3:DFF\|q\" is 11.408 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns parallel_reg:ACC\|D_FF:\\F:3:DFF\|q 3 REG LCFF_X40_Y34_N5 4 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X40_Y34_N5; Fanout = 4; REG Node = 'parallel_reg:ACC\|D_FF:\\F:3:DFF\|q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl parallel_reg:ACC|D_FF:\F:3:DFF|q } "NODE_NAME" } } { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl parallel_reg:ACC|D_FF:\F:3:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} parallel_reg:ACC|D_FF:\F:3:DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.477 ns + Longest register pin " "Info: + Longest register to pin delay is 8.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns parallel_reg:ACC\|D_FF:\\F:3:DFF\|q 1 REG LCFF_X40_Y34_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y34_N5; Fanout = 4; REG Node = 'parallel_reg:ACC\|D_FF:\\F:3:DFF\|q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { parallel_reg:ACC|D_FF:\F:3:DFF|q } "NODE_NAME" } } { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.275 ns) 0.590 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|P\[3\]~95 2 COMB LCCOMB_X40_Y34_N24 3 " "Info: 2: + IC(0.315 ns) + CELL(0.275 ns) = 0.590 ns; Loc. = LCCOMB_X40_Y34_N24; Fanout = 3; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|P\[3\]~95'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { parallel_reg:ACC|D_FF:\F:3:DFF|q look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|P[3]~95 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.437 ns) 1.717 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|C~486 3 COMB LCCOMB_X41_Y34_N4 4 " "Info: 3: + IC(0.690 ns) + CELL(0.437 ns) = 1.717 ns; Loc. = LCCOMB_X41_Y34_N4; Fanout = 4; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|C~486'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|P[3]~95 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.393 ns) 2.369 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA1\|C~368 4 COMB LCCOMB_X41_Y34_N8 5 " "Info: 4: + IC(0.259 ns) + CELL(0.393 ns) = 2.369 ns; Loc. = LCCOMB_X41_Y34_N8; Fanout = 5; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA1\|C~368'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~368 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.150 ns) 3.249 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA2\|C~360 5 COMB LCCOMB_X42_Y33_N22 4 " "Info: 5: + IC(0.730 ns) + CELL(0.150 ns) = 3.249 ns; Loc. = LCCOMB_X42_Y33_N22; Fanout = 4; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA2\|C~360'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~368 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA2|C~360 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.437 ns) 4.364 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA3\|Cout 6 COMB LCCOMB_X40_Y33_N12 2 " "Info: 6: + IC(0.678 ns) + CELL(0.437 ns) = 4.364 ns; Loc. = LCCOMB_X40_Y33_N12; Fanout = 2; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA3\|Cout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA2|C~360 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA3|Cout } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(2.788 ns) 8.477 ns COUT 7 PIN PIN_C12 0 " "Info: 7: + IC(1.325 ns) + CELL(2.788 ns) = 8.477 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.113 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA3|Cout COUT } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.480 ns ( 52.85 % ) " "Info: Total cell delay = 4.480 ns ( 52.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.997 ns ( 47.15 % ) " "Info: Total interconnect delay = 3.997 ns ( 47.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.477 ns" { parallel_reg:ACC|D_FF:\F:3:DFF|q look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|P[3]~95 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~368 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA2|C~360 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA3|Cout COUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.477 ns" { parallel_reg:ACC|D_FF:\F:3:DFF|q {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|P[3]~95 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~368 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA2|C~360 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA3|Cout {} COUT {} } { 0.000ns 0.315ns 0.690ns 0.259ns 0.730ns 0.678ns 1.325ns } { 0.000ns 0.275ns 0.437ns 0.393ns 0.150ns 0.437ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl parallel_reg:ACC|D_FF:\F:3:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} parallel_reg:ACC|D_FF:\F:3:DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.477 ns" { parallel_reg:ACC|D_FF:\F:3:DFF|q look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|P[3]~95 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~368 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA2|C~360 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA3|Cout COUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.477 ns" { parallel_reg:ACC|D_FF:\F:3:DFF|q {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|P[3]~95 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~368 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA2|C~360 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA3|Cout {} COUT {} } { 0.000ns 0.315ns 0.690ns 0.259ns 0.730ns 0.678ns 1.325ns } { 0.000ns 0.275ns 0.437ns 0.393ns 0.150ns 0.437ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] COUT 14.942 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"COUT\" is 14.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns A\[0\] 1 PIN PIN_B11 7 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 7; PIN Node = 'A\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.384 ns) + CELL(0.419 ns) 7.653 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|C~485 2 COMB LCCOMB_X41_Y34_N20 1 " "Info: 2: + IC(6.384 ns) + CELL(0.419 ns) = 7.653 ns; Loc. = LCCOMB_X41_Y34_N20; Fanout = 1; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|C~485'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { A[0] look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~485 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 8.182 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|C~486 3 COMB LCCOMB_X41_Y34_N4 4 " "Info: 3: + IC(0.258 ns) + CELL(0.271 ns) = 8.182 ns; Loc. = LCCOMB_X41_Y34_N4; Fanout = 4; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA0\|C~486'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~485 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.393 ns) 8.834 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA1\|C~368 4 COMB LCCOMB_X41_Y34_N8 5 " "Info: 4: + IC(0.259 ns) + CELL(0.393 ns) = 8.834 ns; Loc. = LCCOMB_X41_Y34_N8; Fanout = 5; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA1\|C~368'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~368 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.150 ns) 9.714 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA2\|C~360 5 COMB LCCOMB_X42_Y33_N22 4 " "Info: 5: + IC(0.730 ns) + CELL(0.150 ns) = 9.714 ns; Loc. = LCCOMB_X42_Y33_N22; Fanout = 4; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA2\|C~360'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~368 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA2|C~360 } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.437 ns) 10.829 ns look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA3\|Cout 6 COMB LCCOMB_X40_Y33_N12 2 " "Info: 6: + IC(0.678 ns) + CELL(0.437 ns) = 10.829 ns; Loc. = LCCOMB_X40_Y33_N12; Fanout = 2; COMB Node = 'look_ahead_16bits:ADD_SUB_ACTION\|carry_look_ahead:CLA3\|Cout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA2|C~360 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA3|Cout } "NODE_NAME" } } { "../carry_look_ahead/carry_look_ahead.vhd" "" { Text "D:/Quartus_Tests/askisi_5/carry_look_ahead/carry_look_ahead.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(2.788 ns) 14.942 ns COUT 7 PIN PIN_C12 0 " "Info: 7: + IC(1.325 ns) + CELL(2.788 ns) = 14.942 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.113 ns" { look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA3|Cout COUT } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.308 ns ( 35.52 % ) " "Info: Total cell delay = 5.308 ns ( 35.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.634 ns ( 64.48 % ) " "Info: Total interconnect delay = 9.634 ns ( 64.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.942 ns" { A[0] look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~485 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~368 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA2|C~360 look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA3|Cout COUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.942 ns" { A[0] {} A[0]~combout {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~485 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA0|C~486 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA1|C~368 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA2|C~360 {} look_ahead_16bits:ADD_SUB_ACTION|carry_look_ahead:CLA3|Cout {} COUT {} } { 0.000ns 0.000ns 6.384ns 0.258ns 0.259ns 0.730ns 0.678ns 1.325ns } { 0.000ns 0.850ns 0.419ns 0.271ns 0.393ns 0.150ns 0.437ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "parallel_reg:ACC\|D_FF:\\F:11:DFF\|q A\[11\] clk 0.049 ns register " "Info: th for register \"parallel_reg:ACC\|D_FF:\\F:11:DFF\|q\" (data pin = \"A\[11\]\", clock pin = \"clk\") is 0.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.683 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns parallel_reg:ACC\|D_FF:\\F:11:DFF\|q 3 REG LCFF_X42_Y34_N9 4 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X42_Y34_N9; Fanout = 4; REG Node = 'parallel_reg:ACC\|D_FF:\\F:11:DFF\|q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk~clkctrl parallel_reg:ACC|D_FF:\F:11:DFF|q } "NODE_NAME" } } { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl parallel_reg:ACC|D_FF:\F:11:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} parallel_reg:ACC|D_FF:\F:11:DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns A\[11\] 1 PIN PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; PIN Node = 'A\[11\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "ALU_ACC.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_ACC/ALU_ACC.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.438 ns) 2.816 ns mux_4_to_1_16_bits:MUXX\|Mux4~111 2 COMB LCCOMB_X42_Y34_N8 1 " "Info: 2: + IC(1.399 ns) + CELL(0.438 ns) = 2.816 ns; Loc. = LCCOMB_X42_Y34_N8; Fanout = 1; COMB Node = 'mux_4_to_1_16_bits:MUXX\|Mux4~111'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { A[11] mux_4_to_1_16_bits:MUXX|Mux4~111 } "NODE_NAME" } } { "../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.900 ns parallel_reg:ACC\|D_FF:\\F:11:DFF\|q 3 REG LCFF_X42_Y34_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.900 ns; Loc. = LCFF_X42_Y34_N9; Fanout = 4; REG Node = 'parallel_reg:ACC\|D_FF:\\F:11:DFF\|q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mux_4_to_1_16_bits:MUXX|Mux4~111 parallel_reg:ACC|D_FF:\F:11:DFF|q } "NODE_NAME" } } { "../parallel_reg/parallel_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_5/parallel_reg/parallel_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 51.76 % ) " "Info: Total cell delay = 1.501 ns ( 51.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.399 ns ( 48.24 % ) " "Info: Total interconnect delay = 1.399 ns ( 48.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { A[11] mux_4_to_1_16_bits:MUXX|Mux4~111 parallel_reg:ACC|D_FF:\F:11:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { A[11] {} A[11]~combout {} mux_4_to_1_16_bits:MUXX|Mux4~111 {} parallel_reg:ACC|D_FF:\F:11:DFF|q {} } { 0.000ns 0.000ns 1.399ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl parallel_reg:ACC|D_FF:\F:11:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} parallel_reg:ACC|D_FF:\F:11:DFF|q {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { A[11] mux_4_to_1_16_bits:MUXX|Mux4~111 parallel_reg:ACC|D_FF:\F:11:DFF|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { A[11] {} A[11]~combout {} mux_4_to_1_16_bits:MUXX|Mux4~111 {} parallel_reg:ACC|D_FF:\F:11:DFF|q {} } { 0.000ns 0.000ns 1.399ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 20:03:54 2015 " "Info: Processing ended: Wed Dec 16 20:03:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
