
*** Running vivado
    with args -log gcd_sys.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd_sys.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source gcd_sys.tcl -notrace
Command: link_design -top gcd_sys -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/thm/digital_design2017/lab1/task2/Nexys4DDR_gcd.xdc]
Finished Parsing XDC File [/home/thm/digital_design2017/lab1/task2/Nexys4DDR_gcd.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1425.617 ; gain = 265.871 ; free physical = 4778 ; free virtual = 24825
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1474.633 ; gain = 49.016 ; free physical = 4772 ; free virtual = 24819
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 270c4f005

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1933.062 ; gain = 0.000 ; free physical = 4370 ; free virtual = 24422
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 270c4f005

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1933.062 ; gain = 0.000 ; free physical = 4370 ; free virtual = 24422
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 297dd6769

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1933.062 ; gain = 0.000 ; free physical = 4370 ; free virtual = 24422
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 297dd6769

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1933.062 ; gain = 0.000 ; free physical = 4370 ; free virtual = 24422
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 297dd6769

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1933.062 ; gain = 0.000 ; free physical = 4370 ; free virtual = 24422
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.062 ; gain = 0.000 ; free physical = 4370 ; free virtual = 24422
Ending Logic Optimization Task | Checksum: 297dd6769

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1933.062 ; gain = 0.000 ; free physical = 4370 ; free virtual = 24422

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 212aa33be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1933.062 ; gain = 0.000 ; free physical = 4370 ; free virtual = 24422
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1933.062 ; gain = 507.445 ; free physical = 4370 ; free virtual = 24422
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1957.074 ; gain = 0.000 ; free physical = 4370 ; free virtual = 24422
INFO: [Common 17-1381] The checkpoint '/home/thm/digital_design2017/gcdTask2_vivado/gcdTask2_vivado.runs/impl_1/gcd_sys_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_sys_drc_opted.rpt -pb gcd_sys_drc_opted.pb -rpx gcd_sys_drc_opted.rpx
Command: report_drc -file gcd_sys_drc_opted.rpt -pb gcd_sys_drc_opted.pb -rpx gcd_sys_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/thm/digital_design2017/gcdTask2_vivado/gcdTask2_vivado.runs/impl_1/gcd_sys_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.078 ; gain = 0.000 ; free physical = 4338 ; free virtual = 24390
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 168b42464

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1965.078 ; gain = 0.000 ; free physical = 4338 ; free virtual = 24390
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.078 ; gain = 0.000 ; free physical = 4334 ; free virtual = 24387

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b37cf2a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1965.078 ; gain = 0.000 ; free physical = 4290 ; free virtual = 24342

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 246402a2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.090 ; gain = 24.012 ; free physical = 4270 ; free virtual = 24323

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 246402a2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.090 ; gain = 24.012 ; free physical = 4270 ; free virtual = 24322
Phase 1 Placer Initialization | Checksum: 246402a2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.090 ; gain = 24.012 ; free physical = 4270 ; free virtual = 24322

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1dad5b182

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4339 ; free virtual = 24391

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dad5b182

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4339 ; free virtual = 24391

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1954a2b20

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4339 ; free virtual = 24391

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c4b5005c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4339 ; free virtual = 24391

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c4b5005c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4339 ; free virtual = 24391

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10c60c95b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4335 ; free virtual = 24387

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19fe3cc8a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4335 ; free virtual = 24387

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19fe3cc8a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4335 ; free virtual = 24387
Phase 3 Detail Placement | Checksum: 19fe3cc8a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4335 ; free virtual = 24387

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2554de009

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2554de009

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4335 ; free virtual = 24388
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.368. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2224f456f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4335 ; free virtual = 24388
Phase 4.1 Post Commit Optimization | Checksum: 2224f456f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4335 ; free virtual = 24388

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2224f456f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4336 ; free virtual = 24389

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2224f456f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4336 ; free virtual = 24389

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 20e61fb2c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4336 ; free virtual = 24389
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20e61fb2c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4336 ; free virtual = 24389
Ending Placer Task | Checksum: 15855e873

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.102 ; gain = 48.023 ; free physical = 4347 ; free virtual = 24400
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2013.102 ; gain = 0.000 ; free physical = 4348 ; free virtual = 24402
INFO: [Common 17-1381] The checkpoint '/home/thm/digital_design2017/gcdTask2_vivado/gcdTask2_vivado.runs/impl_1/gcd_sys_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_sys_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2013.102 ; gain = 0.000 ; free physical = 4340 ; free virtual = 24392
INFO: [runtcl-4] Executing : report_utilization -file gcd_sys_utilization_placed.rpt -pb gcd_sys_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2013.102 ; gain = 0.000 ; free physical = 4350 ; free virtual = 24403
INFO: [runtcl-4] Executing : report_control_sets -file gcd_sys_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2013.102 ; gain = 0.000 ; free physical = 4350 ; free virtual = 24402
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b89d874e ConstDB: 0 ShapeSum: 9fb86125 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 39054fc4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2132.766 ; gain = 119.664 ; free physical = 4236 ; free virtual = 24290
Post Restoration Checksum: NetGraph: 363e2fd4 NumContArr: 2c71ff0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 39054fc4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2132.766 ; gain = 119.664 ; free physical = 4236 ; free virtual = 24290

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 39054fc4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2132.766 ; gain = 119.664 ; free physical = 4221 ; free virtual = 24274

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 39054fc4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2132.766 ; gain = 119.664 ; free physical = 4221 ; free virtual = 24274
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13e05a2c8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4223 ; free virtual = 24276
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.389  | TNS=0.000  | WHS=-0.093 | THS=-1.384 |

Phase 2 Router Initialization | Checksum: 1ab4f5f1d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4223 ; free virtual = 24277

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 813cdcdd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4225 ; free virtual = 24278

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.894  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1984e45c8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4223 ; free virtual = 24277
Phase 4 Rip-up And Reroute | Checksum: 1984e45c8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4223 ; free virtual = 24277

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1984e45c8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4223 ; free virtual = 24277

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1984e45c8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4223 ; free virtual = 24277
Phase 5 Delay and Skew Optimization | Checksum: 1984e45c8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4223 ; free virtual = 24277

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19fb55761

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4223 ; free virtual = 24277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.973  | TNS=0.000  | WHS=0.169  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19fb55761

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4223 ; free virtual = 24277
Phase 6 Post Hold Fix | Checksum: 19fb55761

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4222 ; free virtual = 24277

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0352526 %
  Global Horizontal Routing Utilization  = 0.0291276 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1dff42ee3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4223 ; free virtual = 24277

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dff42ee3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4222 ; free virtual = 24276

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cdb581d8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4222 ; free virtual = 24276

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.973  | TNS=0.000  | WHS=0.169  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cdb581d8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4222 ; free virtual = 24276
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4240 ; free virtual = 24294

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2136.188 ; gain = 123.086 ; free physical = 4240 ; free virtual = 24294
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2136.188 ; gain = 0.000 ; free physical = 4241 ; free virtual = 24296
INFO: [Common 17-1381] The checkpoint '/home/thm/digital_design2017/gcdTask2_vivado/gcdTask2_vivado.runs/impl_1/gcd_sys_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_sys_drc_routed.rpt -pb gcd_sys_drc_routed.pb -rpx gcd_sys_drc_routed.rpx
Command: report_drc -file gcd_sys_drc_routed.rpt -pb gcd_sys_drc_routed.pb -rpx gcd_sys_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/thm/digital_design2017/gcdTask2_vivado/gcdTask2_vivado.runs/impl_1/gcd_sys_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_sys_methodology_drc_routed.rpt -pb gcd_sys_methodology_drc_routed.pb -rpx gcd_sys_methodology_drc_routed.rpx
Command: report_methodology -file gcd_sys_methodology_drc_routed.rpt -pb gcd_sys_methodology_drc_routed.pb -rpx gcd_sys_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/thm/digital_design2017/gcdTask2_vivado/gcdTask2_vivado.runs/impl_1/gcd_sys_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_sys_power_routed.rpt -pb gcd_sys_power_summary_routed.pb -rpx gcd_sys_power_routed.rpx
Command: report_power -file gcd_sys_power_routed.rpt -pb gcd_sys_power_summary_routed.pb -rpx gcd_sys_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_sys_route_status.rpt -pb gcd_sys_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file gcd_sys_timing_summary_routed.rpt -warn_on_violation  -rpx gcd_sys_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_sys_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_sys_clock_utilization_routed.rpt
Command: write_bitstream -force gcd_sys.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./gcd_sys.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/thm/digital_design2017/gcdTask2_vivado/gcdTask2_vivado.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Oct 11 00:17:52 2017. For additional details about this file, please refer to the WebTalk help file at /home/thm/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2481.523 ; gain = 282.820 ; free physical = 4119 ; free virtual = 24176
INFO: [Common 17-206] Exiting Vivado at Wed Oct 11 00:17:52 2017...
