{"vcs1":{"timestamp_begin":1731582141.032292009, "rt":1.87, "ut":0.63, "st":0.23}}
{"vcselab":{"timestamp_begin":1731582142.981966143, "rt":0.99, "ut":0.25, "st":0.14}}
{"link":{"timestamp_begin":1731582144.043363273, "rt":0.35, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731582140.374310260}
{"VCS_COMP_START_TIME": 1731582140.374310260}
{"VCS_COMP_END_TIME": 1731582145.672922132}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331552}}
{"stitch_vcselab": {"peak_mem": 231552}}
