
---------- Begin Simulation Statistics ----------
simSeconds                                   0.054535                       # Number of seconds simulated (Second)
simTicks                                  54534999000                       # Number of ticks simulated (Tick)
finalTick                                 54534999000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     45.94                       # Real time elapsed on the host (Second)
hostTickRate                               1187110225                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     627452                       # Number of bytes of host memory used (Byte)
simInsts                                      1510244                       # Number of instructions simulated (Count)
simOps                                        1510244                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    32875                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      32875                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        109069998                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.exec_context.thread_0.numInsts      1510244                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps       1510244                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses      1510206                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns          145                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts       131590                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts      1510206                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads      1707428                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites      1181399                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads           10                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs       525407                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts       328275                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.002000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 109069997.998000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches       131788                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass           10      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu       984838     65.21%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            1      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0      0.00%     65.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite       328275     21.74%     86.95% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%     86.95% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%     86.95% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%     86.95% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%     86.95% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::Pim       197132     13.05%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total      1510256                       # Class of executed instruction. (Count)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54534999000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54534999000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  54534999000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.bytesRead::cpu.inst          8402664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          1314036                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             9716700                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst      8402664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total         8402664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data        789698                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           789698                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst           2100666                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data            328275                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total              2428941                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data           197130                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              197130                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst           154078375                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data            24095279                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              178173653                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst       154078375                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total          154078375                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data           14480572                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              14480572                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst          154078375                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data           38575851                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             192654226                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  54534999000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              2428941                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2428941                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              197130                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             197130                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrls.port      4201332                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrls.port      1050810                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5252142                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrls.port      8402664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrls.port      2103734                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 10506398                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2626071                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2626071    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2626071                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  54534999000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          2823201000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         5868495910                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1129421316                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
ramulator.active_cycles_0                    49231229                       # Total active cycles for level _0 (Unspecified)
ramulator.active_cycles_0_0                  49231229                       # Total active cycles for level _0_0 (Unspecified)
ramulator.active_cycles_0_0_0                49191822                       # Total active cycles for level _0_0_0 (Unspecified)
ramulator.active_cycles_0_0_0_0              42501390                       # Total active cycles for level _0_0_0_0 (Unspecified)
ramulator.active_cycles_0_0_0_1                 24376                       # Total active cycles for level _0_0_0_1 (Unspecified)
ramulator.active_cycles_0_0_0_2               6810355                       # Total active cycles for level _0_0_0_2 (Unspecified)
ramulator.active_cycles_0_0_0_3                  4408                       # Total active cycles for level _0_0_0_3 (Unspecified)
ramulator.active_cycles_0_0_1                   32028                       # Total active cycles for level _0_0_1 (Unspecified)
ramulator.active_cycles_0_0_1_0                 13876                       # Total active cycles for level _0_0_1_0 (Unspecified)
ramulator.active_cycles_0_0_1_1                  9464                       # Total active cycles for level _0_0_1_1 (Unspecified)
ramulator.active_cycles_0_0_1_2                  4352                       # Total active cycles for level _0_0_1_2 (Unspecified)
ramulator.active_cycles_0_0_1_3                  4336                       # Total active cycles for level _0_0_1_3 (Unspecified)
ramulator.active_cycles_0_0_2                   29892                       # Total active cycles for level _0_0_2 (Unspecified)
ramulator.active_cycles_0_0_2_0                 13856                       # Total active cycles for level _0_0_2_0 (Unspecified)
ramulator.active_cycles_0_0_2_1                  7380                       # Total active cycles for level _0_0_2_1 (Unspecified)
ramulator.active_cycles_0_0_2_2                  4336                       # Total active cycles for level _0_0_2_2 (Unspecified)
ramulator.active_cycles_0_0_2_3                  4320                       # Total active cycles for level _0_0_2_3 (Unspecified)
ramulator.active_cycles_0_0_3                   23080                       # Total active cycles for level _0_0_3 (Unspecified)
ramulator.active_cycles_0_0_3_0                  6754                       # Total active cycles for level _0_0_3_0 (Unspecified)
ramulator.active_cycles_0_0_3_1                  7608                       # Total active cycles for level _0_0_3_1 (Unspecified)
ramulator.active_cycles_0_0_3_2                  4354                       # Total active cycles for level _0_0_3_2 (Unspecified)
ramulator.active_cycles_0_0_3_3                  4364                       # Total active cycles for level _0_0_3_3 (Unspecified)
ramulator.active_refresh_overlap_cycles_0_0        16848                       # (All-bank refresh only, only valid for rank level) The sum of cycles that are both active and under refresh per memory cycle for level _0_0 (Unspecified)
ramulator.average_serving_requests_0         0.757253                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0 (Unspecified)
ramulator.average_serving_requests_0_0       0.757253                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0 (Unspecified)
ramulator.average_serving_requests_0_0_0     0.755955                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0 (Unspecified)
ramulator.average_serving_requests_0_0_0_0     0.651483                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0 (Unspecified)
ramulator.average_serving_requests_0_0_0_1     0.000372                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1 (Unspecified)
ramulator.average_serving_requests_0_0_0_2     0.104032                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2 (Unspecified)
ramulator.average_serving_requests_0_0_0_3     0.000067                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3 (Unspecified)
ramulator.average_serving_requests_0_0_1     0.000489                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1 (Unspecified)
ramulator.average_serving_requests_0_0_1_0     0.000212                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0 (Unspecified)
ramulator.average_serving_requests_0_0_1_1     0.000145                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1 (Unspecified)
ramulator.average_serving_requests_0_0_1_2     0.000066                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2 (Unspecified)
ramulator.average_serving_requests_0_0_1_3     0.000066                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3 (Unspecified)
ramulator.average_serving_requests_0_0_2     0.000457                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2 (Unspecified)
ramulator.average_serving_requests_0_0_2_0     0.000212                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0 (Unspecified)
ramulator.average_serving_requests_0_0_2_1     0.000113                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1 (Unspecified)
ramulator.average_serving_requests_0_0_2_2     0.000066                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2 (Unspecified)
ramulator.average_serving_requests_0_0_2_3     0.000066                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3 (Unspecified)
ramulator.average_serving_requests_0_0_3     0.000353                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3 (Unspecified)
ramulator.average_serving_requests_0_0_3_0     0.000103                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0 (Unspecified)
ramulator.average_serving_requests_0_0_3_1     0.000116                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1 (Unspecified)
ramulator.average_serving_requests_0_0_3_2     0.000067                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2 (Unspecified)
ramulator.average_serving_requests_0_0_3_3     0.000067                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3 (Unspecified)
ramulator.busy_cycles_0                      49231229                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0 (Unspecified)
ramulator.busy_cycles_0_0                    51396509                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0 (Unspecified)
ramulator.busy_cycles_0_0_0                  49191822                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0 (Unspecified)
ramulator.busy_cycles_0_0_0_0                42501390                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0 (Unspecified)
ramulator.busy_cycles_0_0_0_1                   24376                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1 (Unspecified)
ramulator.busy_cycles_0_0_0_2                 6810355                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2 (Unspecified)
ramulator.busy_cycles_0_0_0_3                    4408                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3 (Unspecified)
ramulator.busy_cycles_0_0_1                     32028                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1 (Unspecified)
ramulator.busy_cycles_0_0_1_0                   13876                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0 (Unspecified)
ramulator.busy_cycles_0_0_1_1                    9464                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1 (Unspecified)
ramulator.busy_cycles_0_0_1_2                    4352                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2 (Unspecified)
ramulator.busy_cycles_0_0_1_3                    4336                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3 (Unspecified)
ramulator.busy_cycles_0_0_2                     29892                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2 (Unspecified)
ramulator.busy_cycles_0_0_2_0                   13856                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0 (Unspecified)
ramulator.busy_cycles_0_0_2_1                    7380                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1 (Unspecified)
ramulator.busy_cycles_0_0_2_2                    4336                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2 (Unspecified)
ramulator.busy_cycles_0_0_2_3                    4320                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3 (Unspecified)
ramulator.busy_cycles_0_0_3                     23080                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3 (Unspecified)
ramulator.busy_cycles_0_0_3_0                    6754                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0 (Unspecified)
ramulator.busy_cycles_0_0_3_1                    7608                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1 (Unspecified)
ramulator.busy_cycles_0_0_3_2                    4354                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2 (Unspecified)
ramulator.busy_cycles_0_0_3_3                    4364                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3 (Unspecified)
ramulator.dram_capacity                    4294967296                       # Number of bytes in simulated DRAM (Unspecified)
ramulator.dram_cycles                        65468187                       # Number of DRAM cycles simulated (Unspecified)
ramulator.in_queue_pim_req_num_avg           0.000000                       # Average of pim queue length per memory cycle (Unspecified)
ramulator.in_queue_pim_req_num_sum                  0                       # Sum of pim queue length (Unspecified)
ramulator.in_queue_read_req_num_avg          0.881873                       # Average of read queue length per memory cycle (Unspecified)
ramulator.in_queue_read_req_num_sum          57734627                       # Sum of read queue length (Unspecified)
ramulator.in_queue_req_num_avg               0.890992                       # Average of read/write queue length per memory cycle (Unspecified)
ramulator.in_queue_req_num_sum               58331623                       # Sum of read/write queue length (Unspecified)
ramulator.in_queue_write_req_num_avg         0.009119                       # Average of write queue length per memory cycle (Unspecified)
ramulator.in_queue_write_req_num_sum           596996                       # Sum of write queue length (Unspecified)
ramulator.incoming_read_reqs_per_channel      2428941                       # Number of incoming read requests to each DRAM channel (Unspecified)
ramulator.incoming_requests                   2626071                       # Number of incoming requests to DRAM (Unspecified)
ramulator.incoming_requests_per_channel       2626071                       # Number of incoming requests to each DRAM channel (Unspecified)
ramulator.maximum_bandwidth               19200000000                       # The theoretical maximum bandwidth (Bps) (Unspecified)
ramulator.physical_page_replacement                 0                       # The number of times that physical page replacement happens. (Unspecified)
ramulator.pim_req_queue_length_avg_0         0.000000                       # Pim queue length average per memory cycle per channel. (Unspecified)
ramulator.pim_req_queue_length_sum_0                0                       # Pim queue length sum per memory cycle per channel. (Unspecified)
ramulator.pim_requests                              0                       # Number of incoming pim requests to DRAM per core (Unspecified)
ramulator.pim_row_conflicts_channel_0_core            0                       # Number of row conflicts for pim requests per channel per core (Unspecified)
ramulator.pim_row_hits_channel_0_core               0                       # Number of row hits for pim requests per channel per core (Unspecified)
ramulator.pim_row_misses_channel_0_core             0                       # Number of row misses for pim requests per channel per core (Unspecified)
ramulator.pim_transaction_bytes_0                   0                       # The total byte of pim transaction per channel (Unspecified)
ramulator.ramulator_active_cycles            49231229                       # The total number of cycles that the DRAM part is active (serving R/W) (Unspecified)
ramulator.read_latency_avg_0                23.922467                       # The average memory latency cycles (in memory time domain) per request for all read requests in this channel (Unspecified)
ramulator.read_latency_sum_0                 58106262                       # The memory latency cycles (in memory time domain) sum for all read requests in this channel (Unspecified)
ramulator.read_req_queue_length_avg_0        0.881873                       # Read queue length average per memory cycle per channel. (Unspecified)
ramulator.read_req_queue_length_sum_0        57734627                       # Read queue length sum per memory cycle per channel. (Unspecified)
ramulator.read_requests                       2428941                       # Number of incoming read requests to DRAM per core (Unspecified)
ramulator.read_row_conflicts_channel_0_core         6140                       # Number of row conflicts for read requests per channel per core (Unspecified)
ramulator.read_row_hits_channel_0_core        2405726                       # Number of row hits for read requests per channel per core (Unspecified)
ramulator.read_row_misses_channel_0_core        17075                       # Number of row misses for read requests per channel per core (Unspecified)
ramulator.read_transaction_bytes_0          155452224                       # The total byte of read transaction per channel (Unspecified)
ramulator.refresh_cycles_0_0                  2182128                       # (All-bank refresh only, only valid for rank level) The sum of cycles that is under refresh per memory cycle for level _0_0 (Unspecified)
ramulator.req_queue_length_avg_0             0.890992                       # Average of read and write queue length per memory cycle per channel. (Unspecified)
ramulator.req_queue_length_sum_0             58331623                       # Sum of read and write queue length per memory cycle per channel. (Unspecified)
ramulator.row_conflicts_channel_0_core          12317                       # Number of row conflicts per channel per core (Unspecified)
ramulator.row_hits_channel_0_core             2591791                       # Number of row hits per channel per core (Unspecified)
ramulator.row_misses_channel_0_core             21963                       # Number of row misses per channel per core (Unspecified)
ramulator.serving_requests_0                 49575980                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0 (Unspecified)
ramulator.serving_requests_0_0               49575980                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0 (Unspecified)
ramulator.serving_requests_0_0_0             49490980                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0 (Unspecified)
ramulator.serving_requests_0_0_0_0           42651409                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0 (Unspecified)
ramulator.serving_requests_0_0_0_1              24376                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1 (Unspecified)
ramulator.serving_requests_0_0_0_2            6810787                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2 (Unspecified)
ramulator.serving_requests_0_0_0_3               4408                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3 (Unspecified)
ramulator.serving_requests_0_0_1                32028                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1 (Unspecified)
ramulator.serving_requests_0_0_1_0              13876                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0 (Unspecified)
ramulator.serving_requests_0_0_1_1               9464                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1 (Unspecified)
ramulator.serving_requests_0_0_1_2               4352                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2 (Unspecified)
ramulator.serving_requests_0_0_1_3               4336                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3 (Unspecified)
ramulator.serving_requests_0_0_2                29892                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2 (Unspecified)
ramulator.serving_requests_0_0_2_0              13856                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0 (Unspecified)
ramulator.serving_requests_0_0_2_1               7380                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1 (Unspecified)
ramulator.serving_requests_0_0_2_2               4336                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2 (Unspecified)
ramulator.serving_requests_0_0_2_3               4320                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3 (Unspecified)
ramulator.serving_requests_0_0_3                23080                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3 (Unspecified)
ramulator.serving_requests_0_0_3_0               6754                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0 (Unspecified)
ramulator.serving_requests_0_0_3_1               7608                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1 (Unspecified)
ramulator.serving_requests_0_0_3_2               4354                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2 (Unspecified)
ramulator.serving_requests_0_0_3_3               4364                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3 (Unspecified)
ramulator.useless_activates_0_core                  0                       # Number of useless activations. E.g, ACT -> PRE w/o RD or WR (Unspecified)
ramulator.write_req_queue_length_avg_0       0.009119                       # Write queue length average per memory cycle per channel. (Unspecified)
ramulator.write_req_queue_length_sum_0         596996                       # Write queue length sum per memory cycle per channel. (Unspecified)
ramulator.write_requests                       197130                       # Number of incoming write requests to DRAM per core (Unspecified)
ramulator.write_row_conflicts_channel_0_core         6177                       # Number of row conflicts for write requests per channel per core (Unspecified)
ramulator.write_row_hits_channel_0_core        186065                       # Number of row hits for write requests per channel per core (Unspecified)
ramulator.write_row_misses_channel_0_core         4888                       # Number of row misses for write requests per channel per core (Unspecified)
ramulator.write_transaction_bytes_0          12616320                       # The total byte of write transaction per channel (Unspecified)

---------- End Simulation Statistics   ----------
