#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  9 20:21:45 2020
# Process ID: 11192
# Current directory: C:/CR/ECBEncoder/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14868 C:\CR\ECBEncoder\project_1\project_1.xpr
# Log file: C:/CR/ECBEncoder/project_1/vivado.log
# Journal file: C:/CR/ECBEncoder/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CR/ECBEncoder/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 979.367 ; gain = 343.367
update_compile_order -fileset sources_1
open_bd_design {C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd}
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_display
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding component instance block -- xilinx.com:ip:axi_emc:3.0 - axi_emc_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <mb_design> from BD file <C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1565.309 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
set_property location {6 1520 707} [get_bd_cells microblaze_0]
set_property location {6 1311 689} [get_bd_cells microblaze_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_USE_ICACHE {0} CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_USE_DCACHE {0} CONFIG.C_DCACHE_ADDR_TAG {0}] [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DC] [get_bd_intf_nets microblaze_0_M_AXI_IC]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {8}] [get_bd_cells microblaze_0_axi_periph]
endgroup
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_buttons_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_display_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_timer_0_Reg}]
set_property range 16K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_switches_Reg}]
set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_switches_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_switches_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_leds_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_microblaze_0_axi_intc_Reg}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {6 1749 618} [get_bd_cells microblaze_0_axi_intc]
undo
INFO: [Common 17-17] undo 'set_property location {6 1749 618} [get_bd_cells microblaze_0_axi_intc]'
set_property location {5 1355 -196} [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
set_property location {5 1299 -195} [get_bd_cells axi_dma_0]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/axi_emc_0/S_AXI_MEM} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
Slave segment </axi_emc_0/S_AXI_MEM/Mem0> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x6000_0000 [ 16M ]>
Slave segment </axi_gpio_buttons/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x4000_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_gpio_buttons/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_gpio_buttons/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Slave segment </axi_gpio_display/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x4001_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_gpio_display/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_gpio_display/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Slave segment </axi_gpio_leds/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x4002_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_gpio_leds/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_gpio_leds/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Slave segment </axi_gpio_switches/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x4003_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_gpio_switches/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_gpio_switches/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Slave segment </axi_timer_0/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x41C0_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_timer_0/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Slave segment </axi_uartlite_0/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x4060_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_uartlite_0/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x4120_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /microblaze_0_axi_intc/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /microblaze_0_axi_intc/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/axi_emc_0/S_AXI_MEM} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
Slave segment </axi_emc_0/S_AXI_MEM/Mem0> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x6000_0000 [ 16M ]>
Slave segment </axi_gpio_buttons/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x4000_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_gpio_buttons/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_gpio_buttons/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Slave segment </axi_gpio_display/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x4001_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_gpio_display/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_gpio_display/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Slave segment </axi_gpio_leds/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x4002_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_gpio_leds/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_gpio_leds/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Slave segment </axi_gpio_switches/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x4003_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_gpio_switches/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_gpio_switches/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Slave segment </axi_timer_0/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x41C0_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_timer_0/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Slave segment </axi_uartlite_0/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x4060_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_uartlite_0/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x4120_0000 [ 8K ]>
INFO: [BD 41-1051] The usage register of slave segment /microblaze_0_axi_intc/S_AXI/Reg does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /microblaze_0_axi_intc/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x41E0_0000 [ 64K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_dma_0/S_AXI_LITE/Reg does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x41E0_0000 [ 64K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_dma_0/S_AXI_LITE/Reg does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </microblaze_0/Data> at <0x41E0_0000 [ 64K ]>
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_PORTS {7}] [get_bd_cells microblaze_0_xlconcat]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins microblaze_0_xlconcat/In5]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins microblaze_0_xlconcat/In6]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
set_property -dict [list CONFIG.FIFO_DEPTH {4096}] [get_bd_cells axis_data_fifo_0]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_prmry_reset_out_n] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_prmry_reset_out_n]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\CR\ECBEncoder\project_1\project_1.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
reset_run synth_1
reset_run mb_design_xbar_0_synth_1
reset_run mb_design_microblaze_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <C:\CR\ECBEncoder\project_1\project_1.srcs\sources_1\bd\mb_design\mb_design.bd> 
VHDL Output written to : C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v
VHDL Output written to : C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/sim/mb_design.v
VHDL Output written to : C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_leds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_display .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_8/mb_design_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_0/mb_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_1/mb_design_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_2/mb_design_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_3/mb_design_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_4/mb_design_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_5/mb_design_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_6/mb_design_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_7/mb_design_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
Exporting to file C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mb_design_auto_pc_0, cache-ID = 2e5c49a27275f34c; cache size = 19.551 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mb_design_auto_pc_1, cache-ID = 2e5c49a27275f34c; cache size = 19.551 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mb_design_auto_pc_2, cache-ID = 2e5c49a27275f34c; cache size = 19.551 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mb_design_auto_pc_3, cache-ID = 2e5c49a27275f34c; cache size = 19.551 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mb_design_auto_pc_4, cache-ID = 2e5c49a27275f34c; cache size = 19.551 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mb_design_auto_pc_5, cache-ID = 2e5c49a27275f34c; cache size = 19.551 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mb_design_auto_pc_6, cache-ID = 2e5c49a27275f34c; cache size = 19.551 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mb_design_auto_pc_7, cache-ID = 2e5c49a27275f34c; cache size = 19.551 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mb_design_auto_pc_8, cache-ID = f4bbf918526175af; cache size = 19.551 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Jun  9 23:14:54 2020] Launched mb_design_xbar_0_synth_1, mb_design_microblaze_0_axi_intc_0_synth_1, mb_design_microblaze_0_1_synth_1, mb_design_ilmb_bram_if_cntlr_1_synth_1, mb_design_axi_dma_0_0_synth_1, mb_design_axis_data_fifo_0_0_synth_1, synth_1...
Run output will be captured here:
mb_design_xbar_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_xbar_0_synth_1/runme.log
mb_design_microblaze_0_axi_intc_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_microblaze_0_axi_intc_0_synth_1/runme.log
mb_design_microblaze_0_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_microblaze_0_1_synth_1/runme.log
mb_design_ilmb_bram_if_cntlr_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_ilmb_bram_if_cntlr_1_synth_1/runme.log
mb_design_axi_dma_0_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_dma_0_0_synth_1/runme.log
mb_design_axis_data_fifo_0_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axis_data_fifo_0_0_synth_1/runme.log
synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/runme.log
[Tue Jun  9 23:14:54 2020] Launched impl_1...
Run output will be captured here: C:/CR/ECBEncoder/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1565.309 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.596 . Memory (MB): peak = 1715.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 821 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2439.336 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2439.336 ; gain = 0.000
Generating merged BMM file for the design top 'mb_design_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2439.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 195 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 48 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 95 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  SRLC16E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2566.406 ; gain = 1001.098
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.383 ; gain = 68.008
open_bd_design {C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd}
create_peripheral xilinx.com user ECB_Custom 1.0 -dir C:/CR/ECBEncoder/project_1/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:ECB_Custom:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:ECB_Custom:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:ECB_Custom:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:ECB_Custom:1.0]
set_property  ip_repo_paths  C:/CR/ECBEncoder/project_1/../ip_repo/ECB_Custom_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/ECBEncoder/ip_repo/ECB_Custom_1.0'.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  9 23:27:29 2020...
