// Seed: 2169830175
module module_0 (
    input wand id_0,
    input wand id_1,
    output tri0 id_2,
    output wire id_3,
    output wor id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7,
    input tri0 id_8
);
  initial begin : LABEL_0
    $clog2(51);
    ;
  end
  logic [1 : -1 'b0] id_10;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input uwire id_2,
    output supply1 id_3,
    input supply1 id_4
);
  logic [1 : 1] id_6, id_7, id_8;
  wire id_9;
  ;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.type_12 = 0;
endmodule
