/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_AIF_MDAC_CAL_SAT_CORE0_H__
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_H__

/***************************************************************************
 *AIF_MDAC_CAL_SAT_CORE0 - AIF MDAC CAL Core In 0 Register Set
 ***************************************************************************/
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL       0x06a00000 /* RSTCTL */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0    0x06a00004 /* HDOFFCTL0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1    0x06a00008 /* HDOFFCTL1 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFSTS     0x06a0000c /* HDOFFSTS */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0 0x06a00010 /* DGSCTL_PI_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0 0x06a00014 /* DGSCTL_PO_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2      0x06a00018 /* DGSCTL2 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PI_SLC0 0x06a0001c /* DGSCLP_PI_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PO_SLC0 0x06a00020 /* DGSCLP_PO_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PI_SLC0 0x06a00024 /* DGSHIST_PI_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PO_SLC0 0x06a00028 /* DGSHIST_PO_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLPCNT_PI_SLC0 0x06a0002c /* Clip counter */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLPCNT_PO_SLC0 0x06a00030 /* Clip counter */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSACCUM_PI_SLC0 0x06a00034 /* Accumulator */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSACCUM_PO_SLC0 0x06a00038 /* Accumulator */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PI_SLC0 0x06a0003c /* DGSLUT011_PI_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PI_SLC0 0x06a00040 /* DGSLUT010_PI_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PI_SLC0 0x06a00044 /* DGSLUT001_PI_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PI_SLC0 0x06a00048 /* DGSLUT000_PI_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PI_SLC0 0x06a0004c /* DGSLUT111_PI_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PI_SLC0 0x06a00050 /* DGSLUT110_PI_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PI_SLC0 0x06a00054 /* DGSLUT101_PI_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PI_SLC0 0x06a00058 /* DGSLUT100_PI_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PO_SLC0 0x06a0005c /* DGSLUT011_PO_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PO_SLC0 0x06a00060 /* DGSLUT010_PO_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PO_SLC0 0x06a00064 /* DGSLUT001_PO_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PO_SLC0 0x06a00068 /* DGSLUT000_PO_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PO_SLC0 0x06a0006c /* DGSLUT111_PO_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PO_SLC0 0x06a00070 /* DGSLUT110_PO_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PO_SLC0 0x06a00074 /* DGSLUT101_PO_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PO_SLC0 0x06a00078 /* DGSLUT100_PO_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0  0x06a0007c /* DGSLMS_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0 0x06a00080 /* DGSBGLMS_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0 0x06a00084 /* DGSLMSMU_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFD_SLC0 0x06a00088 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFA_SLC0 0x06a0008c /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFEN_SLC0 0x06a00090 /* DGSCOEFEN_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSA_SLC0  0x06a00094 /* MDACSA_SLC0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSADU_SLC0 0x06a00098 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSAOUT_SLC0 0x06a0009c /* MDAC Signature Analyzer Output */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSASTS    0x06a000a0 /* MDAC Signature Analyzer Done Status Slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DOUTCTL      0x06a000a4 /* DOUTCTL */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL0    0x06a000a8 /* TIMERCTL0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL1    0x06a000ac /* TIMERCTL1 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0 0x06a000b0 /* MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x06a000b4 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x06a000b8 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x06a000bc /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x06a000c0 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA 0x06a000c4 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA 0x06a000c8 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA 0x06a000cc /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA 0x06a000d0 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x06a000d4 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x06a000d8 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x06a000dc /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x06a000e0 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x06a000e4 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x06a000e8 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x06a000ec /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x06a000f0 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP 0x06a000f4 /* Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP 0x06a000f8 /* Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP 0x06a000fc /* Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP 0x06a00100 /* Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP 0x06a00104 /* Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP 0x06a00108 /* Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP 0x06a0010c /* Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP 0x06a00110 /* Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_CORE_SW_SPARE0 0x06a00114 /* Core software spare register 0 */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_CORE_SW_SPARE1 0x06a00118 /* Core software spare register 1 */

/***************************************************************************
 *RSTCTL - RSTCTL
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: RSTCTL :: reserved0 [31:16] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reserved0_MASK          0xffff0000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reserved0_SHIFT         16

/* AIF_MDAC_CAL_SAT_CORE0 :: RSTCTL :: reserved_for_eco1 [15:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reserved_for_eco1_MASK  0x0000fe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reserved_for_eco1_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: RSTCTL :: reset_misc [08:08] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_misc_MASK         0x00000100
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_misc_SHIFT        8
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_misc_DEFAULT      0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: RSTCTL :: reserved_for_eco2 [07:04] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reserved_for_eco2_MASK  0x000000f0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reserved_for_eco2_SHIFT 4
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: RSTCTL :: reset_dgsum2_errp [03:03] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_dgsum2_errp_MASK  0x00000008
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_dgsum2_errp_SHIFT 3
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_dgsum2_errp_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: RSTCTL :: reset_dgsum2 [02:02] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_dgsum2_MASK       0x00000004
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_dgsum2_SHIFT      2
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_dgsum2_DEFAULT    0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: RSTCTL :: reset_handoff [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_handoff_MASK      0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_handoff_SHIFT     1
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_handoff_DEFAULT   0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: RSTCTL :: reset_all [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_all_MASK          0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_all_SHIFT         0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_RSTCTL_reset_all_DEFAULT       0x00000000

/***************************************************************************
 *HDOFFCTL0 - HDOFFCTL0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: reserved0 [31:22] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_reserved0_MASK       0xffc00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_reserved0_SHIFT      22

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: adc_dout_enable [21:21] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adc_dout_enable_MASK 0x00200000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adc_dout_enable_SHIFT 21
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adc_dout_enable_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: lfsr_enable [20:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_lfsr_enable_MASK     0x00100000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_lfsr_enable_SHIFT    20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_lfsr_enable_DEFAULT  0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: lfsr_sel [19:16] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_lfsr_sel_MASK        0x000f0000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_lfsr_sel_SHIFT       16
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_lfsr_sel_DEFAULT     0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: reserved_for_eco1 [15:08] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_reserved_for_eco1_MASK 0x0000ff00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_reserved_for_eco1_SHIFT 8
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: adcin_edge_dmx3_po_slc0 [07:07] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx3_po_slc0_MASK 0x00000080
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx3_po_slc0_SHIFT 7
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx3_po_slc0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: adcin_edge_dmx3_pi_slc0 [06:06] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx3_pi_slc0_MASK 0x00000040
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx3_pi_slc0_SHIFT 6
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx3_pi_slc0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: adcin_edge_dmx2_po_slc0 [05:05] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx2_po_slc0_MASK 0x00000020
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx2_po_slc0_SHIFT 5
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx2_po_slc0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: adcin_edge_dmx2_pi_slc0 [04:04] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx2_pi_slc0_MASK 0x00000010
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx2_pi_slc0_SHIFT 4
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx2_pi_slc0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: adcin_edge_dmx1_po_slc0 [03:03] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx1_po_slc0_MASK 0x00000008
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx1_po_slc0_SHIFT 3
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx1_po_slc0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: adcin_edge_dmx1_pi_slc0 [02:02] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_MASK 0x00000004
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_SHIFT 2
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx1_pi_slc0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: adcin_edge_dmx0_po_slc0 [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx0_po_slc0_MASK 0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx0_po_slc0_SHIFT 1
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx0_po_slc0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL0 :: adcin_edge_dmx0_pi_slc0 [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_MASK 0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL0_adcin_edge_dmx0_pi_slc0_DEFAULT 0x00000000

/***************************************************************************
 *HDOFFCTL1 - HDOFFCTL1
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL1 :: adcin_sel_dmx3_po_slc0 [31:28] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx3_po_slc0_MASK 0xf0000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx3_po_slc0_SHIFT 28
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx3_po_slc0_DEFAULT 0x00000007

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL1 :: adcin_sel_dmx3_pi_slc0 [27:24] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx3_pi_slc0_MASK 0x0f000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx3_pi_slc0_SHIFT 24
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx3_pi_slc0_DEFAULT 0x00000006

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL1 :: adcin_sel_dmx2_po_slc0 [23:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx2_po_slc0_MASK 0x00f00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx2_po_slc0_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx2_po_slc0_DEFAULT 0x00000005

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL1 :: adcin_sel_dmx2_pi_slc0 [19:16] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx2_pi_slc0_MASK 0x000f0000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx2_pi_slc0_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx2_pi_slc0_DEFAULT 0x00000004

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL1 :: adcin_sel_dmx1_po_slc0 [15:12] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx1_po_slc0_MASK 0x0000f000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx1_po_slc0_SHIFT 12
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx1_po_slc0_DEFAULT 0x00000003

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL1 :: adcin_sel_dmx1_pi_slc0 [11:08] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx1_pi_slc0_MASK 0x00000f00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx1_pi_slc0_SHIFT 8
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx1_pi_slc0_DEFAULT 0x00000002

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL1 :: adcin_sel_dmx0_po_slc0 [07:04] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx0_po_slc0_MASK 0x000000f0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx0_po_slc0_SHIFT 4
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx0_po_slc0_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFCTL1 :: adcin_sel_dmx0_pi_slc0 [03:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_MASK 0x0000000f
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFCTL1_adcin_sel_dmx0_pi_slc0_DEFAULT 0x00000000

/***************************************************************************
 *HDOFFSTS - HDOFFSTS
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFSTS :: reserved0 [31:02] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFSTS_reserved0_MASK        0xfffffffc
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFSTS_reserved0_SHIFT       2

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFSTS :: dgsum2_accu_active [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFSTS_dgsum2_accu_active_MASK 0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFSTS_dgsum2_accu_active_SHIFT 1
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFSTS_dgsum2_accu_active_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: HDOFFSTS :: lfsr_comp_fail [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFSTS_lfsr_comp_fail_MASK   0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFSTS_lfsr_comp_fail_SHIFT  0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_HDOFFSTS_lfsr_comp_fail_DEFAULT 0x00000000

/***************************************************************************
 *DGSCTL_PI_SLC0 - DGSCTL_PI_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL_PI_SLC0 :: reserved0 [31:05] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_reserved0_MASK  0xffffffe0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_reserved0_SHIFT 5

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL_PI_SLC0 :: bypass [04:04] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_bypass_MASK     0x00000010
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_bypass_SHIFT    4
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_bypass_DEFAULT  0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL_PI_SLC0 :: sawtooth_en [03:03] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_sawtooth_en_MASK 0x00000008
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_sawtooth_en_SHIFT 3
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_sawtooth_en_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL_PI_SLC0 :: mask [02:01] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_mask_MASK       0x00000006
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_mask_SHIFT      1
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_mask_DEFAULT    0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL_PI_SLC0 :: format [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_format_MASK     0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_format_SHIFT    0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PI_SLC0_format_DEFAULT  0x00000000

/***************************************************************************
 *DGSCTL_PO_SLC0 - DGSCTL_PO_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL_PO_SLC0 :: reserved0 [31:05] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_reserved0_MASK  0xffffffe0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_reserved0_SHIFT 5

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL_PO_SLC0 :: bypass [04:04] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_bypass_MASK     0x00000010
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_bypass_SHIFT    4
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_bypass_DEFAULT  0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL_PO_SLC0 :: sawtooth_en [03:03] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_sawtooth_en_MASK 0x00000008
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_sawtooth_en_SHIFT 3
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_sawtooth_en_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL_PO_SLC0 :: mask [02:01] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_mask_MASK       0x00000006
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_mask_SHIFT      1
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_mask_DEFAULT    0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL_PO_SLC0 :: format [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_format_MASK     0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_format_SHIFT    0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL_PO_SLC0_format_DEFAULT  0x00000000

/***************************************************************************
 *DGSCTL2 - DGSCTL2
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL2 :: reserved0 [31:18] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_reserved0_MASK         0xfffc0000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_reserved0_SHIFT        18

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL2 :: dout_enable [17:17] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_dout_enable_MASK       0x00020000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_dout_enable_SHIFT      17
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_dout_enable_DEFAULT    0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL2 :: clpstart [16:16] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_clpstart_MASK          0x00010000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_clpstart_SHIFT         16
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_clpstart_DEFAULT       0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL2 :: accu_interval [15:08] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_accu_interval_MASK     0x0000ff00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_accu_interval_SHIFT    8
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_accu_interval_DEFAULT  0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL2 :: reserved_for_eco1 [07:03] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_reserved_for_eco1_MASK 0x000000f8
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL2 :: accu_mode [02:02] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_accu_mode_MASK         0x00000004
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_accu_mode_SHIFT        2
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_accu_mode_DEFAULT      0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL2 :: accu_start [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_accu_start_MASK        0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_accu_start_SHIFT       1
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_accu_start_DEFAULT     0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCTL2 :: accu_reset [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_accu_reset_MASK        0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_accu_reset_SHIFT       0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCTL2_accu_reset_DEFAULT     0x00000000

/***************************************************************************
 *DGSCLP_PI_SLC0 - DGSCLP_PI_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCLP_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PI_SLC0_reserved0_MASK  0xf0000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PI_SLC0_reserved0_SHIFT 28

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCLP_PI_SLC0 :: thrd_pos [27:16] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PI_SLC0_thrd_pos_MASK   0x0fff0000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PI_SLC0_thrd_pos_SHIFT  16
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PI_SLC0_thrd_pos_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCLP_PI_SLC0 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PI_SLC0_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PI_SLC0_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCLP_PI_SLC0 :: thrd_neg [11:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PI_SLC0_thrd_neg_MASK   0x00000fff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PI_SLC0_thrd_neg_SHIFT  0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PI_SLC0_thrd_neg_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLP_PO_SLC0 - DGSCLP_PO_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCLP_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PO_SLC0_reserved0_MASK  0xf0000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PO_SLC0_reserved0_SHIFT 28

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCLP_PO_SLC0 :: thrd_pos [27:16] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PO_SLC0_thrd_pos_MASK   0x0fff0000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PO_SLC0_thrd_pos_SHIFT  16
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PO_SLC0_thrd_pos_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCLP_PO_SLC0 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PO_SLC0_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PO_SLC0_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCLP_PO_SLC0 :: thrd_neg [11:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PO_SLC0_thrd_neg_MASK   0x00000fff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PO_SLC0_thrd_neg_SHIFT  0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLP_PO_SLC0_thrd_neg_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PI_SLC0 - DGSHIST_PI_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSHIST_PI_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PI_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PI_SLC0_reserved0_SHIFT 28

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSHIST_PI_SLC0 :: histogram_upper [27:16] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PI_SLC0_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PI_SLC0_histogram_upper_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PI_SLC0_histogram_upper_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSHIST_PI_SLC0 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PI_SLC0_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PI_SLC0_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PI_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSHIST_PI_SLC0 :: histogram_lower [11:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PI_SLC0_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PI_SLC0_histogram_lower_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PI_SLC0_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSHIST_PO_SLC0 - DGSHIST_PO_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSHIST_PO_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PO_SLC0_reserved0_MASK 0xf0000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PO_SLC0_reserved0_SHIFT 28

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSHIST_PO_SLC0 :: histogram_upper [27:16] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PO_SLC0_histogram_upper_MASK 0x0fff0000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PO_SLC0_histogram_upper_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PO_SLC0_histogram_upper_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSHIST_PO_SLC0 :: reserved_for_eco1 [15:12] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PO_SLC0_reserved_for_eco1_MASK 0x0000f000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PO_SLC0_reserved_for_eco1_SHIFT 12
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PO_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSHIST_PO_SLC0 :: histogram_lower [11:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PO_SLC0_histogram_lower_MASK 0x00000fff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PO_SLC0_histogram_lower_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSHIST_PO_SLC0_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PI_SLC0 - Clip counter
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCLPCNT_PI_SLC0 :: clip_cnt [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLPCNT_PI_SLC0_clip_cnt_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLPCNT_PI_SLC0_clip_cnt_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLPCNT_PI_SLC0_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSCLPCNT_PO_SLC0 - Clip counter
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCLPCNT_PO_SLC0 :: clip_cnt [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLPCNT_PO_SLC0_clip_cnt_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLPCNT_PO_SLC0_clip_cnt_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCLPCNT_PO_SLC0_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_PI_SLC0 - Accumulator
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSACCUM_PI_SLC0 :: dgsaccum [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSACCUM_PI_SLC0_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSACCUM_PI_SLC0_dgsaccum_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSACCUM_PI_SLC0_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSACCUM_PO_SLC0 - Accumulator
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSACCUM_PO_SLC0 :: dgsaccum [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSACCUM_PO_SLC0_dgsaccum_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSACCUM_PO_SLC0_dgsaccum_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSACCUM_PO_SLC0_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PI_SLC0 - DGSLUT011_PI_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT011_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PI_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PI_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT011_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PI_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PI_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT011_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PI_SLC0 - DGSLUT010_PI_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT010_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PI_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PI_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT010_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PI_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PI_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT010_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PI_SLC0 - DGSLUT001_PI_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT001_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PI_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PI_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT001_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PI_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PI_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT001_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PI_SLC0 - DGSLUT000_PI_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT000_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PI_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PI_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT000_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PI_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PI_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT000_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PI_SLC0 - DGSLUT111_PI_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT111_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PI_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PI_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT111_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PI_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PI_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT111_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PI_SLC0 - DGSLUT110_PI_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT110_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PI_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PI_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT110_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PI_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PI_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT110_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PI_SLC0 - DGSLUT101_PI_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT101_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PI_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PI_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT101_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PI_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PI_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT101_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PI_SLC0 - DGSLUT100_PI_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT100_PI_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PI_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PI_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PI_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT100_PI_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PI_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PI_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PI_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT100_PI_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PI_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PI_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PI_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT011_PO_SLC0 - DGSLUT011_PO_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT011_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PO_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PO_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT011_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PO_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PO_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT011_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT011_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT010_PO_SLC0 - DGSLUT010_PO_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT010_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PO_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PO_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT010_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PO_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PO_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT010_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT010_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT001_PO_SLC0 - DGSLUT001_PO_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT001_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PO_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PO_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT001_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PO_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PO_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT001_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT001_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT000_PO_SLC0 - DGSLUT000_PO_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT000_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PO_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PO_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT000_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PO_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PO_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT000_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT000_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT111_PO_SLC0 - DGSLUT111_PO_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT111_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PO_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PO_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT111_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PO_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PO_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT111_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT111_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT110_PO_SLC0 - DGSLUT110_PO_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT110_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PO_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PO_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT110_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PO_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PO_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT110_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT110_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT101_PO_SLC0 - DGSLUT101_PO_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT101_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PO_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PO_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT101_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PO_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PO_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT101_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT101_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLUT100_PO_SLC0 - DGSLUT100_PO_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT100_PO_SLC0 :: lut_mdac1 [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PO_SLC0_lut_mdac1_MASK 0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PO_SLC0_lut_mdac1_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PO_SLC0_lut_mdac1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT100_PO_SLC0 :: lut_mdac2 [19:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PO_SLC0_lut_mdac2_MASK 0x000ffe00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PO_SLC0_lut_mdac2_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PO_SLC0_lut_mdac2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLUT100_PO_SLC0 :: reserved_for_eco0 [08:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PO_SLC0_reserved_for_eco0_MASK 0x000001ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PO_SLC0_reserved_for_eco0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLUT100_PO_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMS_SLC0 - DGSLMS_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: reserved_for_eco0 [31:30] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_reserved_for_eco0_MASK 0xc0000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_reserved_for_eco0_SHIFT 30
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: lms_din_sel [29:29] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_lms_din_sel_MASK   0x20000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_lms_din_sel_SHIFT  29
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_lms_din_sel_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: rst_dc_en [28:28] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_rst_dc_en_MASK     0x10000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_rst_dc_en_SHIFT    28
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_rst_dc_en_DEFAULT  0x00000001

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: diff_sel [27:26] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_diff_sel_MASK      0x0c000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_diff_sel_SHIFT     26
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_diff_sel_DEFAULT   0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: lms_pong [25:25] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_lms_pong_MASK      0x02000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_lms_pong_SHIFT     25
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_lms_pong_DEFAULT   0x00000001

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: lms_ping [24:24] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_lms_ping_MASK      0x01000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_lms_ping_SHIFT     24
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_lms_ping_DEFAULT   0x00000001

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: update1 [23:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_update1_MASK       0x00f00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_update1_SHIFT      20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_update1_DEFAULT    0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: main1 [19:18] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_main1_MASK         0x000c0000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_main1_SHIFT        18
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_main1_DEFAULT      0x00000001

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: enable1 [17:17] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_enable1_MASK       0x00020000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_enable1_SHIFT      17
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_enable1_DEFAULT    0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: reset_dgs1 [16:16] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_reset_dgs1_MASK    0x00010000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_reset_dgs1_SHIFT   16
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_reset_dgs1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: update2 [15:12] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_update2_MASK       0x0000f000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_update2_SHIFT      12
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_update2_DEFAULT    0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: main2 [11:10] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_main2_MASK         0x00000c00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_main2_SHIFT        10
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_main2_DEFAULT      0x00000001

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: enable2 [09:09] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_enable2_MASK       0x00000200
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_enable2_SHIFT      9
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_enable2_DEFAULT    0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: reset_dgs2 [08:08] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_reset_dgs2_MASK    0x00000100
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_reset_dgs2_SHIFT   8
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_reset_dgs2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMS_SLC0 :: reserved_for_eco1 [07:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_reserved_for_eco1_MASK 0x000000ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMS_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSBGLMS_SLC0 - DGSBGLMS_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSBGLMS_SLC0 :: reserved_for_eco0 [31:08] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_reserved_for_eco0_MASK 0xffffff00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_reserved_for_eco0_SHIFT 8
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSBGLMS_SLC0 :: png_lms_en [07:07] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_png_lms_en_MASK  0x00000080
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_png_lms_en_SHIFT 7
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_png_lms_en_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSBGLMS_SLC0 :: bg_interval [06:02] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_bg_interval_MASK 0x0000007c
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_bg_interval_SHIFT 2
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_bg_interval_DEFAULT 0x00000010

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSBGLMS_SLC0 :: pn_inv [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_pn_inv_MASK      0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_pn_inv_SHIFT     1
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_pn_inv_DEFAULT   0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSBGLMS_SLC0 :: bg_lms_en [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_bg_lms_en_MASK   0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_bg_lms_en_SHIFT  0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSBGLMS_SLC0_bg_lms_en_DEFAULT 0x00000000

/***************************************************************************
 *DGSLMSMU_SLC0 - DGSLMSMU_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMSMU_SLC0 :: reserved_for_eco0 [31:28] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_reserved_for_eco0_MASK 0xf0000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_reserved_for_eco0_SHIFT 28
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMSMU_SLC0 :: dc_mu [27:24] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_dc_mu_MASK       0x0f000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_dc_mu_SHIFT      24
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_dc_mu_DEFAULT    0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMSMU_SLC0 :: main_mu1 [23:20] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_main_mu1_MASK    0x00f00000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_main_mu1_SHIFT   20
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_main_mu1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMSMU_SLC0 :: mu1 [19:16] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_mu1_MASK         0x000f0000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_mu1_SHIFT        16
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_mu1_DEFAULT      0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMSMU_SLC0 :: main_mu2 [15:12] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_main_mu2_MASK    0x0000f000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_main_mu2_SHIFT   12
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_main_mu2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMSMU_SLC0 :: mu2 [11:08] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_mu2_MASK         0x00000f00
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_mu2_SHIFT        8
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_mu2_DEFAULT      0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSLMSMU_SLC0 :: reserved_for_eco1 [07:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_reserved_for_eco1_MASK 0x000000ff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_reserved_for_eco1_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSLMSMU_SLC0_reserved_for_eco1_DEFAULT 0x00000000

/***************************************************************************
 *DGSCOEFD_SLC0 - Digisum2 mdac compensation equalizer coefficient data
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCOEFD_SLC0 :: reserved0 [31:28] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFD_SLC0_reserved0_MASK   0xf0000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFD_SLC0_reserved0_SHIFT  28

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCOEFD_SLC0 :: dgscoefd [27:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFD_SLC0_dgscoefd_MASK    0x0fffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFD_SLC0_dgscoefd_SHIFT   0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFD_SLC0_dgscoefd_DEFAULT 0x00000000

/***************************************************************************
 *DGSCOEFA_SLC0 - Digisum2 mdac compensation equalizer coefficient address
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCOEFA_SLC0 :: reserved0 [31:04] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFA_SLC0_reserved0_MASK   0xfffffff0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFA_SLC0_reserved0_SHIFT  4

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCOEFA_SLC0 :: dgscoefa [03:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFA_SLC0_dgscoefa_MASK    0x0000000f
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFA_SLC0_dgscoefa_SHIFT   0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFA_SLC0_dgscoefa_DEFAULT 0x00000000

/***************************************************************************
 *DGSCOEFEN_SLC0 - DGSCOEFEN_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCOEFEN_SLC0 :: reserved0 [31:04] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFEN_SLC0_reserved0_MASK  0xfffffff0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFEN_SLC0_reserved0_SHIFT 4

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCOEFEN_SLC0 :: dgscoef_capture [03:03] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFEN_SLC0_dgscoef_capture_MASK 0x00000008
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFEN_SLC0_dgscoef_capture_SHIFT 3
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFEN_SLC0_dgscoef_capture_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCOEFEN_SLC0 :: dgscoef_load_en [02:02] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFEN_SLC0_dgscoef_load_en_MASK 0x00000004
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFEN_SLC0_dgscoef_load_en_SHIFT 2
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFEN_SLC0_dgscoef_load_en_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSCOEFEN_SLC0 :: dgscoef_sel [01:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFEN_SLC0_dgscoef_sel_MASK 0x00000003
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFEN_SLC0_dgscoef_sel_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSCOEFEN_SLC0_dgscoef_sel_DEFAULT 0x00000000

/***************************************************************************
 *MDACSA_SLC0 - MDACSA_SLC0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: MDACSA_SLC0 :: reserved0 [31:06] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSA_SLC0_reserved0_MASK     0xffffffc0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSA_SLC0_reserved0_SHIFT    6

/* AIF_MDAC_CAL_SAT_CORE0 :: MDACSA_SLC0 :: sa_in_sel [05:02] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSA_SLC0_sa_in_sel_MASK     0x0000003c
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSA_SLC0_sa_in_sel_SHIFT    2
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSA_SLC0_sa_in_sel_DEFAULT  0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: MDACSA_SLC0 :: sa_enable [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSA_SLC0_sa_enable_MASK     0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSA_SLC0_sa_enable_SHIFT    1
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSA_SLC0_sa_enable_DEFAULT  0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: MDACSA_SLC0 :: sa_clear [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSA_SLC0_sa_clear_MASK      0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSA_SLC0_sa_clear_SHIFT     0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSA_SLC0_sa_clear_DEFAULT   0x00000000

/***************************************************************************
 *MDACSADU_SLC0 - MDAC Signature Analyzer Duration
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: MDACSADU_SLC0 :: reserved0 [31:24] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSADU_SLC0_reserved0_MASK   0xff000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSADU_SLC0_reserved0_SHIFT  24

/* AIF_MDAC_CAL_SAT_CORE0 :: MDACSADU_SLC0 :: sa_duration [23:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSADU_SLC0_sa_duration_MASK 0x00ffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSADU_SLC0_sa_duration_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSADU_SLC0_sa_duration_DEFAULT 0x00000000

/***************************************************************************
 *MDACSAOUT_SLC0 - MDAC Signature Analyzer Output
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: MDACSAOUT_SLC0 :: sa_out [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSAOUT_SLC0_sa_out_MASK     0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSAOUT_SLC0_sa_out_SHIFT    0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSAOUT_SLC0_sa_out_DEFAULT  0x00000001

/***************************************************************************
 *MDACSASTS - MDAC Signature Analyzer Done Status Slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: MDACSASTS :: reserved0 [31:01] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSASTS_reserved0_MASK       0xfffffffe
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSASTS_reserved0_SHIFT      1

/* AIF_MDAC_CAL_SAT_CORE0 :: MDACSASTS :: sa_done_slc0 [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSASTS_sa_done_slc0_MASK    0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSASTS_sa_done_slc0_SHIFT   0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_MDACSASTS_sa_done_slc0_DEFAULT 0x00000000

/***************************************************************************
 *DOUTCTL - DOUTCTL
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DOUTCTL :: reserved0 [31:02] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DOUTCTL_reserved0_MASK         0xfffffffc
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DOUTCTL_reserved0_SHIFT        2

/* AIF_MDAC_CAL_SAT_CORE0 :: DOUTCTL :: pn_enable [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DOUTCTL_pn_enable_MASK         0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DOUTCTL_pn_enable_SHIFT        1
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DOUTCTL_pn_enable_DEFAULT      0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DOUTCTL :: dout_enable [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DOUTCTL_dout_enable_MASK       0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DOUTCTL_dout_enable_SHIFT      0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DOUTCTL_dout_enable_DEFAULT    0x00000000

/***************************************************************************
 *TIMERCTL0 - TIMERCTL0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: TIMERCTL0 :: enable [31:31] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL0_enable_MASK          0x80000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL0_enable_SHIFT         31
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL0_enable_DEFAULT       0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: TIMERCTL0 :: period [30:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL0_period_MASK          0x7fffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL0_period_SHIFT         0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL0_period_DEFAULT       0x00000000

/***************************************************************************
 *TIMERCTL1 - TIMERCTL1
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: TIMERCTL1 :: enable [31:31] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL1_enable_MASK          0x80000000
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL1_enable_SHIFT         31
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL1_enable_DEFAULT       0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: TIMERCTL1 :: period [30:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL1_period_MASK          0x7fffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL1_period_SHIFT         0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_TIMERCTL1_period_DEFAULT       0x00000000

/***************************************************************************
 *DGSEPCTL_SLC0 - MDAC EQ Error Power Control Slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: DGSEPCTL_SLC0 :: reserved0 [31:07] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_reserved0_MASK   0xffffff80
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_reserved0_SHIFT  7

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSEPCTL_SLC0 :: REG_DGSEP_SLC0_BETA [06:04] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BETA_MASK 0x00000070
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BETA_SHIFT 4
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BETA_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSEPCTL_SLC0 :: REG_DGSEP_SLC0_BYP [03:03] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BYP_MASK 0x00000008
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BYP_SHIFT 3
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_SLC0_BYP_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSEPCTL_SLC0 :: REG_DGSEP_SLC0_SYNC_RST [02:02] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_SLC0_SYNC_RST_MASK 0x00000004
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_SLC0_SYNC_RST_SHIFT 2
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_SLC0_SYNC_RST_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSEPCTL_SLC0 :: REG_DGSEP_PO_SLC0_FRZ [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_MASK 0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_SHIFT 1
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_PO_SLC0_FRZ_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_CORE0 :: DGSEPCTL_SLC0 :: REG_DGSEP_PI_SLC0_FRZ [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_MASK 0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_DGSEPCTL_SLC0_REG_DGSEP_PI_SLC0_FRZ_DEFAULT 0x00000001

/***************************************************************************
 *REG_DGSEP_DMX0_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_DMX0_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX0_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX0_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_DMX0_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX0_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_DMX1_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX1_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX1_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_DMX1_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX1_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX2_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_DMX2_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX2_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX2_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_DMX2_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX2_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX3_PI_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_DMX3_PI_SLC0_INT_WDATA :: REG_DGSEP_DMX3_PI_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_DMX3_PO_SLC0_INT_WDATA - Leaky averager integrator write data (tc1.31) for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_DMX3_PO_SLC0_INT_WDATA :: REG_DGSEP_DMX3_PO_SLC0_INT_WDATA [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PI_SLC0_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S1_DMX0_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX0_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PI_SLC0_ERRP - Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S2_DMX0_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX0_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX0_PO_SLC0_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S1_DMX0_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX0_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX0_PO_SLC0_ERRP - Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S2_DMX0_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX0_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PI_SLC0_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S1_DMX1_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX1_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PI_SLC0_ERRP - Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S2_DMX1_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX1_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX1_PO_SLC0_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S1_DMX1_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX1_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX1_PO_SLC0_ERRP - Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S2_DMX1_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX1_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX2_PI_SLC0_ERRP - Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S1_DMX2_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX2_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX2_PI_SLC0_ERRP - Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S2_DMX2_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX2_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX2_PO_SLC0_ERRP - Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S1_DMX2_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX2_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX2_PO_SLC0_ERRP - Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S2_DMX2_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX2_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX3_PI_SLC0_ERRP - Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S1_DMX3_PI_SLC0_ERRP :: REG_DGSEP_S1_DMX3_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX3_PI_SLC0_ERRP - Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S2_DMX3_PI_SLC0_ERRP :: REG_DGSEP_S2_DMX3_PI_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S1_DMX3_PO_SLC0_ERRP - Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S1_DMX3_PO_SLC0_ERRP :: REG_DGSEP_S1_DMX3_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *REG_DGSEP_S2_DMX3_PO_SLC0_ERRP - Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: REG_DGSEP_S2_DMX3_PO_SLC0_ERRP :: REG_DGSEP_S2_DMX3_PO_SLC0_ERRP [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP_DEFAULT 0x00000000

/***************************************************************************
 *CORE_SW_SPARE0 - Core software spare register 0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: CORE_SW_SPARE0 :: core_sw_spare0 [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_CORE_SW_SPARE0_core_sw_spare0_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_CORE_SW_SPARE0_core_sw_spare0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_CORE_SW_SPARE0_core_sw_spare0_DEFAULT 0x00000000

/***************************************************************************
 *CORE_SW_SPARE1 - Core software spare register 1
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_CORE0 :: CORE_SW_SPARE1 :: core_sw_spare1 [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_CORE_SW_SPARE1_core_sw_spare1_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_CORE_SW_SPARE1_core_sw_spare1_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_CORE0_CORE_SW_SPARE1_core_sw_spare1_DEFAULT 0x00000000

#endif /* #ifndef BCHP_AIF_MDAC_CAL_SAT_CORE0_H__ */

/* End of File */
