

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_1_x0'
================================================================
* Date:           Fri Jul 15 00:32:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.947 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33489|    33489|  0.112 ms|  0.112 ms|  33489|  33489|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1         |    33488|    33488|      8372|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2        |     8370|     8370|      1395|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3      |     1296|     1296|       162|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4    |      160|      160|        10|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_5  |        4|        4|         1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7      |       96|       96|         6|          -|          -|    16|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_8    |        4|        4|         2|          -|          -|     2|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      152|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      160|      162|     -|
|Multiplexer          |        -|      -|        -|      238|     -|
|Register             |        -|      -|      297|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      457|      552|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|   32|   33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        0|  128|  129|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total           |                                                      |        0|  160|  162|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln11169_fu_431_p2      |         +|   0|  0|  12|           5|           5|
    |add_ln691_1329_fu_303_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1330_fu_291_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_1331_fu_403_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1332_fu_421_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_1333_fu_332_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1334_fu_356_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_279_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln878_fu_367_p2       |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_1172_fu_297_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_1173_fu_309_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1174_fu_415_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1175_fu_350_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1176_fu_441_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_285_p2       |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 152|          56|          44|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         14|    1|         14|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_193                                    |   9|          2|    3|          6|
    |c1_V_reg_204                                    |   9|          2|    3|          6|
    |c5_V_reg_257                                    |   9|          2|    5|         10|
    |c6_V_reg_268                                    |   9|          2|    2|          4|
    |c7_V_reg_215                                    |   9|          2|    4|          8|
    |c8_V_reg_226                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  14|          3|    2|          6|
    |data_split_V_d0                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_3_1_x0148_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_237                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_248                                |   9|          2|  128|        256|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 238|         51|  198|        458|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |add_ln691_1329_reg_483         |    4|   0|    4|          0|
    |add_ln691_1330_reg_475         |    3|   0|    3|          0|
    |add_ln691_1331_reg_547         |    5|   0|    5|          0|
    |add_ln691_1332_reg_560         |    2|   0|    2|          0|
    |add_ln691_1333_reg_501         |    5|   0|    5|          0|
    |add_ln691_reg_467              |    3|   0|    3|          0|
    |ap_CS_fsm                      |   13|   0|   13|          0|
    |ap_done_reg                    |    1|   0|    1|          0|
    |c0_V_reg_193                   |    3|   0|    3|          0|
    |c1_V_reg_204                   |    3|   0|    3|          0|
    |c5_V_reg_257                   |    5|   0|    5|          0|
    |c6_V_reg_268                   |    2|   0|    2|          0|
    |c7_V_reg_215                   |    4|   0|    4|          0|
    |c8_V_reg_226                   |    5|   0|    5|          0|
    |data_split_V_addr_309_reg_496  |    2|   0|    2|          0|
    |local_D_V_addr_reg_506         |    5|   0|    5|          0|
    |n_V_reg_237                    |    3|   0|    3|          0|
    |p_Val2_s_reg_248               |  128|   0|  128|          0|
    |shl_ln890_reg_552              |    4|   0|    5|          1|
    |tmp_438_reg_514                |   32|   0|   32|          0|
    |tmp_reg_491                    |    1|   0|    1|          0|
    |v2_V_1855_reg_542              |   32|   0|   32|          0|
    |v2_V_reg_537                   |   32|   0|   32|          0|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          |  297|   0|  298|          1|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din     |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_write   |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_PE_3_1_x0148_dout                   |   in|   32|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
|fifo_D_drain_PE_3_1_x0148_empty_n                |   in|    1|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
|fifo_D_drain_PE_3_1_x0148_read                   |  out|    1|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

