;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	SUB <121, 106
	SUB <121, 106
	SUB -207, -120
	SUB <121, 106
	ADD 270, 60
	ADD 270, 60
	SUB 0, <8
	JMN 0, <332
	SUB 0, <8
	SUB 0, <8
	SUB @0, @2
	SUB 0, <8
	MOV -1, <-30
	MOV -1, <-30
	MOV -1, <-30
	SUB 0, <8
	SUB <121, 106
	SUB 12, @10
	MOV -703, @-0
	ADD 0, @0
	ADD 0, @0
	SUB @121, 103
	SUB 10, 2
	SLT <300, 90
	SUB <121, 106
	CMP #12, @200
	SUB <121, 106
	SUB <121, 106
	SUB <121, 106
	SPL @170, <900
	SUB @121, 103
	SUB 10, 2
	CMP 10, 2
	SUB @-127, 100
	CMP -207, <-120
	SUB @-197, 100
	SUB #-307, @-724
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <332
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
