library ieee;
use ieee.std_logic_1164.all;
use ieee.math_real.all;

entity Controller is
  port (
		RTS_X, RTS_C 	:in std_logic;
		Reset, rx_dv	:in std_logic;
		fifo_f, fifo_e	:in std_logic;
		wr_en, rd_en	:out std_logic;
		tx_dv				:out std_logic;
		wr_byte, rd_byte 	:in std_logic_vector(7 downto 0);
  
    );
end entity Controller;
 
architecture RTL of Controller is

begin 

end RTL;
