\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} \\*DMA handle Structure definition }{\pageref{struct_____d_m_a___handle_type_def}}{}
\item\contentsline{section}{\textbf{ \+\_\+\+\_\+iar\+\_\+u32} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\textbf{ A\+\_\+\+BLOCK\+\_\+\+LINK} }{\pageref{struct_a___b_l_o_c_k___l_i_n_k}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Analog\+WDGConf\+Type\+Def} \\*ADC Configuration multi-\/mode structure definition ~\newline
 }{\pageref{struct_a_d_c___analog_w_d_g_conf_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Channel\+Conf\+Type\+Def} \\*Structure definition of ADC channel for regular group ~\newline
 }{\pageref{struct_a_d_c___channel_conf_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} }{\pageref{struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Handle\+Type\+Def} \\*ADC handle Structure definition }{\pageref{struct_a_d_c___handle_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Init\+Type\+Def} \\*Structure definition of ADC and regular group initialization }{\pageref{struct_a_d_c___init_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Injection\+Conf\+Type\+Def} \\*ADC Configuration injected Channel structure definition }{\pageref{struct_a_d_c___injection_conf_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Multi\+Mode\+Type\+Def} \\*ADC Configuration multi-\/mode structure definition ~\newline
 }{\pageref{struct_a_d_c___multi_mode_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Type\+Def} \\*Analog to Digital Converter ~\newline
 }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\textbf{ APSR\+\_\+\+Type} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\textbf{ ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t} }{\pageref{struct_a_r_m___m_p_u___region__t}}{}
\item\contentsline{section}{\textbf{ CONTROL\+\_\+\+Type} \\*Union type to access the Control Registers (CONTROL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\textbf{ cor\+Co\+Routine\+Control\+Block} }{\pageref{structcor_co_routine_control_block}}{}
\item\contentsline{section}{\textbf{ Core\+Debug\+\_\+\+Type} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\textbf{ CRC\+\_\+\+Type\+Def} \\*CRC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\textbf{ DBGMCU\+\_\+\+Type\+Def} \\*Debug MCU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\textbf{ DMA\+\_\+\+Init\+Type\+Def} \\*DMA Configuration Structure definition }{\pageref{struct_d_m_a___init_type_def}}{}
\item\contentsline{section}{\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} \\*DMA Controller }{\pageref{struct_d_m_a___stream___type_def}}{}
\item\contentsline{section}{\textbf{ DMA\+\_\+\+Type\+Def} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\textbf{ DWT\+\_\+\+Type} \\*Structure type to access the Data Watchpoint and Trace Register (DWT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\textbf{ Event\+Group\+Def\+\_\+t} }{\pageref{struct_event_group_def__t}}{}
\item\contentsline{section}{\textbf{ EXTI\+\_\+\+Config\+Type\+Def} \\*EXTI Configuration structure definition }{\pageref{struct_e_x_t_i___config_type_def}}{}
\item\contentsline{section}{\textbf{ EXTI\+\_\+\+Handle\+Type\+Def} \\*EXTI Handle structure definition }{\pageref{struct_e_x_t_i___handle_type_def}}{}
\item\contentsline{section}{\textbf{ EXTI\+\_\+\+Type\+Def} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\textbf{ FLASH\+\_\+\+Erase\+Init\+Type\+Def} \\*FLASH Erase structure definition }{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item\contentsline{section}{\textbf{ FLASH\+\_\+\+OBProgram\+Init\+Type\+Def} \\*FLASH Option Bytes Program structure definition }{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item\contentsline{section}{\textbf{ FLASH\+\_\+\+Process\+Type\+Def} \\*FLASH handle Structure definition ~\newline
 }{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item\contentsline{section}{\textbf{ FLASH\+\_\+\+Type\+Def} \\*FLASH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\textbf{ FPU\+\_\+\+Type} \\*Structure type to access the Floating Point Unit (FPU) }{\pageref{struct_f_p_u___type}}{}
\item\contentsline{section}{\textbf{ GPIO\+\_\+\+Init\+Type\+Def} \\*GPIO Init structure definition ~\newline
 }{\pageref{struct_g_p_i_o___init_type_def}}{}
\item\contentsline{section}{\textbf{ GPIO\+\_\+\+Type\+Def} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\textbf{ Heap\+Region} }{\pageref{struct_heap_region}}{}
\item\contentsline{section}{\textbf{ I2\+C\+\_\+\+Type\+Def} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\textbf{ IPSR\+\_\+\+Type} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\textbf{ ITM\+\_\+\+Type} \\*Structure type to access the Instrumentation Trace Macrocell Register (ITM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\textbf{ IWDG\+\_\+\+Type\+Def} \\*Independent WATCHDOG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\textbf{ Lcd\+\_\+\+Handle\+Type\+Def} }{\pageref{struct_lcd___handle_type_def}}{}
\item\contentsline{section}{\textbf{ NVIC\+\_\+\+Type} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\textbf{ os\+\_\+mail\+Q\+\_\+cb} }{\pageref{structos__mail_q__cb}}{}
\item\contentsline{section}{\textbf{ os\+\_\+mail\+Q\+\_\+def} }{\pageref{structos__mail_q__def}}{}
\item\contentsline{section}{\textbf{ os\+\_\+message\+Q\+\_\+def} }{\pageref{structos__message_q__def}}{}
\item\contentsline{section}{\textbf{ os\+\_\+mutex\+\_\+def} }{\pageref{structos__mutex__def}}{}
\item\contentsline{section}{\textbf{ os\+\_\+pool\+\_\+cb} }{\pageref{structos__pool__cb}}{}
\item\contentsline{section}{\textbf{ os\+\_\+pool\+\_\+def} }{\pageref{structos__pool__def}}{}
\item\contentsline{section}{\textbf{ os\+\_\+semaphore\+\_\+def} }{\pageref{structos__semaphore__def}}{}
\item\contentsline{section}{\textbf{ os\+\_\+thread\+\_\+def} }{\pageref{structos__thread__def}}{}
\item\contentsline{section}{\textbf{ os\+\_\+timer\+\_\+def} }{\pageref{structos__timer__def}}{}
\item\contentsline{section}{\textbf{ os\+Event} }{\pageref{structos_event}}{}
\item\contentsline{section}{\textbf{ PWR\+\_\+\+PVDType\+Def} \\*PWR PVD configuration structure definition }{\pageref{struct_p_w_r___p_v_d_type_def}}{}
\item\contentsline{section}{\textbf{ PWR\+\_\+\+Type\+Def} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\textbf{ Queue\+Definition} }{\pageref{struct_queue_definition}}{}
\item\contentsline{section}{\textbf{ Queue\+Pointers} }{\pageref{struct_queue_pointers}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+Clk\+Init\+Type\+Def} \\*RCC System, AHB and APB busses clock configuration structure definition }{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+Osc\+Init\+Type\+Def} \\*RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition }{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+PLLInit\+Type\+Def} \\*RCC PLL configuration structure definition }{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+Type\+Def} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\textbf{ RTC\+\_\+\+Type\+Def} \\*Real-\/\+Time Clock }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\textbf{ SCB\+\_\+\+Type} \\*Structure type to access the System Control Block (SCB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\textbf{ SCn\+SCB\+\_\+\+Type} \\*Structure type to access the System Control and ID Register not in the SCB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\textbf{ SDIO\+\_\+\+Type\+Def} \\*SD host Interface }{\pageref{struct_s_d_i_o___type_def}}{}
\item\contentsline{section}{\textbf{ Semaphore\+Data} }{\pageref{struct_semaphore_data}}{}
\item\contentsline{section}{\textbf{ SPI\+\_\+\+Type\+Def} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\textbf{ Stream\+Buffer\+Def\+\_\+t} }{\pageref{struct_stream_buffer_def__t}}{}
\item\contentsline{section}{\textbf{ SYSCFG\+\_\+\+Type\+Def} \\*System configuration controller }{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\textbf{ Sys\+Tick\+\_\+\+Type} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def} \\*TIM Time base Configuration Structure definition }{\pageref{struct_t_i_m___base___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def} \\*TIM Break input(s) and Dead time configuration Structure definition }{\pageref{struct_t_i_m___break_dead_time_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def} \\*TIM Clear Input Configuration Handle Structure definition }{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Clock\+Config\+Type\+Def} \\*Clock Configuration Handle Structure definition }{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def} \\*TIM Encoder Configuration Structure definition }{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def} \\*TIM Hall sensor Configuration Structure definition }{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} \\*TIM Time Base Handle Structure definition }{\pageref{struct_t_i_m___handle_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def} \\*TIM Input Capture Configuration Structure definition }{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Master\+Config\+Type\+Def} \\*TIM Master configuration Structure definition }{\pageref{struct_t_i_m___master_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def} \\*TIM Output Compare Configuration Structure definition }{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def} \\*TIM One Pulse Mode Configuration Structure definition }{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Slave\+Config\+Type\+Def} \\*TIM Slave configuration Structure definition }{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Type\+Def} \\*TIM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\textbf{ TPI\+\_\+\+Type} \\*Structure type to access the Trace Port Interface Register (TPI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\textbf{ tsk\+Task\+Control\+Block} }{\pageref{structtsk_task_control_block}}{}
\item\contentsline{section}{\textbf{ USART\+\_\+\+Type\+Def} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def} \\*USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___device_type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def} \\*USB\+\_\+\+OTG\+\_\+\+Core\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___global_type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def} \\*USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___host_channel_type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def} \\*USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{struct_u_s_b___o_t_g___host_type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def} \\*USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{struct_u_s_b___o_t_g___i_n_endpoint_type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def} \\*USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}}{}
\item\contentsline{section}{\textbf{ WWDG\+\_\+\+Type\+Def} \\*Window WATCHDOG }{\pageref{struct_w_w_d_g___type_def}}{}
\item\contentsline{section}{\textbf{ x\+Heap\+Stats} }{\pageref{structx_heap_stats}}{}
\item\contentsline{section}{\textbf{ x\+LIST} }{\pageref{structx_l_i_s_t}}{}
\item\contentsline{section}{\textbf{ x\+LIST\+\_\+\+ITEM} }{\pageref{structx_l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\textbf{ x\+MEMORY\+\_\+\+REGION} }{\pageref{structx_m_e_m_o_r_y___r_e_g_i_o_n}}{}
\item\contentsline{section}{\textbf{ x\+MINI\+\_\+\+LIST\+\_\+\+ITEM} }{\pageref{structx_m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\textbf{ x\+PSR\+\_\+\+Type} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionx_p_s_r___type}}{}
\item\contentsline{section}{\textbf{ x\+STATIC\+\_\+\+EVENT\+\_\+\+GROUP} }{\pageref{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}}{}
\item\contentsline{section}{\textbf{ x\+STATIC\+\_\+\+LIST} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t}}{}
\item\contentsline{section}{\textbf{ x\+STATIC\+\_\+\+LIST\+\_\+\+ITEM} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\textbf{ x\+STATIC\+\_\+\+MINI\+\_\+\+LIST\+\_\+\+ITEM} }{\pageref{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\textbf{ x\+STATIC\+\_\+\+QUEUE} }{\pageref{structx_s_t_a_t_i_c___q_u_e_u_e}}{}
\item\contentsline{section}{\textbf{ x\+STATIC\+\_\+\+STREAM\+\_\+\+BUFFER} }{\pageref{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}}{}
\item\contentsline{section}{\textbf{ x\+STATIC\+\_\+\+TCB} }{\pageref{structx_s_t_a_t_i_c___t_c_b}}{}
\item\contentsline{section}{\textbf{ x\+STATIC\+\_\+\+TIMER} }{\pageref{structx_s_t_a_t_i_c___t_i_m_e_r}}{}
\item\contentsline{section}{\textbf{ x\+TASK\+\_\+\+PARAMETERS} }{\pageref{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}}{}
\item\contentsline{section}{\textbf{ x\+TASK\+\_\+\+STATUS} }{\pageref{structx_t_a_s_k___s_t_a_t_u_s}}{}
\item\contentsline{section}{\textbf{ x\+TIME\+\_\+\+OUT} }{\pageref{structx_t_i_m_e___o_u_t}}{}
\end{DoxyCompactList}
