
Easier UVM Code Generator version 2017-01-19 (Send feedback to info@doulos.com)

Parsing cmdline ...

num args is 4
Searching for regmodel flag
Searching for prefix
Searching for common template
common_tpl_fname: decode_common.tpl
pnum_m: 0
Searching for Syosil scoreboard path
Searching for templates
T_List:  decode_in.tpl
List: decode_in.tpl
T_List:  decode_in.tpl decode_wb.tpl
List: decode_in.tpl
List: decode_wb.tpl
T_List:  decode_in.tpl decode_wb.tpl decode_out.tpl
List: decode_in.tpl
List: decode_wb.tpl
List: decode_out.tpl
Parsing common : decode_common.tpl ...

dut_top: decode_stage
dut_path: D:/IC-Project/ICP2-Verification/phase-2/easier_uvm_gen-2017-01-19/generated_execute_tb/dut
dut_pfile: decode_pinlist
Project: generated_decode_tb
Prefix: decode_top
timeunit: 1ns
timeprecision: 1ps
Backup: NO
uvm_cmdline: +UVM_VERBOSITY=UVM_MEDIUM
prefix for top-level names: decode_top
$regmodel = 0

Parsing Templates ...

Reading[1]: decode_in.tpl
agent_name: agent_name     = decode_in
trans_item= decode_in_tx
if_port = logic clk;
if_port = logic reset_n;
env_clock_list: decode_in clk
clist[0]: decode_in
clist[1]: clk
clist[0]: decode_in
clist[1]: clk
IF_RESET: reset_n
env_reset_list: decode_in reset_n
rlist[0]: decode_in
rlist[1]: reset_n
if_port = instruction_type instruction;
clist[0]: decode_in
clist[1]: clk
rlist[0]: decode_in
rlist[1]: reset_n
if_port = logic [31:0] pc_in;
clist[0]: decode_in
clist[1]: clk
rlist[0]: decode_in
rlist[1]: reset_n
trans_var: rand instruction_type instruction;
clist[0]: decode_in
clist[1]: clk
rlist[0]: decode_in
rlist[1]: reset_n
trans_var: rand logic [31:0] pc_in;
clist[0]: decode_in
clist[1]: clk
rlist[0]: decode_in
rlist[1]: reset_n
dir: generated_decode_tb/tb/decode_in
Writing code to files
AGENT-ITEM: decode_in_tx
var_decl=rand instruction_type instruction;
stripped_decl=rand instruction_type instruction;
VARIABLE type = instruction_type, var = instruction
var_decl=rand logic [31:0] pc_in;
stripped_decl=rand logic    pc_in;
VARIABLE type = logic, var = pc_in
Reading[2]: decode_wb.tpl
agent_name: agent_name      = decode_wb
clist[0]: decode_in
clist[1]: clk
rlist[0]: decode_in
rlist[1]: reset_n
trans_item= decode_wb_tx
clist[0]: decode_in
clist[1]: clk
rlist[0]: decode_in
rlist[1]: reset_n
clist[0]: decode_in
clist[1]: clk
rlist[0]: decode_in
rlist[1]: reset_n
clist[0]: decode_in
clist[1]: clk
rlist[0]: decode_in
rlist[1]: reset_n
if_port = logic clk;
clist[0]: decode_in
clist[1]: clk
rlist[0]: decode_in
rlist[1]: reset_n
if_port = logic reset_n;
clist[0]: decode_in
clist[1]: clk
rlist[0]: decode_in
rlist[1]: reset_n
env_clock_list: decode_in clk decode_wb clk
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
IF_RESET: reset_n
env_reset_list: decode_in reset_n decode_wb reset_n
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
if_port = logic        write_en;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
if_port = logic [4:0]  write_id;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
if_port = logic [31:0] write_data;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
trans_var: rand logic        write_en;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
trans_var: rand logic [4:0]  write_id;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
trans_var: rand logic [31:0] write_data;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
dir: generated_decode_tb/tb/decode_wb
Writing code to files
AGENT-ITEM: decode_wb_tx
var_decl=rand logic        write_en;
stripped_decl=rand logic        write_en;
VARIABLE type = logic, var = write_en
var_decl=rand logic [4:0]  write_id;
stripped_decl=rand logic     write_id;
VARIABLE type = logic, var = write_id
var_decl=rand logic [31:0] write_data;
stripped_decl=rand logic    write_data;
VARIABLE type = logic, var = write_data
Reading[3]: decode_out.tpl
agent_name: agent_name       = decode_out
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
trans_item= decode_out_tx
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
if_port = logic [4:0]   reg_rd_id;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
if_port = logic [31:0]  read_data1;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
if_port = logic [31:0]  read_data2;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
if_port = logic [31:0]  immediate_data;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
if_port = logic [31:0]  pc_out;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
if_port = logic         instruction_illegal;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
if_port = control_type  control_signals;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
trans_var: logic [4:0]   reg_rd_id;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
trans_var: logic [31:0]  read_data1;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
trans_var: logic [31:0]  read_data2;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
trans_var: logic [31:0]  immediate_data;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
trans_var: logic [31:0]  pc_out;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
trans_var: logic         instruction_illegal;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
trans_var: control_type  control_signals;
clist[0]: decode_in
clist[1]: clk
clist[2]: decode_wb
clist[3]: clk
rlist[0]: decode_in
rlist[1]: reset_n
rlist[2]: decode_wb
rlist[3]: reset_n
dir: generated_decode_tb/tb/decode_out
Writing code to files
AGENT-ITEM: decode_out_tx
var_decl=logic [4:0]   reg_rd_id;
stripped_decl=logic      reg_rd_id;
VARIABLE type = logic, var = reg_rd_id
var_decl=logic [31:0]  read_data1;
stripped_decl=logic     read_data1;
VARIABLE type = logic, var = read_data1
var_decl=logic [31:0]  read_data2;
stripped_decl=logic     read_data2;
VARIABLE type = logic, var = read_data2
var_decl=logic [31:0]  immediate_data;
stripped_decl=logic     immediate_data;
VARIABLE type = logic, var = immediate_data
var_decl=logic [31:0]  pc_out;
stripped_decl=logic     pc_out;
VARIABLE type = logic, var = pc_out
var_decl=logic         instruction_illegal;
stripped_decl=logic         instruction_illegal;
VARIABLE type = logic, var = instruction_illegal
var_decl=control_type  control_signals;
stripped_decl=control_type  control_signals;
VARIABLE type = control_type, var = control_signals
top env agents = decode_in decode_wb decode_out
Generating testbench in generated_decode_tb/tb
Writing ports for interface decode_in_if_0
Writing ports for interface decode_wb_if_0
Writing ports for interface decode_out_if_0
Generating simulator scripts in generated_decode_tb/sim
env_list=, agent_list=decode_in decode_wb decode_out,
env_list=, agent_list=decode_in decode_wb decode_out,
Code Generation complete
