Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : FIFO
Version: L-2016.03-SP5-1
Date   : Wed Feb 13 09:38:19 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.82
  Critical Path Slack:           2.11
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        396
  Leaf Cell Count:                831
  Buf/Inv Cell Count:              91
  Buf Cell Count:                  13
  Inv Cell Count:                  78
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       602
  Sequential Cell Count:          229
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1532.488336
  Noncombinational Area:  1564.510504
  Buf/Inv Area:            129.105154
  Total Buffer Area:            26.43
  Total Inverter Area:         102.67
  Macro/Black Box Area:      0.000000
  Net Area:                680.425179
  Net XLength        :        6672.35
  Net YLength        :        7282.52
  -----------------------------------
  Cell Area:              3096.998841
  Design Area:            3777.424020
  Net Length        :        13954.86


  Design Rules
  -----------------------------------
  Total Number of Nets:           979
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.28
  -----------------------------------------
  Overall Compile Time:                0.32
  Overall Compile Wall Clock Time:     0.53

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
