regmap	,	V_5
parent_name	,	V_26
ENOMEM	,	V_33
best_parent	,	V_13
clk_register	,	F_21
sun4i_dclk_ops	,	V_36
sun4i_dclk_recalc_rate	,	F_9
clk_unregister	,	F_25
hw_to_dclk	,	F_1
clk_init_data	,	V_27
degrees	,	V_20
hw	,	V_3
dclk	,	V_4
dev	,	V_22
u32	,	T_1
GENMASK	,	F_14
clk_hw_get_parent	,	F_12
SUN4I_TCON0_DCLK_REG	,	V_6
val	,	V_8
ret	,	V_29
sun4i_dclk_is_enabled	,	F_7
init	,	V_28
ideal	,	V_16
regmap_read	,	F_8
sun4i_dclk_round_rate	,	F_10
PTR_ERR	,	F_23
__clk_get_name	,	F_18
clk_name	,	V_25
ops	,	V_35
sun4i_dclk_set_rate	,	F_13
of_property_read_string_index	,	F_19
tcon	,	V_24
name	,	V_34
rounded	,	V_17
of_node	,	V_31
GFP_KERNEL	,	V_32
"clock-output-names"	,	L_1
device	,	V_21
devm_kzalloc	,	F_20
sclk0	,	V_30
SUN4I_TCON0_IO_POL_REG	,	V_19
flags	,	V_39
sun4i_dclk_get_phase	,	F_15
out	,	V_18
sun4i_dclk_enable	,	F_6
parent_rate	,	V_9
rate	,	V_12
sun4i_dclk_create	,	F_17
sun4i_dclk	,	V_1
clk_hw	,	V_2
sun4i_dclk_free	,	F_24
sun4i_dclk_set_phase	,	F_16
SUN4I_TCON0_DCLK_DIV_SHIFT	,	V_10
u8	,	T_2
best_div	,	V_14
SUN4I_TCON0_DCLK_GATE_BIT	,	V_7
i	,	V_15
regs	,	V_41
sun4i_tcon	,	V_23
BIT	,	F_5
num_parents	,	V_38
regmap_update_bits	,	F_4
container_of	,	F_2
clk_hw_round_rate	,	F_11
parent_names	,	V_37
SUN4I_TCON0_DCLK_DIV_WIDTH	,	V_11
CLK_SET_RATE_PARENT	,	V_40
sun4i_dclk_disable	,	F_3
IS_ERR	,	F_22
