   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f3_hal_lowlevel.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_NVIC_SetPriority
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_NVIC_SetPriority:
  25              	.LVL0:
  26              	.LFB126:
  27              		.file 1 "../base/./hal/stm32f3/stm32f3_hal_lowlevel.c"
   1:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /* This file combines several STM32F4 HAL Functions into one file. This was done
   2:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    for space reasons, to avoid having several MB of HAL functions that most people
   3:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    will not use. In addition this HAL is slightly less demanding (no interrupts),
   4:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    but less robust as doesn't implement the timeouts.
   5:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    
   6:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    The original HAL files are COPYRIGHT STMicroelectronics, as shown below:
   7:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** */
   8:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
   9:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /*
  10:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * COPYRIGHT(c) 2017 STMicroelectronics
  11:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *
  12:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * Redistribution and use in source and binary forms, with or without modification,
  13:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * are permitted provided that the following conditions are met:
  14:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  15:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *      this list of conditions and the following disclaimer.
  16:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  17:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *      this list of conditions and the following disclaimer in the documentation
  18:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *      and/or other materials provided with the distribution.
  19:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  20:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *      may be used to endorse or promote products derived from this software
  21:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *      without specific prior written permission.
  22:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *
  23:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  25:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  26:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  27:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  28:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  29:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  30:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  31:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  32:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *
  34:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   ******************************************************************************
  35:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** */ 
  36:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  37:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  38:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3_hal.h"
  39:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3_hal_lowlevel.h"
  40:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3xx_hal_rcc.h"
  41:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3xx_hal_gpio.h"
  42:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3xx_hal_dma.h"
  43:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3xx_hal_uart.h"
  44:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3xx_hal_flash.h"
  45:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3xx_hal_cortex.h"
  46:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  47:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #define assert_param(expr) ((void)0U)
  48:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t hal_sys_tick = 0;
  49:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t uwTick = 0;
  50:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t SystemCoreClock = 8000000U;
  51:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  52:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
  53:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
  28              		.loc 1 53 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  54:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t prioritygroup = 0x00U;
  32              		.loc 1 54 3 view .LVU1
  55:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   
  56:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
  57:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  33              		.loc 1 57 3 view .LVU2
  58:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  34              		.loc 1 58 3 view .LVU3
  59:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   
  60:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   prioritygroup = NVIC_GetPriorityGrouping();
  35              		.loc 1 60 3 view .LVU4
  36              	.LBB168:
  37              	.LBI168:
  38              		.file 2 "../base/./hal/stm32f3/CMSIS/core/core_cm4.h"
   1:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**************************************************************************//**
   2:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  * @file     core_cm4.h
   3:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  * @version  V4.30
   5:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  * @date     20. October 2015
   6:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  ******************************************************************************/
   7:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
   9:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    All rights reserved.
  10:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****      to endorse or promote products derived from this software without
  19:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****      specific prior written permission.
  20:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    *
  21:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  34:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  35:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
  40:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  41:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  44:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #include <stdint.h>
  45:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  46:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
  47:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  extern "C" {
  48:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
  49:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  50:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
  51:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  54:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  57:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  60:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
  63:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  64:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  65:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*******************************************************************************
  66:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  *                 CMSIS definitions
  67:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  ******************************************************************************/
  68:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
  69:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup Cortex_M4
  70:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
  71:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
  72:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  73:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  79:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  81:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  82:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #if   defined ( __CC_ARM )
  83:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  87:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  92:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __GNUC__ )
  93:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  97:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 102:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __TMS470__ )
 103:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 106:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __TASKING__ )
 107:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 111:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __CSMC__ )
 112:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __packed
 113:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 117:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #else
 118:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #error Unknown compiler
 119:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
 120:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 121:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** */
 124:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #if defined ( __CC_ARM )
 125:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 128:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 129:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 131:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 132:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 133:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 134:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 135:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 136:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 140:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 141:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 143:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 144:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 145:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 146:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 147:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 148:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __GNUC__ )
 149:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 152:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 153:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 155:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 156:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 157:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 158:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 159:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 160:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #if defined __ARMVFP__
 162:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 164:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 165:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 167:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 168:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 169:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 170:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 171:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 172:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __TMS470__ )
 173:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 176:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 177:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 179:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 180:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 181:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 182:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 183:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 184:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __TASKING__ )
 185:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #if defined __FPU_VFP__
 186:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 188:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 189:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 191:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 192:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 193:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 194:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 195:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 196:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __CSMC__ )
 197:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 200:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 201:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 203:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 204:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 205:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 206:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 207:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 208:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
 209:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 210:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 214:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
 215:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** }
 216:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
 217:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 218:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 220:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 222:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 225:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
 226:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  extern "C" {
 227:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
 228:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 229:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* check device defines and use defaults */
 230:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #ifndef __CM4_REV
 232:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 235:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 236:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 240:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 241:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 245:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 246:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 250:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 251:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 255:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
 256:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 257:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 259:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 261:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** */
 265:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
 266:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #else
 268:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
 270:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 273:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* following defines should be used for structure members */
 274:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 278:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 280:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 281:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 282:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*******************************************************************************
 283:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  *                 Register Abstraction
 284:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   Core Register contain:
 285:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core Register
 286:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core NVIC Register
 287:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core SCB Register
 288:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core SysTick Register
 289:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core Debug Register
 290:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core MPU Register
 291:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core FPU Register
 292:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  ******************************************************************************/
 293:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 294:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** */
 297:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 298:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 299:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief      Core Register type definitions.
 302:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 303:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 304:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 305:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 306:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 308:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef union
 309:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
 310:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   struct
 311:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 312:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } APSR_Type;
 323:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 324:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* APSR Register Definitions */
 325:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 328:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 331:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 334:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 337:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 340:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 343:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 344:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 345:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 347:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef union
 348:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
 349:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   struct
 350:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 351:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } IPSR_Type;
 356:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 357:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* IPSR Register Definitions */
 358:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 361:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 362:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 363:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 365:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef union
 366:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
 367:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   struct
 368:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 369:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } xPSR_Type;
 383:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 384:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* xPSR Register Definitions */
 385:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 388:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 391:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 394:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 397:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 400:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 403:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 406:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 409:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 412:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 413:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 414:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 416:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef union
 417:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
 418:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   struct
 419:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 420:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } CONTROL_Type;
 427:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 428:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* CONTROL Register Definitions */
 429:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 432:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 435:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 438:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 440:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 441:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 442:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 446:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 447:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 448:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 449:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 451:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
 452:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
 453:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** }  NVIC_Type;
 467:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 468:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 472:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 474:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 475:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 476:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 480:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 481:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 482:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 483:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 485:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
 486:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
 487:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } SCB_Type;
 509:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 510:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 514:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 517:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 520:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 523:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 526:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 530:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 533:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 536:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 539:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 542:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 545:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 548:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 551:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 554:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 557:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 561:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 565:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 568:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 571:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 574:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 577:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 580:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 583:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB System Control Register Definitions */
 584:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 587:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 590:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 593:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 597:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 600:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 603:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 606:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 609:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 612:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 616:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 619:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 622:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 625:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 628:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 631:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 634:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 637:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 640:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 643:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 646:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 649:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 652:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 655:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 659:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 662:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 665:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 669:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 672:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 675:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 679:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 682:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 685:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 688:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 691:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 693:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 694:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 695:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 699:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 700:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 701:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 702:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 704:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
 705:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
 706:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } SCnSCB_Type;
 710:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 711:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 715:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 719:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 722:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 725:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 728:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 731:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 733:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 734:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 735:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 739:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 740:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 741:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 742:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 744:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
 745:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
 746:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } SysTick_Type;
 751:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 752:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 756:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 759:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 762:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 765:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 769:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SysTick Current Register Definitions */
 770:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 773:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 777:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 780:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 783:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 785:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 786:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 787:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 791:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 792:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 793:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 794:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 796:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
 797:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
 798:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __OM  union
 799:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 800:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } ITM_Type;
 831:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 832:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 836:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 840:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 843:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 846:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 849:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 852:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 855:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 858:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 861:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 864:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 868:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 872:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 876:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 880:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 883:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 886:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 888:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 889:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 890:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 894:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 895:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 896:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 897:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 899:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
 900:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
 901:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } DWT_Type;
 925:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 926:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT Control Register Definitions */
 927:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 930:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 933:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 936:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 939:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 942:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 945:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 948:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 951:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 954:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 957:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 960:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 963:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 966:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 969:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 972:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 975:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 978:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 981:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 985:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 989:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 993:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
 997:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1001:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1005:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1009:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1012:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1015:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1018:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1021:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1024:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1027:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1030:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1033:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1035:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1036:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1037:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1041:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1042:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1043:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1044:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1046:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
1047:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1048:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } TPI_Type;
1073:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1074:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1078:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1082:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1086:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1089:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1092:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1095:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1099:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1102:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1106:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1110:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1113:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1116:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1119:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1122:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1125:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1128:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1132:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1136:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1139:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1142:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1145:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1148:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1151:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1154:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1158:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1162:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1166:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1169:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1172:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1175:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1178:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1181:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1185:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1188:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1190:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1191:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1193:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1197:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1198:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1199:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1200:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1202:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
1203:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1204:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } MPU_Type;
1216:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1217:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* MPU Type Register Definitions */
1218:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1221:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1224:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1227:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* MPU Control Register Definitions */
1228:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1231:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1234:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1237:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1241:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1245:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1248:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1251:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1255:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1258:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1261:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1264:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1267:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1270:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1273:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1276:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1279:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1282:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
1284:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1285:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1286:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1288:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1292:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1293:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1294:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1295:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1297:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
1298:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1299:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } FPU_Type;
1306:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1307:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1311:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1314:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1317:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1320:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1323:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1326:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1329:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1332:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1335:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1339:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1343:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1346:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1349:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1352:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1356:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1359:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1362:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1365:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1368:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1371:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1374:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1377:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1381:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1384:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1387:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1390:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
1392:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1393:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1394:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1395:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1399:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1400:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1401:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1402:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1404:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
1405:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1406:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** } CoreDebug_Type;
1411:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1412:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1416:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1419:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1422:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1425:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1428:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1431:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1434:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1437:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1440:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1443:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1446:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1449:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1453:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1456:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1460:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1463:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1466:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1469:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1472:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1475:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1478:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1481:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1484:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1487:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1490:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1493:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1496:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1498:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1499:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1500:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1504:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1505:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1506:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1507:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \return           Masked and shifted value.
1511:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** */
1512:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1514:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1515:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param[in] value  Value of register.
1518:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** */
1520:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1522:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1524:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1525:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1526:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1530:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1531:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1532:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1542:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1551:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
1555:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1556:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
1560:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1561:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} */
1562:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1563:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1564:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1565:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /*******************************************************************************
1566:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  *                Hardware Abstraction Layer
1567:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   Core Function Interface contains:
1568:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core NVIC Functions
1569:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core SysTick Functions
1570:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core Debug Functions
1571:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core Register Access Functions
1572:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  ******************************************************************************/
1573:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1574:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** */
1576:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1577:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1578:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1579:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1581:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1585:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1586:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1587:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1588:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Set Priority Grouping
1589:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            Only values from 0..7 are used.
1592:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1596:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1598:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t reg_value;
1599:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1601:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** }
1608:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1609:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1610:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1611:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Get Priority Grouping
1612:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1615:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
  39              		.loc 2 1615 26 view .LVU5
  40              	.LBB169:
1616:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1617:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  41              		.loc 2 1617 3 view .LVU6
  42              		.loc 2 1617 26 is_stmt 0 view .LVU7
  43 0000 164B     		ldr	r3, .L6
  44              	.LBE169:
  45              	.LBE168:
  53:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t prioritygroup = 0x00U;
  46              		.loc 1 53 1 view .LVU8
  47 0002 30B5     		push	{r4, r5, lr}
  48              	.LCFI0:
  49              		.cfi_def_cfa_offset 12
  50              		.cfi_offset 4, -12
  51              		.cfi_offset 5, -8
  52              		.cfi_offset 14, -4
  53              	.LBB171:
  54              	.LBB170:
  55              		.loc 2 1617 26 view .LVU9
  56 0004 DC68     		ldr	r4, [r3, #12]
  57              		.loc 2 1617 11 view .LVU10
  58 0006 C4F30224 		ubfx	r4, r4, #8, #3
  59              	.LVL1:
  60              		.loc 2 1617 11 view .LVU11
  61              	.LBE170:
  62              	.LBE171:
  61:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   
  62:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
  63              		.loc 1 62 3 is_stmt 1 view .LVU12
  64              	.LBB172:
  65              	.LBI172:
1618:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** }
1619:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1620:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1621:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1622:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Enable External Interrupt
1623:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1626:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1628:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1629:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** }
1630:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1631:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1632:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1633:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Disable External Interrupt
1634:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1637:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1639:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1640:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** }
1641:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1642:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1643:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1644:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Get Pending Interrupt
1645:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \return             1  Interrupt status is pending.
1649:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1650:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1652:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** }
1654:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1655:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1656:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1657:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Set Pending Interrupt
1658:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1661:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1663:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** }
1665:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1666:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1667:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1668:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Clear Pending Interrupt
1669:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1672:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1674:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** }
1676:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1677:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1678:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1679:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Get Active Interrupt
1680:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \return             0  Interrupt status is not active.
1683:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \return             1  Interrupt status is active.
1684:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1685:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1687:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** }
1689:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1690:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1691:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1692:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Set Interrupt Priority
1693:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Sets the priority of an interrupt.
1694:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]  priority  Priority to set.
1697:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1698:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1700:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1701:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   {
1702:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1703:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
1704:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   else
1705:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   {
1706:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1707:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
1708:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** }
1709:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1710:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1711:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1712:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Get Interrupt Priority
1713:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Reads the priority of an interrupt.
1714:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1715:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            or negative to specify an internal (core) interrupt.
1716:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1717:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \return             Interrupt Priority.
1718:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1719:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1720:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1721:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1722:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1723:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1724:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   {
1725:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1726:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
1727:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   else
1728:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   {
1729:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1730:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
1731:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** }
1732:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1733:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1734:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1735:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Encode Priority
1736:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1737:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            preemptive priority value, and subpriority value.
1738:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            In case of a conflict between priority grouping and available
1739:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1740:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1741:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1742:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1743:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1744:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1745:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
  66              		.loc 2 1745 26 view .LVU13
  67              	.LBB173:
1746:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
1747:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
  68              		.loc 2 1747 3 view .LVU14
1748:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t PreemptPriorityBits;
  69              		.loc 2 1748 3 view .LVU15
1749:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t SubPriorityBits;
  70              		.loc 2 1749 3 view .LVU16
1750:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1751:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
  71              		.loc 2 1751 3 view .LVU17
  72              		.loc 2 1751 31 is_stmt 0 view .LVU18
  73 000a C4F10703 		rsb	r3, r4, #7
1752:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
  74              		.loc 2 1752 44 view .LVU19
  75 000e 251D     		adds	r5, r4, #4
1751:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
  76              		.loc 2 1751 23 view .LVU20
  77 0010 042B     		cmp	r3, #4
  78 0012 28BF     		it	cs
  79 0014 0423     		movcs	r3, #4
  80              	.LVL2:
  81              		.loc 2 1752 3 is_stmt 1 view .LVU21
  82              		.loc 2 1752 109 is_stmt 0 view .LVU22
  83 0016 062D     		cmp	r5, #6
1753:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
1754:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   return (
1755:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  84              		.loc 2 1755 30 view .LVU23
  85 0018 4FF0FF35 		mov	r5, #-1
  86 001c 05FA03F3 		lsl	r3, r5, r3
  87              	.LVL3:
1752:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  88              		.loc 2 1752 109 view .LVU24
  89 0020 8CBF     		ite	hi
  90 0022 033C     		subhi	r4, r4, #3
  91              	.LVL4:
1752:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** 
  92              		.loc 2 1752 109 view .LVU25
  93 0024 0024     		movls	r4, #0
  94              	.LVL5:
1754:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  95              		.loc 2 1754 3 is_stmt 1 view .LVU26
1754:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  96              		.loc 2 1754 3 is_stmt 0 view .LVU27
  97              	.LBE173:
  98              	.LBE172:
  99              	.LBB176:
 100              	.LBI176:
1698:../base/./hal/stm32f3/CMSIS/core/core_cm4.h **** {
 101              		.loc 2 1698 22 is_stmt 1 view .LVU28
 102              	.LBB177:
1700:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 103              		.loc 2 1700 3 view .LVU29
 104              	.LBE177:
 105              	.LBE176:
 106              	.LBB180:
 107              	.LBB174:
 108              		.loc 2 1755 30 is_stmt 0 view .LVU30
 109 0026 21EA0303 		bic	r3, r1, r3
 110              		.loc 2 1755 82 view .LVU31
 111 002a A340     		lsls	r3, r3, r4
1756:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 112              		.loc 2 1756 30 view .LVU32
 113 002c 05FA04F4 		lsl	r4, r5, r4
 114              	.LVL6:
 115              		.loc 2 1756 30 view .LVU33
 116 0030 22EA0402 		bic	r2, r2, r4
 117              	.LVL7:
 118              		.loc 2 1756 30 view .LVU34
 119              	.LBE174:
 120              	.LBE180:
 121              	.LBB181:
 122              	.LBB178:
1700:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 123              		.loc 2 1700 6 view .LVU35
 124 0034 0028     		cmp	r0, #0
1702:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 125              		.loc 2 1702 5 is_stmt 1 view .LVU36
 126              	.LBE178:
 127              	.LBE181:
 128              	.LBB182:
 129              	.LBB175:
1755:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 130              		.loc 2 1755 102 is_stmt 0 view .LVU37
 131 0036 43EA0203 		orr	r3, r3, r2
 132              	.LBE175:
 133              	.LBE182:
 134              	.LBB183:
 135              	.LBB179:
1706:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 136              		.loc 2 1706 55 view .LVU38
 137 003a ACBF     		ite	ge
 138 003c 00F16040 		addge	r0, r0, #-536870912
 139              	.LVL8:
1702:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 140              		.loc 2 1702 55 view .LVU39
 141 0040 074A     		ldrlt	r2, .L6+4
1702:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 142              		.loc 2 1702 57 view .LVU40
 143 0042 4FEA0313 		lsl	r3, r3, #4
1702:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 144              		.loc 2 1702 41 view .LVU41
 145 0046 B8BF     		it	lt
 146 0048 00F00F00 		andlt	r0, r0, #15
1702:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 147              		.loc 2 1702 57 view .LVU42
 148 004c DBB2     		uxtb	r3, r3
1706:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 149              		.loc 2 1706 55 view .LVU43
 150 004e AABF     		itet	ge
 151 0050 00F56140 		addge	r0, r0, #57600
1702:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 152              		.loc 2 1702 55 view .LVU44
 153 0054 1354     		strblt	r3, [r2, r0]
1706:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 154              		.loc 2 1706 5 is_stmt 1 view .LVU45
1706:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 155              		.loc 2 1706 55 is_stmt 0 view .LVU46
 156 0056 80F80033 		strbge	r3, [r0, #768]
 157              	.LVL9:
1706:../base/./hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 158              		.loc 2 1706 55 view .LVU47
 159              	.LBE179:
 160              	.LBE183:
  63:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 161              		.loc 1 63 1 view .LVU48
 162 005a 30BD     		pop	{r4, r5, pc}
 163              	.L7:
 164              		.align	2
 165              	.L6:
 166 005c 00ED00E0 		.word	-536810240
 167 0060 14ED00E0 		.word	-536810220
 168              		.cfi_endproc
 169              	.LFE126:
 171              		.section	.text.HAL_InitTick,"ax",%progbits
 172              		.align	1
 173              		.global	HAL_InitTick
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 177              		.fpu softvfp
 179              	HAL_InitTick:
 180              	.LVL10:
 181              	.LFB127:
  64:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  65:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #ifndef ENABLE_TICK_TIMING
  66:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  67:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 182              		.loc 1 67 1 is_stmt 1 view -0
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186              		@ link register save eliminated.
  68:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 	hal_sys_tick = 0;
 187              		.loc 1 68 2 view .LVU50
 188              		.loc 1 68 15 is_stmt 0 view .LVU51
 189 0000 014B     		ldr	r3, .L9
 190 0002 0020     		movs	r0, #0
 191              	.LVL11:
 192              		.loc 1 68 15 view .LVU52
 193 0004 1860     		str	r0, [r3]
  69:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 	return HAL_OK;
 194              		.loc 1 69 2 is_stmt 1 view .LVU53
  70:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 195              		.loc 1 70 1 is_stmt 0 view .LVU54
 196 0006 7047     		bx	lr
 197              	.L10:
 198              		.align	2
 199              	.L9:
 200 0008 00000000 		.word	.LANCHOR0
 201              		.cfi_endproc
 202              	.LFE127:
 204              		.section	.text.HAL_GetTick,"ax",%progbits
 205              		.align	1
 206              		.global	HAL_GetTick
 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 210              		.fpu softvfp
 212              	HAL_GetTick:
 213              	.LFB128:
  71:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t HAL_GetTick(void)
  72:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 214              		.loc 1 72 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		@ link register save eliminated.
  73:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 	return hal_sys_tick++;
 219              		.loc 1 73 2 view .LVU56
 220              		.loc 1 73 21 is_stmt 0 view .LVU57
 221 0000 024B     		ldr	r3, .L12
 222 0002 1868     		ldr	r0, [r3]
 223 0004 421C     		adds	r2, r0, #1
 224 0006 1A60     		str	r2, [r3]
  74:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 225              		.loc 1 74 1 view .LVU58
 226 0008 7047     		bx	lr
 227              	.L13:
 228 000a 00BF     		.align	2
 229              	.L12:
 230 000c 00000000 		.word	.LANCHOR0
 231              		.cfi_endproc
 232              	.LFE128:
 234              		.section	.text.HAL_IncTick,"ax",%progbits
 235              		.align	1
 236              		.global	HAL_IncTick
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 240              		.fpu softvfp
 242              	HAL_IncTick:
 243              	.LFB129:
  75:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** void HAL_IncTick(void)
  76:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 244              		.loc 1 76 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		@ link register save eliminated.
  77:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 249              		.loc 1 77 1 view .LVU60
 250 0000 7047     		bx	lr
 251              		.cfi_endproc
 252              	.LFE129:
 254              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 255              		.align	1
 256              		.global	HAL_RCC_GetSysClockFreq
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 260              		.fpu softvfp
 262              	HAL_RCC_GetSysClockFreq:
 263              	.LFB130:
  78:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #else
  79:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** __weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  80:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
  81:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*Configure the SysTick to have interrupt in 1ms time basis*/
  82:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   HAL_SYSTICK_Config(SystemCoreClock / 1000U);
  83:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  84:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*Configure the SysTick IRQ priority */
  85:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
  86:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  87:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    /* Return function status */
  88:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   return HAL_OK;
  89:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
  90:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** __weak uint32_t HAL_GetTick(void)
  91:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
  92:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   return uwTick;
  93:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
  94:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  95:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** __weak void HAL_IncTick(void)
  96:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
  97:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uwTick++;
  98:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
  99:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #endif
 100:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 101:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
 102:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 103:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #define UART_CR1_FIELDS  ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | \
 104:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****                                      USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8)) /*!< UART or U
 105:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 106:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 107:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 264              		.loc 1 107 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		@ link register save eliminated.
 108:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 	return F_CPU;
 269              		.loc 1 108 2 view .LVU62
 109:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 270              		.loc 1 109 1 is_stmt 0 view .LVU63
 271 0000 4FF4E100 		mov	r0, #7372800
 272 0004 7047     		bx	lr
 273              		.cfi_endproc
 274              	.LFE130:
 276              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 277              		.align	1
 278              		.global	HAL_RCC_GetPCLK1Freq
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 282              		.fpu softvfp
 284              	HAL_RCC_GetPCLK1Freq:
 285              	.LFB145:
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		@ link register save eliminated.
 290 0000 4FF4E100 		mov	r0, #7372800
 291 0004 7047     		bx	lr
 292              		.cfi_endproc
 293              	.LFE145:
 295              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 296              		.align	1
 297              		.global	HAL_RCC_OscConfig
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 301              		.fpu softvfp
 303              	HAL_RCC_OscConfig:
 304              	.LVL12:
 305              	.LFB132:
 110:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 111:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 112:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 113:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 	return F_CPU;
 114:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 115:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 116:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 117:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 118:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         RCC_OscInitTypeDef.
 119:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 120:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         contains the configuration information for the RCC Oscillators.
 121:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   The PLL is not disabled when used as system clock.
 122:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 123:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         supported by this macro. User should request a transition to LSE Off
 124:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         first and then LSE On or LSE Bypass.
 125:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 126:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         supported by this macro. User should request a transition to HSE Off
 127:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         first and then HSE On or HSE Bypass.
 128:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
 129:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 130:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 131:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 306              		.loc 1 131 1 is_stmt 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 8
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 132:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    uint32_t tickstart = 0U;
 310              		.loc 1 132 4 view .LVU65
 133:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   
 134:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
 135:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(RCC_OscInitStruct != NULL);
 311              		.loc 1 135 3 view .LVU66
 136:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 312              		.loc 1 136 3 view .LVU67
 137:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 138:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 139:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 313              		.loc 1 139 3 view .LVU68
 314              		.loc 1 139 43 is_stmt 0 view .LVU69
 315 0000 0368     		ldr	r3, [r0]
 131:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    uint32_t tickstart = 0U;
 316              		.loc 1 131 1 view .LVU70
 317 0002 2DE9F341 		push	{r0, r1, r4, r5, r6, r7, r8, lr}
 318              	.LCFI1:
 319              		.cfi_def_cfa_offset 32
 320              		.cfi_offset 4, -24
 321              		.cfi_offset 5, -20
 322              		.cfi_offset 6, -16
 323              		.cfi_offset 7, -12
 324              		.cfi_offset 8, -8
 325              		.cfi_offset 14, -4
 326              		.loc 1 139 5 view .LVU71
 327 0006 D907     		lsls	r1, r3, #31
 131:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    uint32_t tickstart = 0U;
 328              		.loc 1 131 1 view .LVU72
 329 0008 0446     		mov	r4, r0
 330              		.loc 1 139 5 view .LVU73
 331 000a 11D4     		bmi	.L18
 332              	.LVL13:
 333              	.L23:
 140:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 141:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the parameters */
 142:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 143:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 144:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 145:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 146:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 147:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 148:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 149:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 150:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_ERROR;
 151:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 152:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 153:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 154:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 155:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Set the new HSE configuration ---------------------------------------*/
 156:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 157:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 158:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 159:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Configure the HSE predivision factor --------------------------------*/
 160:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 161:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 162:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 163:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****        /* Check the HSE State */
 164:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 165:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 166:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 167:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 168:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 169:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till HSE is ready */
 170:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 171:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 172:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 173:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 174:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 175:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 176:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 177:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 178:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       else
 179:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 180:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 181:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 182:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 183:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till HSE is disabled */
 184:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 185:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 186:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 187:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 188:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 189:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 190:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 191:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 192:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 193:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 194:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 195:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 334              		.loc 1 195 3 is_stmt 1 view .LVU74
 335              		.loc 1 195 43 is_stmt 0 view .LVU75
 336 000c 2368     		ldr	r3, [r4]
 337              		.loc 1 195 5 view .LVU76
 338 000e 9A07     		lsls	r2, r3, #30
 339 0010 00F18680 		bmi	.L19
 340              	.L35:
 196:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 197:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the parameters */
 198:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 199:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 200:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 201:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 202:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 203:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 204:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 205:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* When HSI is used as system clock it will not disabled */
 206:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 207:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 208:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_ERROR;
 209:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 210:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Otherwise, just the calibration is allowed */
 211:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       else
 212:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 213:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 214:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 215:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 216:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 217:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 218:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 219:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Check the HSI State */
 220:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 221:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 222:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 223:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_HSI_ENABLE();
 224:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 225:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 226:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 227:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 228:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till HSI is ready */
 229:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 230:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 231:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 232:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 233:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 234:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 235:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 236:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****                 
 237:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 238:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 239:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 240:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       else
 241:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 242:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 243:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_HSI_DISABLE();
 244:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 245:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 246:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 247:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 248:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till HSI is disabled */
 249:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 250:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 251:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 252:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 253:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 254:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 255:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 256:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 257:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 258:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 259:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 260:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 341              		.loc 1 260 3 is_stmt 1 view .LVU77
 342              		.loc 1 260 43 is_stmt 0 view .LVU78
 343 0014 2368     		ldr	r3, [r4]
 344              		.loc 1 260 5 view .LVU79
 345 0016 1E07     		lsls	r6, r3, #28
 346 0018 00F1F480 		bmi	.L45
 347              	.L51:
 261:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 262:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the parameters */
 263:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 264:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 265:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSI State */
 266:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 267:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 268:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 269:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_LSI_ENABLE();
 270:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 271:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Get Start Tick */
 272:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 273:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 274:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Wait till LSI is ready */  
 275:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 276:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 277:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 278:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 279:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 280:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 281:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 282:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 283:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 284:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 285:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 286:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_LSI_DISABLE();
 287:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 288:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Get Start Tick */
 289:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 290:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 291:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Wait till LSI is disabled */  
 292:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 293:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 294:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 295:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 296:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 297:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 298:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 299:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 300:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 301:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 302:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 348              		.loc 1 302 3 is_stmt 1 view .LVU80
 349              		.loc 1 302 43 is_stmt 0 view .LVU81
 350 001c 2368     		ldr	r3, [r4]
 351              		.loc 1 302 5 view .LVU82
 352 001e 5D07     		lsls	r5, r3, #29
 353 0020 00F14081 		bmi	.L46
 354              	.L54:
 303:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 304:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     FlagStatus       pwrclkchanged = RESET;
 305:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 306:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the parameters */
 307:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 308:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 309:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Update LSE configuration in Backup Domain control register    */
 310:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Requires to enable write access to Backup Domain of necessary */
 311:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 312:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 313:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 314:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 315:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 316:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 317:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 318:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 319:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Enable write access to Backup domain */
 320:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 321:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 322:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Wait for Backup domain Write protection disable */
 323:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 324:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 325:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 326:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 327:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 328:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 329:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 330:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 331:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 332:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 333:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 334:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Set the new LSE configuration -----------------------------------------*/
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 336:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 337:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 338:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 339:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Get Start Tick */
 340:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 341:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 342:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Wait till LSE is ready */  
 343:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 344:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 345:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 346:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 347:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 348:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 349:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 350:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 351:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 352:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 353:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Get Start Tick */
 354:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 355:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 356:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Wait till LSE is disabled */  
 357:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 358:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 359:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 360:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 361:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 362:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 363:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 364:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 365:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 366:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Require to disable power clock if necessary */
 367:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(pwrclkchanged == SET)
 368:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 369:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 370:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 371:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 372:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 373:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 374:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
 375:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 355              		.loc 1 375 3 is_stmt 1 view .LVU83
 376:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 356              		.loc 1 376 3 view .LVU84
 357              		.loc 1 376 30 is_stmt 0 view .LVU85
 358 0024 E269     		ldr	r2, [r4, #28]
 359              		.loc 1 376 6 view .LVU86
 360 0026 002A     		cmp	r2, #0
 361 0028 40F0CB81 		bne	.L76
 362              	.LVL14:
 363              	.L82:
 377:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 378:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check if the PLL is used as system clock or not */
 379:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 380:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     { 
 381:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 382:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 383:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Check the parameters */
 384:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 385:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 386:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 387:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 388:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #endif
 389:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   
 390:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Disable the main PLL. */
 391:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_PLL_DISABLE();
 392:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 393:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 394:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 395:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 396:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till PLL is disabled */
 397:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 398:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 399:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 400:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 401:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 402:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 403:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 404:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 405:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 406:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 407:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 408:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 409:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 410:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #else
 411:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Configure the main PLL clock source and multiplication factor. */
 412:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 413:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 414:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 415:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Enable the main PLL. */
 416:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_PLL_ENABLE();
 417:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 418:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 419:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 420:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 421:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till PLL is ready */
 422:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 423:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 424:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 425:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 426:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 427:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 428:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 429:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 430:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       else
 431:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 432:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Disable the main PLL. */
 433:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_PLL_DISABLE();
 434:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****  
 435:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 436:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 437:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 438:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till PLL is disabled */  
 439:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 440:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 441:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 442:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 443:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 444:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 445:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 446:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 447:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 448:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 449:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 450:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       return HAL_ERROR;
 451:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 452:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 453:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   
 454:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   return HAL_OK;
 364              		.loc 1 454 10 view .LVU87
 365 002c 0020     		movs	r0, #0
 366 002e 21E0     		b	.L24
 367              	.LVL15:
 368              	.L18:
 142:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 369              		.loc 1 142 5 is_stmt 1 view .LVU88
 145:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 370              		.loc 1 145 5 view .LVU89
 145:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 371              		.loc 1 145 9 is_stmt 0 view .LVU90
 372 0030 9A49     		ldr	r1, .L111
 373 0032 4B68     		ldr	r3, [r1, #4]
 374 0034 03F00C03 		and	r3, r3, #12
 145:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 375              		.loc 1 145 7 view .LVU91
 376 0038 042B     		cmp	r3, #4
 377 003a 07D0     		beq	.L21
 146:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 378              		.loc 1 146 13 view .LVU92
 379 003c 4B68     		ldr	r3, [r1, #4]
 380 003e 03F00C03 		and	r3, r3, #12
 146:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 381              		.loc 1 146 8 view .LVU93
 382 0042 082B     		cmp	r3, #8
 383 0044 19D1     		bne	.L22
 146:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 384              		.loc 1 146 82 discriminator 1 view .LVU94
 385 0046 4B68     		ldr	r3, [r1, #4]
 146:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 386              		.loc 1 146 78 discriminator 1 view .LVU95
 387 0048 DB03     		lsls	r3, r3, #15
 388 004a 16D5     		bpl	.L22
 389              	.L21:
 148:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 390              		.loc 1 148 7 is_stmt 1 view .LVU96
 391              	.LVL16:
 392              	.LBB184:
 393              	.LBI184:
 394              		.file 3 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h"
   1:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**************************************************************************//**
   2:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  * @version  V4.30
   5:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  * @date     20. October 2015
   6:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  ******************************************************************************/
   7:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
   9:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    All rights reserved.
  10:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****      specific prior written permission.
  20:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    *
  21:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  34:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  35:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  38:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
  45:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  46:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  47:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   @{
  51:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
  52:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  53:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
  54:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
  58:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
  60:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
  62:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  63:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  64:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
  65:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
  69:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
  71:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
  73:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  74:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  75:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
  76:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get Control Register
  77:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Control Register value
  79:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
  80:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
  82:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
  83:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  84:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
  86:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
  87:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  88:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  89:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
  90:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Control Register
  91:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
  94:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
  96:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
  98:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  99:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 100:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 101:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               IPSR Register value
 104:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 105:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 107:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 108:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 109:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 111:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 112:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 113:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 114:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 115:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               APSR Register value
 118:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 119:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 121:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 122:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 123:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 125:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 126:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 127:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 128:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 129:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 132:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     \return               xPSR Register value
 133:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 134:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 136:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 137:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 138:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 140:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 141:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 142:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 143:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 144:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               PSP Register value
 147:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 148:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 150:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   register uint32_t result;
 151:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 152:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 154:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 155:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 156:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 157:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 158:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 162:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 164:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 166:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 167:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 168:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 169:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               MSP Register value
 172:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 173:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 175:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   register uint32_t result;
 176:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 177:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 179:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 180:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 181:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 182:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 183:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 186:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 188:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 190:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 192:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 193:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 194:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 195:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Priority Mask value
 198:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 199:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 201:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 202:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 203:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 205:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 206:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 207:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 208:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 209:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 213:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 215:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 217:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 218:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 219:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 221:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 222:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 226:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 228:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 230:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 231:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 232:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 233:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 237:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 239:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 241:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 242:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 243:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 244:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Base Priority register value
 247:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 248:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 250:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 251:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 252:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 254:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 255:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 256:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 257:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 258:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 262:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 264:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 266:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 267:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 268:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 269:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 274:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 276:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 278:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 279:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 280:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 281:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 285:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 287:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 288:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 289:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 291:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 292:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 293:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 294:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 295:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 299:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 301:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 303:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 304:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 306:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 307:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 309:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 310:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 314:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 316:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 318:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 319:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("");
 321:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("");
 323:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 324:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 325:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    return(0);
 326:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
 327:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 328:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 329:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 330:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 331:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 335:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 337:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("");
 340:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("");
 342:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
 343:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 344:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 345:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 347:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 348:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 349:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 351:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 352:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   Access to dedicated instructions
 355:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   @{
 356:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** */
 357:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 358:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 365:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
 368:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 369:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 370:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   No Operation
 371:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 373:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 375:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 377:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 378:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 379:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 380:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 383:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 385:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 387:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 388:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 389:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 390:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Wait For Event
 391:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 394:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 396:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 398:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 399:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 400:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 401:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Send Event
 402:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 404:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 406:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 408:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 409:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 410:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 411:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            after the instruction has been completed.
 415:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 416:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 418:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 420:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 421:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 422:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 423:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 427:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 429:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 431:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 432:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 433:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 434:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 438:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 440:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 442:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 443:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 444:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 445:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Reversed value
 449:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 450:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 452:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 455:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 456:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 457:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 459:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
 460:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 461:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 462:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 463:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 464:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Reversed value
 468:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 469:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 471:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 472:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 473:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 475:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 476:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 477:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 478:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 479:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Reversed value
 483:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 484:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 486:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 489:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   int32_t result;
 490:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 491:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 493:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
 494:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 495:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 496:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 497:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 498:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Rotated value
 503:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 504:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 506:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 508:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 509:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 510:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 511:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Breakpoint
 512:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 517:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 519:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 520:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 521:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Reversed value
 525:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 395              		.loc 3 526 57 view .LVU97
 396              	.LBB185:
 527:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 397              		.loc 3 528 3 view .LVU98
 529:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 530:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 398              		.loc 3 531 4 view .LVU99
 399 004c 4FF40033 		mov	r3, #131072
 400              		.syntax unified
 401              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 402 0050 93FAA3F2 		rbit r2, r3
 403              	@ 0 "" 2
 404              	.LVL17:
 532:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 533:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 535:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 537:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   {
 538:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     result <<= 1U;
 539:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     result |= value & 1U;
 540:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     s--;
 541:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   }
 542:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
 544:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 405              		.loc 3 544 3 view .LVU100
 406              		.loc 3 544 3 is_stmt 0 view .LVU101
 407              		.thumb
 408              		.syntax unified
 409              	.LBE185:
 410              	.LBE184:
 148:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 411              		.loc 1 148 11 view .LVU102
 412 0054 0968     		ldr	r1, [r1]
 413              	.LVL18:
 414              	.LBB186:
 415              	.LBI186:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 416              		.loc 3 526 57 is_stmt 1 view .LVU103
 417              	.LBB187:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 418              		.loc 3 528 3 view .LVU104
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 419              		.loc 3 531 4 view .LVU105
 420              		.syntax unified
 421              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 422 0056 93FAA3F3 		rbit r3, r3
 423              	@ 0 "" 2
 424              	.LVL19:
 425              		.loc 3 544 3 view .LVU106
 426              		.loc 3 544 3 is_stmt 0 view .LVU107
 427              		.thumb
 428              		.syntax unified
 429              	.LBE187:
 430              	.LBE186:
 148:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 431              		.loc 1 148 11 view .LVU108
 432 005a B3FA83F3 		clz	r3, r3
 433 005e 03F01F03 		and	r3, r3, #31
 434 0062 0122     		movs	r2, #1
 435 0064 02FA03F3 		lsl	r3, r2, r3
 148:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 436              		.loc 1 148 9 view .LVU109
 437 0068 0B42     		tst	r3, r1
 438 006a CFD0     		beq	.L23
 148:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 439              		.loc 1 148 57 discriminator 13 view .LVU110
 440 006c 6368     		ldr	r3, [r4, #4]
 441 006e 002B     		cmp	r3, #0
 442 0070 CCD1     		bne	.L23
 443              	.LVL20:
 444              	.L39:
 150:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 445              		.loc 1 150 16 view .LVU111
 446 0072 0120     		movs	r0, #1
 447              	.LVL21:
 448              	.L24:
 455:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 449              		.loc 1 455 1 view .LVU112
 450 0074 02B0     		add	sp, sp, #8
 451              	.LCFI2:
 452              		.cfi_remember_state
 453              		.cfi_def_cfa_offset 24
 454              		@ sp needed
 455 0076 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 456              	.LVL22:
 457              	.L22:
 458              	.LCFI3:
 459              		.cfi_restore_state
 156:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 460              		.loc 1 156 7 is_stmt 1 view .LVU113
 156:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 461              		.loc 1 156 7 view .LVU114
 462 007a 6268     		ldr	r2, [r4, #4]
 463 007c B2F5803F 		cmp	r2, #65536
 464 0080 24D1     		bne	.L25
 465              	.L109:
 156:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 466              		.loc 1 156 7 discriminator 7 view .LVU115
 467 0082 0B68     		ldr	r3, [r1]
 468 0084 43F48033 		orr	r3, r3, #65536
 469              	.L106:
 156:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 470              		.loc 1 156 7 is_stmt 0 discriminator 8 view .LVU116
 471 0088 0B60     		str	r3, [r1]
 156:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 472              		.loc 1 156 7 is_stmt 1 discriminator 8 view .LVU117
 160:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 473              		.loc 1 160 7 discriminator 8 view .LVU118
 474 008a CB6A     		ldr	r3, [r1, #44]
 475 008c A068     		ldr	r0, [r4, #8]
 476              	.LVL23:
 160:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 477              		.loc 1 160 7 is_stmt 0 discriminator 8 view .LVU119
 478 008e 23F00F03 		bic	r3, r3, #15
 479 0092 0343     		orrs	r3, r3, r0
 480 0094 CB62     		str	r3, [r1, #44]
 164:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 481              		.loc 1 164 7 is_stmt 1 discriminator 8 view .LVU120
 164:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 482              		.loc 1 164 9 is_stmt 0 discriminator 8 view .LVU121
 483 0096 4AB3     		cbz	r2, .L29
 167:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 484              		.loc 1 167 9 is_stmt 1 view .LVU122
 167:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 485              		.loc 1 167 21 is_stmt 0 view .LVU123
 486 0098 FFF7FEFF 		bl	HAL_GetTick
 487              	.LVL24:
 488              	.LBB188:
 489              	.LBB189:
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 490              		.loc 3 531 4 view .LVU124
 491 009c 4FF40036 		mov	r6, #131072
 492              	.LBE189:
 493              	.LBE188:
 167:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 494              		.loc 1 167 21 view .LVU125
 495 00a0 0546     		mov	r5, r0
 496              	.LVL25:
 170:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 497              		.loc 1 170 9 is_stmt 1 view .LVU126
 170:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 498              		.loc 1 170 15 is_stmt 0 view .LVU127
 499 00a2 0127     		movs	r7, #1
 500              	.LVL26:
 501              	.L30:
 170:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 502              		.loc 1 170 14 is_stmt 1 view .LVU128
 503              	.LBB191:
 504              	.LBI188:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 505              		.loc 3 526 57 view .LVU129
 506              	.LBB190:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 507              		.loc 3 528 3 view .LVU130
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 508              		.loc 3 531 4 view .LVU131
 509              		.syntax unified
 510              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 511 00a4 96FAA6F3 		rbit r3, r6
 512              	@ 0 "" 2
 513              	.LVL27:
 514              		.loc 3 544 3 view .LVU132
 515              		.loc 3 544 3 is_stmt 0 view .LVU133
 516              		.thumb
 517              		.syntax unified
 518              	.LBE190:
 519              	.LBE191:
 170:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 520              		.loc 1 170 15 view .LVU134
 521 00a8 0A68     		ldr	r2, [r1]
 522              	.LVL28:
 523              	.LBB192:
 524              	.LBI192:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 525              		.loc 3 526 57 is_stmt 1 view .LVU135
 526              	.LBB193:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 527              		.loc 3 528 3 view .LVU136
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 528              		.loc 3 531 4 view .LVU137
 529              		.syntax unified
 530              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 531 00aa 96FAA6F3 		rbit r3, r6
 532              	@ 0 "" 2
 533              	.LVL29:
 534              		.loc 3 544 3 view .LVU138
 535              		.loc 3 544 3 is_stmt 0 view .LVU139
 536              		.thumb
 537              		.syntax unified
 538              	.LBE193:
 539              	.LBE192:
 170:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 540              		.loc 1 170 15 view .LVU140
 541 00ae B3FA83F3 		clz	r3, r3
 542 00b2 03F01F03 		and	r3, r3, #31
 543 00b6 07FA03F3 		lsl	r3, r7, r3
 170:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 544              		.loc 1 170 14 view .LVU141
 545 00ba 1342     		tst	r3, r2
 546 00bc A6D1     		bne	.L23
 172:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 547              		.loc 1 172 11 is_stmt 1 view .LVU142
 172:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 548              		.loc 1 172 15 is_stmt 0 view .LVU143
 549 00be FFF7FEFF 		bl	HAL_GetTick
 550              	.LVL30:
 172:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 551              		.loc 1 172 29 view .LVU144
 552 00c2 431B     		subs	r3, r0, r5
 172:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 553              		.loc 1 172 13 view .LVU145
 554 00c4 642B     		cmp	r3, #100
 555 00c6 EDD9     		bls	.L30
 556              	.LVL31:
 557              	.L33:
 174:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 558              		.loc 1 174 20 view .LVU146
 559 00c8 0320     		movs	r0, #3
 560 00ca D3E7     		b	.L24
 561              	.LVL32:
 562              	.L25:
 156:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 563              		.loc 1 156 7 is_stmt 1 discriminator 2 view .LVU147
 564 00cc 0B68     		ldr	r3, [r1]
 565 00ce 32B9     		cbnz	r2, .L27
 566              	.L28:
 156:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 567              		.loc 1 156 7 discriminator 8 view .LVU148
 568 00d0 23F48033 		bic	r3, r3, #65536
 569 00d4 0B60     		str	r3, [r1]
 156:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 570              		.loc 1 156 7 discriminator 8 view .LVU149
 571 00d6 0B68     		ldr	r3, [r1]
 572 00d8 23F48023 		bic	r3, r3, #262144
 573 00dc D4E7     		b	.L106
 574              	.L27:
 156:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 575              		.loc 1 156 7 discriminator 5 view .LVU150
 576 00de B2F5A02F 		cmp	r2, #327680
 577 00e2 F5D1     		bne	.L28
 156:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 578              		.loc 1 156 7 discriminator 7 view .LVU151
 579 00e4 43F48023 		orr	r3, r3, #262144
 580 00e8 0B60     		str	r3, [r1]
 581 00ea CAE7     		b	.L109
 582              	.LVL33:
 583              	.L29:
 181:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 584              		.loc 1 181 9 view .LVU152
 181:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 585              		.loc 1 181 21 is_stmt 0 view .LVU153
 586 00ec FFF7FEFF 		bl	HAL_GetTick
 587              	.LVL34:
 588              	.LBB194:
 589              	.LBB195:
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 590              		.loc 3 531 4 view .LVU154
 591 00f0 4FF40036 		mov	r6, #131072
 592              	.LBE195:
 593              	.LBE194:
 181:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 594              		.loc 1 181 21 view .LVU155
 595 00f4 0546     		mov	r5, r0
 596              	.LVL35:
 184:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 597              		.loc 1 184 9 is_stmt 1 view .LVU156
 184:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 598              		.loc 1 184 15 is_stmt 0 view .LVU157
 599 00f6 0127     		movs	r7, #1
 600              	.LVL36:
 601              	.L32:
 184:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 602              		.loc 1 184 14 is_stmt 1 view .LVU158
 603              	.LBB197:
 604              	.LBI194:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 605              		.loc 3 526 57 view .LVU159
 606              	.LBB196:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 607              		.loc 3 528 3 view .LVU160
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 608              		.loc 3 531 4 view .LVU161
 609              		.syntax unified
 610              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 611 00f8 96FAA6F3 		rbit r3, r6
 612              	@ 0 "" 2
 613              	.LVL37:
 614              		.loc 3 544 3 view .LVU162
 615              		.loc 3 544 3 is_stmt 0 view .LVU163
 616              		.thumb
 617              		.syntax unified
 618              	.LBE196:
 619              	.LBE197:
 184:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 620              		.loc 1 184 15 view .LVU164
 621 00fc 0A68     		ldr	r2, [r1]
 622              	.LVL38:
 623              	.LBB198:
 624              	.LBI198:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 625              		.loc 3 526 57 is_stmt 1 view .LVU165
 626              	.LBB199:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 627              		.loc 3 528 3 view .LVU166
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 628              		.loc 3 531 4 view .LVU167
 629              		.syntax unified
 630              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 631 00fe 96FAA6F3 		rbit r3, r6
 632              	@ 0 "" 2
 633              	.LVL39:
 634              		.loc 3 544 3 view .LVU168
 635              		.loc 3 544 3 is_stmt 0 view .LVU169
 636              		.thumb
 637              		.syntax unified
 638              	.LBE199:
 639              	.LBE198:
 184:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 640              		.loc 1 184 15 view .LVU170
 641 0102 B3FA83F3 		clz	r3, r3
 642 0106 03F01F03 		and	r3, r3, #31
 643 010a 07FA03F3 		lsl	r3, r7, r3
 184:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 644              		.loc 1 184 14 view .LVU171
 645 010e 1342     		tst	r3, r2
 646 0110 3FF47CAF 		beq	.L23
 186:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 647              		.loc 1 186 12 is_stmt 1 view .LVU172
 186:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 648              		.loc 1 186 16 is_stmt 0 view .LVU173
 649 0114 FFF7FEFF 		bl	HAL_GetTick
 650              	.LVL40:
 186:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 651              		.loc 1 186 30 view .LVU174
 652 0118 431B     		subs	r3, r0, r5
 186:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 653              		.loc 1 186 14 view .LVU175
 654 011a 642B     		cmp	r3, #100
 655 011c ECD9     		bls	.L32
 656 011e D3E7     		b	.L33
 657              	.LVL41:
 658              	.L19:
 198:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 659              		.loc 1 198 5 is_stmt 1 view .LVU176
 199:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 660              		.loc 1 199 5 view .LVU177
 202:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 661              		.loc 1 202 5 view .LVU178
 202:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 662              		.loc 1 202 9 is_stmt 0 view .LVU179
 663 0120 5E49     		ldr	r1, .L111
 664 0122 4B68     		ldr	r3, [r1, #4]
 202:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 665              		.loc 1 202 7 view .LVU180
 666 0124 13F00C0F 		tst	r3, #12
 667 0128 07D0     		beq	.L36
 203:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 668              		.loc 1 203 13 view .LVU181
 669 012a 4B68     		ldr	r3, [r1, #4]
 670 012c 03F00C03 		and	r3, r3, #12
 203:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 671              		.loc 1 203 8 view .LVU182
 672 0130 082B     		cmp	r3, #8
 673 0132 21D1     		bne	.L37
 203:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 674              		.loc 1 203 82 discriminator 1 view .LVU183
 675 0134 4B68     		ldr	r3, [r1, #4]
 203:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 676              		.loc 1 203 78 discriminator 1 view .LVU184
 677 0136 DF03     		lsls	r7, r3, #15
 678 0138 1ED4     		bmi	.L37
 679              	.L36:
 206:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 680              		.loc 1 206 7 is_stmt 1 view .LVU185
 681              	.LVL42:
 682              	.LBB200:
 683              	.LBI200:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 684              		.loc 3 526 57 view .LVU186
 685              	.LBB201:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 686              		.loc 3 528 3 view .LVU187
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 687              		.loc 3 531 4 view .LVU188
 688 013a 0223     		movs	r3, #2
 689              		.syntax unified
 690              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 691 013c 93FAA3F2 		rbit r2, r3
 692              	@ 0 "" 2
 693              	.LVL43:
 694              		.loc 3 544 3 view .LVU189
 695              		.loc 3 544 3 is_stmt 0 view .LVU190
 696              		.thumb
 697              		.syntax unified
 698              	.LBE201:
 699              	.LBE200:
 206:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 700              		.loc 1 206 11 view .LVU191
 701 0140 0868     		ldr	r0, [r1]
 702              	.LVL44:
 703              	.LBB202:
 704              	.LBI202:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 705              		.loc 3 526 57 is_stmt 1 view .LVU192
 706              	.LBB203:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 707              		.loc 3 528 3 view .LVU193
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 708              		.loc 3 531 4 view .LVU194
 709              		.syntax unified
 710              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 711 0142 93FAA3F3 		rbit r3, r3
 712              	@ 0 "" 2
 713              	.LVL45:
 714              		.loc 3 544 3 view .LVU195
 715              		.loc 3 544 3 is_stmt 0 view .LVU196
 716              		.thumb
 717              		.syntax unified
 718              	.LBE203:
 719              	.LBE202:
 206:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 720              		.loc 1 206 11 view .LVU197
 721 0146 B3FA83F3 		clz	r3, r3
 722 014a 03F01F03 		and	r3, r3, #31
 723 014e 0122     		movs	r2, #1
 724 0150 02FA03F3 		lsl	r3, r2, r3
 206:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 725              		.loc 1 206 9 view .LVU198
 726 0154 0342     		tst	r3, r0
 727 0156 02D0     		beq	.L107
 206:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 728              		.loc 1 206 57 discriminator 13 view .LVU199
 729 0158 2369     		ldr	r3, [r4, #16]
 730 015a 9342     		cmp	r3, r2
 731 015c 89D1     		bne	.L39
 732              	.L107:
 238:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 733              		.loc 1 238 9 is_stmt 1 view .LVU200
 734 015e 0868     		ldr	r0, [r1]
 735              	.LVL46:
 736              	.LBB204:
 737              	.LBI204:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 738              		.loc 3 526 57 view .LVU201
 739              	.LBB205:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 740              		.loc 3 528 3 view .LVU202
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 741              		.loc 3 531 4 view .LVU203
 742 0160 F823     		movs	r3, #248
 743              		.syntax unified
 744              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 745 0162 93FAA3F3 		rbit r3, r3
 746              	@ 0 "" 2
 747              	.LVL47:
 748              		.loc 3 544 3 view .LVU204
 749              		.loc 3 544 3 is_stmt 0 view .LVU205
 750              		.thumb
 751              		.syntax unified
 752              	.LBE205:
 753              	.LBE204:
 238:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 754              		.loc 1 238 9 view .LVU206
 755 0166 B3FA83F2 		clz	r2, r3
 756 016a 6369     		ldr	r3, [r4, #20]
 757 016c 9340     		lsls	r3, r3, r2
 758 016e 20F0F802 		bic	r2, r0, #248
 759 0172 1343     		orrs	r3, r3, r2
 760 0174 0B60     		str	r3, [r1]
 761 0176 4DE7     		b	.L35
 762              	.L37:
 220:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 763              		.loc 1 220 7 is_stmt 1 view .LVU207
 220:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 764              		.loc 1 220 9 is_stmt 0 view .LVU208
 765 0178 2269     		ldr	r2, [r4, #16]
 766 017a 0125     		movs	r5, #1
 767 017c 02B3     		cbz	r2, .L40
 223:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 768              		.loc 1 223 9 is_stmt 1 view .LVU209
 769              	.LVL48:
 770              	.LBB206:
 771              	.LBI206:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 772              		.loc 3 526 57 view .LVU210
 773              	.LBB207:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 774              		.loc 3 528 3 view .LVU211
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 775              		.loc 3 531 4 view .LVU212
 776              		.syntax unified
 777              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 778 017e 95FAA5F3 		rbit r3, r5
 779              	@ 0 "" 2
 780              	.LVL49:
 781              		.loc 3 544 3 view .LVU213
 782              		.loc 3 544 3 is_stmt 0 view .LVU214
 783              		.thumb
 784              		.syntax unified
 785              	.LBE207:
 786              	.LBE206:
 223:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 787              		.loc 1 223 9 view .LVU215
 788 0182 B3FA83F3 		clz	r3, r3
 789 0186 03F18453 		add	r3, r3, #276824064
 790 018a 03F58413 		add	r3, r3, #1081344
 791 018e 9B00     		lsls	r3, r3, #2
 792              	.LBB208:
 793              	.LBB209:
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 794              		.loc 3 531 4 view .LVU216
 795 0190 0227     		movs	r7, #2
 796              	.LBE209:
 797              	.LBE208:
 223:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 798              		.loc 1 223 9 view .LVU217
 799 0192 1D60     		str	r5, [r3]
 226:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 800              		.loc 1 226 9 is_stmt 1 view .LVU218
 226:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 801              		.loc 1 226 21 is_stmt 0 view .LVU219
 802 0194 FFF7FEFF 		bl	HAL_GetTick
 803              	.LVL50:
 804 0198 0646     		mov	r6, r0
 805              	.LVL51:
 229:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 806              		.loc 1 229 9 is_stmt 1 view .LVU220
 807              	.L41:
 229:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 808              		.loc 1 229 14 view .LVU221
 809              	.LBB211:
 810              	.LBI208:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 811              		.loc 3 526 57 view .LVU222
 812              	.LBB210:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 813              		.loc 3 528 3 view .LVU223
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 814              		.loc 3 531 4 view .LVU224
 815              		.syntax unified
 816              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 817 019a 97FAA7F3 		rbit r3, r7
 818              	@ 0 "" 2
 819              	.LVL52:
 820              		.loc 3 544 3 view .LVU225
 821              		.loc 3 544 3 is_stmt 0 view .LVU226
 822              		.thumb
 823              		.syntax unified
 824              	.LBE210:
 825              	.LBE211:
 229:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 826              		.loc 1 229 15 view .LVU227
 827 019e 0A68     		ldr	r2, [r1]
 828              	.LVL53:
 829              	.LBB212:
 830              	.LBI212:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 831              		.loc 3 526 57 is_stmt 1 view .LVU228
 832              	.LBB213:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 833              		.loc 3 528 3 view .LVU229
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 834              		.loc 3 531 4 view .LVU230
 835              		.syntax unified
 836              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 837 01a0 97FAA7F3 		rbit r3, r7
 838              	@ 0 "" 2
 839              	.LVL54:
 840              		.loc 3 544 3 view .LVU231
 841              		.loc 3 544 3 is_stmt 0 view .LVU232
 842              		.thumb
 843              		.syntax unified
 844              	.LBE213:
 845              	.LBE212:
 229:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 846              		.loc 1 229 15 view .LVU233
 847 01a4 B3FA83F3 		clz	r3, r3
 848 01a8 03F01F03 		and	r3, r3, #31
 849 01ac 05FA03F3 		lsl	r3, r5, r3
 229:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 850              		.loc 1 229 14 view .LVU234
 851 01b0 1342     		tst	r3, r2
 852 01b2 D4D1     		bne	.L107
 231:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 853              		.loc 1 231 11 is_stmt 1 view .LVU235
 231:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 854              		.loc 1 231 15 is_stmt 0 view .LVU236
 855 01b4 FFF7FEFF 		bl	HAL_GetTick
 856              	.LVL55:
 231:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 857              		.loc 1 231 29 view .LVU237
 858 01b8 831B     		subs	r3, r0, r6
 231:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 859              		.loc 1 231 13 view .LVU238
 860 01ba 022B     		cmp	r3, #2
 861 01bc EDD9     		bls	.L41
 862 01be 83E7     		b	.L33
 863              	.LVL56:
 864              	.L40:
 243:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 865              		.loc 1 243 9 is_stmt 1 view .LVU239
 866              	.LBB214:
 867              	.LBI214:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 868              		.loc 3 526 57 view .LVU240
 869              	.LBB215:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 870              		.loc 3 528 3 view .LVU241
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 871              		.loc 3 531 4 view .LVU242
 872              		.syntax unified
 873              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 874 01c0 95FAA5F3 		rbit r3, r5
 875              	@ 0 "" 2
 876              	.LVL57:
 877              		.loc 3 544 3 view .LVU243
 878              		.loc 3 544 3 is_stmt 0 view .LVU244
 879              		.thumb
 880              		.syntax unified
 881              	.LBE215:
 882              	.LBE214:
 243:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 883              		.loc 1 243 9 view .LVU245
 884 01c4 B3FA83F3 		clz	r3, r3
 885 01c8 03F18453 		add	r3, r3, #276824064
 886 01cc 03F58413 		add	r3, r3, #1081344
 887 01d0 9B00     		lsls	r3, r3, #2
 888              	.LBB216:
 889              	.LBB217:
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 890              		.loc 3 531 4 view .LVU246
 891 01d2 0227     		movs	r7, #2
 892              	.LBE217:
 893              	.LBE216:
 243:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 894              		.loc 1 243 9 view .LVU247
 895 01d4 1A60     		str	r2, [r3]
 246:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 896              		.loc 1 246 9 is_stmt 1 view .LVU248
 246:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 897              		.loc 1 246 21 is_stmt 0 view .LVU249
 898 01d6 FFF7FEFF 		bl	HAL_GetTick
 899              	.LVL58:
 900 01da 0646     		mov	r6, r0
 901              	.LVL59:
 249:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 902              		.loc 1 249 9 is_stmt 1 view .LVU250
 903              	.L43:
 249:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 904              		.loc 1 249 14 view .LVU251
 905              	.LBB219:
 906              	.LBI216:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 907              		.loc 3 526 57 view .LVU252
 908              	.LBB218:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 909              		.loc 3 528 3 view .LVU253
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 910              		.loc 3 531 4 view .LVU254
 911              		.syntax unified
 912              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 913 01dc 97FAA7F3 		rbit r3, r7
 914              	@ 0 "" 2
 915              	.LVL60:
 916              		.loc 3 544 3 view .LVU255
 917              		.loc 3 544 3 is_stmt 0 view .LVU256
 918              		.thumb
 919              		.syntax unified
 920              	.LBE218:
 921              	.LBE219:
 249:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 922              		.loc 1 249 15 view .LVU257
 923 01e0 0A68     		ldr	r2, [r1]
 924              	.LVL61:
 925              	.LBB220:
 926              	.LBI220:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 927              		.loc 3 526 57 is_stmt 1 view .LVU258
 928              	.LBB221:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 929              		.loc 3 528 3 view .LVU259
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 930              		.loc 3 531 4 view .LVU260
 931              		.syntax unified
 932              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 933 01e2 97FAA7F3 		rbit r3, r7
 934              	@ 0 "" 2
 935              	.LVL62:
 936              		.loc 3 544 3 view .LVU261
 937              		.loc 3 544 3 is_stmt 0 view .LVU262
 938              		.thumb
 939              		.syntax unified
 940              	.LBE221:
 941              	.LBE220:
 249:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 942              		.loc 1 249 15 view .LVU263
 943 01e6 B3FA83F3 		clz	r3, r3
 944 01ea 03F01F03 		and	r3, r3, #31
 945 01ee 05FA03F3 		lsl	r3, r5, r3
 249:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 946              		.loc 1 249 14 view .LVU264
 947 01f2 1342     		tst	r3, r2
 948 01f4 3FF40EAF 		beq	.L35
 251:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 949              		.loc 1 251 11 is_stmt 1 view .LVU265
 251:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 950              		.loc 1 251 15 is_stmt 0 view .LVU266
 951 01f8 FFF7FEFF 		bl	HAL_GetTick
 952              	.LVL63:
 251:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 953              		.loc 1 251 29 view .LVU267
 954 01fc 831B     		subs	r3, r0, r6
 251:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 955              		.loc 1 251 13 view .LVU268
 956 01fe 022B     		cmp	r3, #2
 957 0200 ECD9     		bls	.L43
 958 0202 61E7     		b	.L33
 959              	.LVL64:
 960              	.L45:
 263:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 961              		.loc 1 263 5 is_stmt 1 view .LVU269
 266:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 962              		.loc 1 266 5 view .LVU270
 266:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 963              		.loc 1 266 7 is_stmt 0 view .LVU271
 964 0204 A269     		ldr	r2, [r4, #24]
 965 0206 254D     		ldr	r5, .L111
 966 0208 2548     		ldr	r0, .L111+4
 967 020a 0121     		movs	r1, #1
 968 020c 12B3     		cbz	r2, .L48
 269:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 969              		.loc 1 269 7 is_stmt 1 view .LVU272
 970              	.LVL65:
 971              	.LBB222:
 972              	.LBI222:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 973              		.loc 3 526 57 view .LVU273
 974              	.LBB223:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 975              		.loc 3 528 3 view .LVU274
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 976              		.loc 3 531 4 view .LVU275
 977              		.syntax unified
 978              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 979 020e 91FAA1F3 		rbit r3, r1
 980              	@ 0 "" 2
 981              	.LVL66:
 982              		.loc 3 544 3 view .LVU276
 983              		.loc 3 544 3 is_stmt 0 view .LVU277
 984              		.thumb
 985              		.syntax unified
 986              	.LBE223:
 987              	.LBE222:
 269:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 988              		.loc 1 269 7 view .LVU278
 989 0212 B3FA83F3 		clz	r3, r3
 990 0216 0344     		add	r3, r3, r0
 991 0218 9B00     		lsls	r3, r3, #2
 992              	.LBB224:
 993              	.LBB225:
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 994              		.loc 3 531 4 view .LVU279
 995 021a 0226     		movs	r6, #2
 996              	.LBE225:
 997              	.LBE224:
 269:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 998              		.loc 1 269 7 view .LVU280
 999 021c 1960     		str	r1, [r3]
 272:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1000              		.loc 1 272 7 is_stmt 1 view .LVU281
 272:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1001              		.loc 1 272 19 is_stmt 0 view .LVU282
 1002 021e FFF7FEFF 		bl	HAL_GetTick
 1003              	.LVL67:
 1004 0222 0746     		mov	r7, r0
 1005              	.LVL68:
 275:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1006              		.loc 1 275 7 is_stmt 1 view .LVU283
 1007              	.L49:
 275:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1008              		.loc 1 275 12 view .LVU284
 1009              	.LBB227:
 1010              	.LBI224:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1011              		.loc 3 526 57 view .LVU285
 1012              	.LBB226:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1013              		.loc 3 528 3 view .LVU286
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1014              		.loc 3 531 4 view .LVU287
 1015              		.syntax unified
 1016              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1017 0224 96FAA6F3 		rbit r3, r6
 1018              	@ 0 "" 2
 1019              	.LVL69:
 1020              		.loc 3 544 3 view .LVU288
 1021              		.loc 3 544 3 is_stmt 0 view .LVU289
 1022              		.thumb
 1023              		.syntax unified
 1024              	.LBE226:
 1025              	.LBE227:
 1026              	.LBB228:
 1027              	.LBI228:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1028              		.loc 3 526 57 is_stmt 1 view .LVU290
 1029              	.LBB229:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1030              		.loc 3 528 3 view .LVU291
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1031              		.loc 3 531 4 view .LVU292
 1032              		.syntax unified
 1033              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1034 0228 96FAA6F3 		rbit r3, r6
 1035              	@ 0 "" 2
 1036              	.LVL70:
 1037              		.loc 3 544 3 view .LVU293
 1038              		.loc 3 544 3 is_stmt 0 view .LVU294
 1039              		.thumb
 1040              		.syntax unified
 1041              	.LBE229:
 1042              	.LBE228:
 1043              	.LBB230:
 1044              	.LBI230:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1045              		.loc 3 526 57 is_stmt 1 view .LVU295
 1046              	.LBB231:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1047              		.loc 3 528 3 view .LVU296
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1048              		.loc 3 531 4 view .LVU297
 1049              		.syntax unified
 1050              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1051 022c 96FAA6F3 		rbit r3, r6
 1052              	@ 0 "" 2
 1053              	.LVL71:
 1054              		.loc 3 544 3 view .LVU298
 1055              		.loc 3 544 3 is_stmt 0 view .LVU299
 1056              		.thumb
 1057              		.syntax unified
 1058              	.LBE231:
 1059              	.LBE230:
 275:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1060              		.loc 1 275 13 view .LVU300
 1061 0230 6A6A     		ldr	r2, [r5, #36]
 1062              	.LVL72:
 1063              	.LBB232:
 1064              	.LBI232:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1065              		.loc 3 526 57 is_stmt 1 view .LVU301
 1066              	.LBB233:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1067              		.loc 3 528 3 view .LVU302
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1068              		.loc 3 531 4 view .LVU303
 1069              		.syntax unified
 1070              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1071 0232 96FAA6F3 		rbit r3, r6
 1072              	@ 0 "" 2
 1073              	.LVL73:
 1074              		.loc 3 544 3 view .LVU304
 1075              		.loc 3 544 3 is_stmt 0 view .LVU305
 1076              		.thumb
 1077              		.syntax unified
 1078              	.LBE233:
 1079              	.LBE232:
 275:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1080              		.loc 1 275 13 view .LVU306
 1081 0236 B3FA83F3 		clz	r3, r3
 1082 023a 03F01F03 		and	r3, r3, #31
 1083 023e 01FA03F3 		lsl	r3, r1, r3
 275:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1084              		.loc 1 275 12 view .LVU307
 1085 0242 1342     		tst	r3, r2
 1086 0244 7FF4EAAE 		bne	.L51
 277:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1087              		.loc 1 277 9 is_stmt 1 view .LVU308
 277:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1088              		.loc 1 277 13 is_stmt 0 view .LVU309
 1089 0248 FFF7FEFF 		bl	HAL_GetTick
 1090              	.LVL74:
 277:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1091              		.loc 1 277 27 view .LVU310
 1092 024c C31B     		subs	r3, r0, r7
 277:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1093              		.loc 1 277 11 view .LVU311
 1094 024e 022B     		cmp	r3, #2
 1095 0250 E8D9     		bls	.L49
 1096 0252 39E7     		b	.L33
 1097              	.LVL75:
 1098              	.L48:
 286:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1099              		.loc 1 286 7 is_stmt 1 view .LVU312
 1100              	.LBB234:
 1101              	.LBI234:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1102              		.loc 3 526 57 view .LVU313
 1103              	.LBB235:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1104              		.loc 3 528 3 view .LVU314
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1105              		.loc 3 531 4 view .LVU315
 1106              		.syntax unified
 1107              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1108 0254 91FAA1F3 		rbit r3, r1
 1109              	@ 0 "" 2
 1110              	.LVL76:
 1111              		.loc 3 544 3 view .LVU316
 1112              		.loc 3 544 3 is_stmt 0 view .LVU317
 1113              		.thumb
 1114              		.syntax unified
 1115              	.LBE235:
 1116              	.LBE234:
 286:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1117              		.loc 1 286 7 view .LVU318
 1118 0258 B3FA83F3 		clz	r3, r3
 1119 025c 0344     		add	r3, r3, r0
 1120 025e 9B00     		lsls	r3, r3, #2
 1121              	.LBB236:
 1122              	.LBB237:
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1123              		.loc 3 531 4 view .LVU319
 1124 0260 0226     		movs	r6, #2
 1125              	.LBE237:
 1126              	.LBE236:
 286:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1127              		.loc 1 286 7 view .LVU320
 1128 0262 1A60     		str	r2, [r3]
 289:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1129              		.loc 1 289 7 is_stmt 1 view .LVU321
 289:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1130              		.loc 1 289 19 is_stmt 0 view .LVU322
 1131 0264 FFF7FEFF 		bl	HAL_GetTick
 1132              	.LVL77:
 1133 0268 0746     		mov	r7, r0
 1134              	.LVL78:
 292:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1135              		.loc 1 292 7 is_stmt 1 view .LVU323
 1136              	.L52:
 292:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1137              		.loc 1 292 12 view .LVU324
 1138              	.LBB239:
 1139              	.LBI236:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1140              		.loc 3 526 57 view .LVU325
 1141              	.LBB238:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1142              		.loc 3 528 3 view .LVU326
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1143              		.loc 3 531 4 view .LVU327
 1144              		.syntax unified
 1145              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1146 026a 96FAA6F3 		rbit r3, r6
 1147              	@ 0 "" 2
 1148              	.LVL79:
 1149              		.loc 3 544 3 view .LVU328
 1150              		.loc 3 544 3 is_stmt 0 view .LVU329
 1151              		.thumb
 1152              		.syntax unified
 1153              	.LBE238:
 1154              	.LBE239:
 1155              	.LBB240:
 1156              	.LBI240:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1157              		.loc 3 526 57 is_stmt 1 view .LVU330
 1158              	.LBB241:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1159              		.loc 3 528 3 view .LVU331
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1160              		.loc 3 531 4 view .LVU332
 1161              		.syntax unified
 1162              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1163 026e 96FAA6F3 		rbit r3, r6
 1164              	@ 0 "" 2
 1165              	.LVL80:
 1166              		.loc 3 544 3 view .LVU333
 1167              		.loc 3 544 3 is_stmt 0 view .LVU334
 1168              		.thumb
 1169              		.syntax unified
 1170              	.LBE241:
 1171              	.LBE240:
 1172              	.LBB242:
 1173              	.LBI242:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1174              		.loc 3 526 57 is_stmt 1 view .LVU335
 1175              	.LBB243:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1176              		.loc 3 528 3 view .LVU336
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1177              		.loc 3 531 4 view .LVU337
 1178              		.syntax unified
 1179              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1180 0272 96FAA6F3 		rbit r3, r6
 1181              	@ 0 "" 2
 1182              	.LVL81:
 1183              		.loc 3 544 3 view .LVU338
 1184              		.loc 3 544 3 is_stmt 0 view .LVU339
 1185              		.thumb
 1186              		.syntax unified
 1187              	.LBE243:
 1188              	.LBE242:
 292:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1189              		.loc 1 292 13 view .LVU340
 1190 0276 6A6A     		ldr	r2, [r5, #36]
 1191              	.LVL82:
 1192              	.LBB244:
 1193              	.LBI244:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1194              		.loc 3 526 57 is_stmt 1 view .LVU341
 1195              	.LBB245:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1196              		.loc 3 528 3 view .LVU342
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1197              		.loc 3 531 4 view .LVU343
 1198              		.syntax unified
 1199              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1200 0278 96FAA6F3 		rbit r3, r6
 1201              	@ 0 "" 2
 1202              	.LVL83:
 1203              		.loc 3 544 3 view .LVU344
 1204              		.loc 3 544 3 is_stmt 0 view .LVU345
 1205              		.thumb
 1206              		.syntax unified
 1207              	.LBE245:
 1208              	.LBE244:
 292:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1209              		.loc 1 292 13 view .LVU346
 1210 027c B3FA83F3 		clz	r3, r3
 1211 0280 03F01F03 		and	r3, r3, #31
 1212 0284 01FA03F3 		lsl	r3, r1, r3
 292:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1213              		.loc 1 292 12 view .LVU347
 1214 0288 1342     		tst	r3, r2
 1215 028a 3FF4C7AE 		beq	.L51
 294:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1216              		.loc 1 294 9 is_stmt 1 view .LVU348
 294:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1217              		.loc 1 294 13 is_stmt 0 view .LVU349
 1218 028e FFF7FEFF 		bl	HAL_GetTick
 1219              	.LVL84:
 294:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1220              		.loc 1 294 27 view .LVU350
 1221 0292 C31B     		subs	r3, r0, r7
 294:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1222              		.loc 1 294 11 view .LVU351
 1223 0294 022B     		cmp	r3, #2
 1224 0296 E8D9     		bls	.L52
 1225 0298 16E7     		b	.L33
 1226              	.L112:
 1227 029a 00BF     		.align	2
 1228              	.L111:
 1229 029c 00100240 		.word	1073876992
 1230 02a0 20819010 		.word	277905696
 1231              	.LVL85:
 1232              	.L46:
 1233              	.LBB246:
 304:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 1234              		.loc 1 304 5 is_stmt 1 view .LVU352
 307:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 1235              		.loc 1 307 5 view .LVU353
 311:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1236              		.loc 1 311 5 view .LVU354
 311:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1237              		.loc 1 311 8 is_stmt 0 view .LVU355
 1238 02a4 8849     		ldr	r1, .L113
 1239 02a6 CB69     		ldr	r3, [r1, #28]
 311:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1240              		.loc 1 311 7 view .LVU356
 1241 02a8 D800     		lsls	r0, r3, #3
 1242 02aa 33D4     		bmi	.L85
 313:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 1243              		.loc 1 313 7 is_stmt 1 view .LVU357
 1244              	.LBB247:
 313:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 1245              		.loc 1 313 7 view .LVU358
 313:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 1246              		.loc 1 313 7 view .LVU359
 1247 02ac CB69     		ldr	r3, [r1, #28]
 1248 02ae 43F08053 		orr	r3, r3, #268435456
 1249 02b2 CB61     		str	r3, [r1, #28]
 313:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 1250              		.loc 1 313 7 view .LVU360
 1251 02b4 CB69     		ldr	r3, [r1, #28]
 1252 02b6 03F08053 		and	r3, r3, #268435456
 1253 02ba 0193     		str	r3, [sp, #4]
 313:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 1254              		.loc 1 313 7 view .LVU361
 1255 02bc 019B     		ldr	r3, [sp, #4]
 1256              	.LBE247:
 313:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 1257              		.loc 1 313 7 view .LVU362
 314:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 1258              		.loc 1 314 7 view .LVU363
 1259              	.LVL86:
 314:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 1260              		.loc 1 314 21 is_stmt 0 view .LVU364
 1261 02be 0125     		movs	r5, #1
 1262              	.LVL87:
 1263              	.L55:
 317:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1264              		.loc 1 317 5 is_stmt 1 view .LVU365
 317:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1265              		.loc 1 317 8 is_stmt 0 view .LVU366
 1266 02c0 824E     		ldr	r6, .L113+4
 1267 02c2 3368     		ldr	r3, [r6]
 317:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1268              		.loc 1 317 7 view .LVU367
 1269 02c4 DA05     		lsls	r2, r3, #23
 1270 02c6 27D5     		bpl	.L56
 1271              	.L61:
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1272              		.loc 1 335 5 is_stmt 1 view .LVU368
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1273              		.loc 1 335 5 view .LVU369
 1274 02c8 E368     		ldr	r3, [r4, #12]
 1275 02ca 012B     		cmp	r3, #1
 1276 02cc 34D1     		bne	.L105
 1277              	.L110:
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1278              		.loc 1 335 5 discriminator 7 view .LVU370
 1279 02ce 0B6A     		ldr	r3, [r1, #32]
 1280 02d0 43F00103 		orr	r3, r3, #1
 1281              	.L108:
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1282              		.loc 1 335 5 is_stmt 0 discriminator 8 view .LVU371
 1283 02d4 0B62     		str	r3, [r1, #32]
 340:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1284              		.loc 1 340 7 is_stmt 1 discriminator 8 view .LVU372
 340:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1285              		.loc 1 340 19 is_stmt 0 discriminator 8 view .LVU373
 1286 02d6 FFF7FEFF 		bl	HAL_GetTick
 1287              	.LVL88:
 1288              	.LBB248:
 1289              	.LBB249:
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1290              		.loc 3 531 4 discriminator 8 view .LVU374
 1291 02da 0226     		movs	r6, #2
 1292              	.LBE249:
 1293              	.LBE248:
 340:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1294              		.loc 1 340 19 discriminator 8 view .LVU375
 1295 02dc 0746     		mov	r7, r0
 1296              	.LVL89:
 343:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1297              		.loc 1 343 7 is_stmt 1 discriminator 8 view .LVU376
 343:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1298              		.loc 1 343 13 is_stmt 0 discriminator 8 view .LVU377
 1299 02de 4FF00108 		mov	r8, #1
 1300              	.LVL90:
 1301              	.L67:
 343:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1302              		.loc 1 343 12 is_stmt 1 view .LVU378
 1303              	.LBB251:
 1304              	.LBI248:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1305              		.loc 3 526 57 view .LVU379
 1306              	.LBB250:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1307              		.loc 3 528 3 view .LVU380
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1308              		.loc 3 531 4 view .LVU381
 1309              		.syntax unified
 1310              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1311 02e2 96FAA6F3 		rbit r3, r6
 1312              	@ 0 "" 2
 1313              	.LVL91:
 1314              		.loc 3 544 3 view .LVU382
 1315              		.loc 3 544 3 is_stmt 0 view .LVU383
 1316              		.thumb
 1317              		.syntax unified
 1318              	.LBE250:
 1319              	.LBE251:
 1320              	.LBB252:
 1321              	.LBI252:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1322              		.loc 3 526 57 is_stmt 1 view .LVU384
 1323              	.LBB253:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1324              		.loc 3 528 3 view .LVU385
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1325              		.loc 3 531 4 view .LVU386
 1326              		.syntax unified
 1327              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1328 02e6 96FAA6F3 		rbit r3, r6
 1329              	@ 0 "" 2
 1330              	.LVL92:
 1331              		.loc 3 544 3 view .LVU387
 1332              		.loc 3 544 3 is_stmt 0 view .LVU388
 1333              		.thumb
 1334              		.syntax unified
 1335              	.LBE253:
 1336              	.LBE252:
 343:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1337              		.loc 1 343 13 view .LVU389
 1338 02ea 002B     		cmp	r3, #0
 1339 02ec 61D0     		beq	.L68
 343:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1340              		.loc 1 343 13 discriminator 4 view .LVU390
 1341 02ee 0A6A     		ldr	r2, [r1, #32]
 1342              	.L69:
 1343              	.LVL93:
 1344              	.LBB254:
 1345              	.LBI254:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1346              		.loc 3 526 57 is_stmt 1 discriminator 11 view .LVU391
 1347              	.LBB255:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1348              		.loc 3 528 3 discriminator 11 view .LVU392
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1349              		.loc 3 531 4 discriminator 11 view .LVU393
 1350              		.syntax unified
 1351              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1352 02f0 96FAA6F3 		rbit r3, r6
 1353              	@ 0 "" 2
 1354              	.LVL94:
 1355              		.loc 3 544 3 discriminator 11 view .LVU394
 1356              		.loc 3 544 3 is_stmt 0 discriminator 11 view .LVU395
 1357              		.thumb
 1358              		.syntax unified
 1359              	.LBE255:
 1360              	.LBE254:
 343:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1361              		.loc 1 343 13 discriminator 11 view .LVU396
 1362 02f4 B3FA83F3 		clz	r3, r3
 1363 02f8 03F01F03 		and	r3, r3, #31
 1364 02fc 08FA03F3 		lsl	r3, r8, r3
 343:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1365              		.loc 1 343 12 discriminator 11 view .LVU397
 1366 0300 1342     		tst	r3, r2
 1367 0302 4ED0     		beq	.L70
 1368              	.L75:
 367:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1369              		.loc 1 367 5 is_stmt 1 view .LVU398
 367:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1370              		.loc 1 367 7 is_stmt 0 view .LVU399
 1371 0304 002D     		cmp	r5, #0
 1372 0306 3FF48DAE 		beq	.L54
 369:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 1373              		.loc 1 369 7 is_stmt 1 view .LVU400
 1374 030a CB69     		ldr	r3, [r1, #28]
 1375 030c 23F08053 		bic	r3, r3, #268435456
 1376 0310 CB61     		str	r3, [r1, #28]
 1377 0312 87E6     		b	.L54
 1378              	.LVL95:
 1379              	.L85:
 304:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 1380              		.loc 1 304 22 is_stmt 0 view .LVU401
 1381 0314 0025     		movs	r5, #0
 1382 0316 D3E7     		b	.L55
 1383              	.LVL96:
 1384              	.L56:
 320:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1385              		.loc 1 320 7 is_stmt 1 view .LVU402
 1386 0318 3368     		ldr	r3, [r6]
 1387 031a 43F48073 		orr	r3, r3, #256
 1388 031e 3360     		str	r3, [r6]
 323:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 1389              		.loc 1 323 7 view .LVU403
 323:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 1390              		.loc 1 323 19 is_stmt 0 view .LVU404
 1391 0320 FFF7FEFF 		bl	HAL_GetTick
 1392              	.LVL97:
 1393 0324 0746     		mov	r7, r0
 1394              	.LVL98:
 325:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1395              		.loc 1 325 7 is_stmt 1 view .LVU405
 1396              	.L59:
 325:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1397              		.loc 1 325 12 view .LVU406
 325:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1398              		.loc 1 325 13 is_stmt 0 view .LVU407
 1399 0326 3368     		ldr	r3, [r6]
 325:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1400              		.loc 1 325 12 view .LVU408
 1401 0328 DB05     		lsls	r3, r3, #23
 1402 032a CDD4     		bmi	.L61
 327:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1403              		.loc 1 327 9 is_stmt 1 view .LVU409
 327:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1404              		.loc 1 327 13 is_stmt 0 view .LVU410
 1405 032c FFF7FEFF 		bl	HAL_GetTick
 1406              	.LVL99:
 327:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1407              		.loc 1 327 27 view .LVU411
 1408 0330 C01B     		subs	r0, r0, r7
 327:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1409              		.loc 1 327 11 view .LVU412
 1410 0332 6428     		cmp	r0, #100
 1411 0334 F7D9     		bls	.L59
 1412 0336 C7E6     		b	.L33
 1413              	.LVL100:
 1414              	.L105:
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1415              		.loc 1 335 5 is_stmt 1 discriminator 2 view .LVU413
 1416 0338 2BBB     		cbnz	r3, .L63
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1417              		.loc 1 335 5 discriminator 4 view .LVU414
 1418 033a 0B6A     		ldr	r3, [r1, #32]
 1419 033c 23F00103 		bic	r3, r3, #1
 1420 0340 0B62     		str	r3, [r1, #32]
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1421              		.loc 1 335 5 discriminator 4 view .LVU415
 1422 0342 0B6A     		ldr	r3, [r1, #32]
 1423 0344 23F00403 		bic	r3, r3, #4
 1424 0348 0B62     		str	r3, [r1, #32]
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1425              		.loc 1 335 5 discriminator 4 view .LVU416
 337:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1426              		.loc 1 337 5 discriminator 4 view .LVU417
 354:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1427              		.loc 1 354 7 discriminator 4 view .LVU418
 354:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1428              		.loc 1 354 19 is_stmt 0 discriminator 4 view .LVU419
 1429 034a FFF7FEFF 		bl	HAL_GetTick
 1430              	.LVL101:
 1431              	.LBB256:
 1432              	.LBB257:
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1433              		.loc 3 531 4 discriminator 4 view .LVU420
 1434 034e 0226     		movs	r6, #2
 1435              	.LBE257:
 1436              	.LBE256:
 354:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1437              		.loc 1 354 19 discriminator 4 view .LVU421
 1438 0350 0746     		mov	r7, r0
 1439              	.LVL102:
 357:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1440              		.loc 1 357 7 is_stmt 1 discriminator 4 view .LVU422
 357:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1441              		.loc 1 357 13 is_stmt 0 discriminator 4 view .LVU423
 1442 0352 4FF00108 		mov	r8, #1
 1443              	.LVL103:
 1444              	.L64:
 357:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1445              		.loc 1 357 12 is_stmt 1 view .LVU424
 1446              	.LBB259:
 1447              	.LBI256:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1448              		.loc 3 526 57 view .LVU425
 1449              	.LBB258:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1450              		.loc 3 528 3 view .LVU426
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1451              		.loc 3 531 4 view .LVU427
 1452              		.syntax unified
 1453              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1454 0356 96FAA6F3 		rbit r3, r6
 1455              	@ 0 "" 2
 1456              	.LVL104:
 1457              		.loc 3 544 3 view .LVU428
 1458              		.loc 3 544 3 is_stmt 0 view .LVU429
 1459              		.thumb
 1460              		.syntax unified
 1461              	.LBE258:
 1462              	.LBE259:
 1463              	.LBB260:
 1464              	.LBI260:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1465              		.loc 3 526 57 is_stmt 1 view .LVU430
 1466              	.LBB261:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1467              		.loc 3 528 3 view .LVU431
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1468              		.loc 3 531 4 view .LVU432
 1469              		.syntax unified
 1470              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1471 035a 96FAA6F3 		rbit r3, r6
 1472              	@ 0 "" 2
 1473              	.LVL105:
 1474              		.loc 3 544 3 view .LVU433
 1475              		.loc 3 544 3 is_stmt 0 view .LVU434
 1476              		.thumb
 1477              		.syntax unified
 1478              	.LBE261:
 1479              	.LBE260:
 357:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1480              		.loc 1 357 13 view .LVU435
 1481 035e 63B3     		cbz	r3, .L72
 357:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1482              		.loc 1 357 13 discriminator 4 view .LVU436
 1483 0360 0A6A     		ldr	r2, [r1, #32]
 1484              	.L73:
 1485              	.LVL106:
 1486              	.LBB262:
 1487              	.LBI262:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1488              		.loc 3 526 57 is_stmt 1 discriminator 11 view .LVU437
 1489              	.LBB263:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1490              		.loc 3 528 3 discriminator 11 view .LVU438
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1491              		.loc 3 531 4 discriminator 11 view .LVU439
 1492              		.syntax unified
 1493              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1494 0362 96FAA6F3 		rbit r3, r6
 1495              	@ 0 "" 2
 1496              	.LVL107:
 1497              		.loc 3 544 3 discriminator 11 view .LVU440
 1498              		.loc 3 544 3 is_stmt 0 discriminator 11 view .LVU441
 1499              		.thumb
 1500              		.syntax unified
 1501              	.LBE263:
 1502              	.LBE262:
 357:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1503              		.loc 1 357 13 discriminator 11 view .LVU442
 1504 0366 B3FA83F3 		clz	r3, r3
 1505 036a 03F01F03 		and	r3, r3, #31
 1506 036e 08FA03F3 		lsl	r3, r8, r3
 357:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1507              		.loc 1 357 12 discriminator 11 view .LVU443
 1508 0372 1342     		tst	r3, r2
 1509 0374 C6D0     		beq	.L75
 359:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1510              		.loc 1 359 9 is_stmt 1 view .LVU444
 359:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1511              		.loc 1 359 13 is_stmt 0 view .LVU445
 1512 0376 FFF7FEFF 		bl	HAL_GetTick
 1513              	.LVL108:
 359:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1514              		.loc 1 359 11 view .LVU446
 1515 037a 41F28833 		movw	r3, #5000
 359:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1516              		.loc 1 359 27 view .LVU447
 1517 037e C01B     		subs	r0, r0, r7
 359:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1518              		.loc 1 359 11 view .LVU448
 1519 0380 9842     		cmp	r0, r3
 1520 0382 E8D9     		bls	.L64
 1521 0384 A0E6     		b	.L33
 1522              	.LVL109:
 1523              	.L63:
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1524              		.loc 1 335 5 is_stmt 1 discriminator 5 view .LVU449
 1525 0386 052B     		cmp	r3, #5
 1526 0388 0B6A     		ldr	r3, [r1, #32]
 1527 038a 03D1     		bne	.L65
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1528              		.loc 1 335 5 discriminator 7 view .LVU450
 1529 038c 43F00403 		orr	r3, r3, #4
 1530 0390 0B62     		str	r3, [r1, #32]
 1531 0392 9CE7     		b	.L110
 1532              	.L65:
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1533              		.loc 1 335 5 discriminator 8 view .LVU451
 1534 0394 23F00103 		bic	r3, r3, #1
 1535 0398 0B62     		str	r3, [r1, #32]
 335:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1536              		.loc 1 335 5 discriminator 8 view .LVU452
 1537 039a 0B6A     		ldr	r3, [r1, #32]
 1538 039c 23F00403 		bic	r3, r3, #4
 1539 03a0 98E7     		b	.L108
 1540              	.LVL110:
 1541              	.L70:
 345:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1542              		.loc 1 345 9 view .LVU453
 345:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1543              		.loc 1 345 13 is_stmt 0 view .LVU454
 1544 03a2 FFF7FEFF 		bl	HAL_GetTick
 1545              	.LVL111:
 345:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1546              		.loc 1 345 11 view .LVU455
 1547 03a6 41F28833 		movw	r3, #5000
 345:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1548              		.loc 1 345 27 view .LVU456
 1549 03aa C01B     		subs	r0, r0, r7
 345:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1550              		.loc 1 345 11 view .LVU457
 1551 03ac 9842     		cmp	r0, r3
 1552 03ae 98D9     		bls	.L67
 1553 03b0 8AE6     		b	.L33
 1554              	.L68:
 1555              	.LVL112:
 1556              	.LBB264:
 1557              	.LBI264:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1558              		.loc 3 526 57 is_stmt 1 view .LVU458
 1559              	.LBB265:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1560              		.loc 3 528 3 view .LVU459
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1561              		.loc 3 531 4 view .LVU460
 1562              		.syntax unified
 1563              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1564 03b2 96FAA6F3 		rbit r3, r6
 1565              	@ 0 "" 2
 1566              	.LVL113:
 1567              		.loc 3 544 3 view .LVU461
 1568              		.loc 3 544 3 is_stmt 0 view .LVU462
 1569              		.thumb
 1570              		.syntax unified
 1571              	.LBE265:
 1572              	.LBE264:
 343:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1573              		.loc 1 343 13 view .LVU463
 1574 03b6 4A6A     		ldr	r2, [r1, #36]
 1575 03b8 9AE7     		b	.L69
 1576              	.L72:
 1577              	.LVL114:
 1578              	.LBB266:
 1579              	.LBI266:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1580              		.loc 3 526 57 is_stmt 1 view .LVU464
 1581              	.LBB267:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1582              		.loc 3 528 3 view .LVU465
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1583              		.loc 3 531 4 view .LVU466
 1584              		.syntax unified
 1585              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1586 03ba 96FAA6F3 		rbit r3, r6
 1587              	@ 0 "" 2
 1588              	.LVL115:
 1589              		.loc 3 544 3 view .LVU467
 1590              		.loc 3 544 3 is_stmt 0 view .LVU468
 1591              		.thumb
 1592              		.syntax unified
 1593              	.LBE267:
 1594              	.LBE266:
 357:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1595              		.loc 1 357 13 view .LVU469
 1596 03be 4A6A     		ldr	r2, [r1, #36]
 1597 03c0 CFE7     		b	.L73
 1598              	.LVL116:
 1599              	.L76:
 357:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1600              		.loc 1 357 13 view .LVU470
 1601              	.LBE246:
 379:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     { 
 1602              		.loc 1 379 5 is_stmt 1 view .LVU471
 379:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     { 
 1603              		.loc 1 379 8 is_stmt 0 view .LVU472
 1604 03c2 4149     		ldr	r1, .L113
 1605 03c4 4B68     		ldr	r3, [r1, #4]
 1606 03c6 03F00C03 		and	r3, r3, #12
 379:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     { 
 1607              		.loc 1 379 7 view .LVU473
 1608 03ca 082B     		cmp	r3, #8
 1609 03cc 3FF451AE 		beq	.L39
 381:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1610              		.loc 1 381 7 is_stmt 1 view .LVU474
 381:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1611              		.loc 1 381 9 is_stmt 0 view .LVU475
 1612 03d0 022A     		cmp	r2, #2
 1613 03d2 4FF08073 		mov	r3, #16777216
 1614 03d6 51D1     		bne	.L77
 384:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1615              		.loc 1 384 9 is_stmt 1 view .LVU476
 385:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1616              		.loc 1 385 9 view .LVU477
 391:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1617              		.loc 1 391 9 view .LVU478
 1618              	.LVL117:
 1619              	.LBB268:
 1620              	.LBI268:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1621              		.loc 3 526 57 view .LVU479
 1622              	.LBB269:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1623              		.loc 3 528 3 view .LVU480
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1624              		.loc 3 531 4 view .LVU481
 1625              		.syntax unified
 1626              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1627 03d8 93FAA3F3 		rbit r3, r3
 1628              	@ 0 "" 2
 1629              	.LVL118:
 1630              		.loc 3 544 3 view .LVU482
 1631              		.loc 3 544 3 is_stmt 0 view .LVU483
 1632              		.thumb
 1633              		.syntax unified
 1634              	.LBE269:
 1635              	.LBE268:
 391:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1636              		.loc 1 391 9 view .LVU484
 1637 03dc B3FA83F3 		clz	r3, r3
 1638 03e0 03F18453 		add	r3, r3, #276824064
 1639 03e4 03F58413 		add	r3, r3, #1081344
 1640 03e8 9B00     		lsls	r3, r3, #2
 1641 03ea 0022     		movs	r2, #0
 1642 03ec 1A60     		str	r2, [r3]
 394:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1643              		.loc 1 394 9 is_stmt 1 view .LVU485
 394:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1644              		.loc 1 394 21 is_stmt 0 view .LVU486
 1645 03ee FFF7FEFF 		bl	HAL_GetTick
 1646              	.LVL119:
 1647              	.LBB270:
 1648              	.LBB271:
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1649              		.loc 3 531 4 view .LVU487
 1650 03f2 4FF00077 		mov	r7, #33554432
 1651              	.LBE271:
 1652              	.LBE270:
 394:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1653              		.loc 1 394 21 view .LVU488
 1654 03f6 0646     		mov	r6, r0
 1655              	.LVL120:
 397:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1656              		.loc 1 397 9 is_stmt 1 view .LVU489
 397:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1657              		.loc 1 397 15 is_stmt 0 view .LVU490
 1658 03f8 0125     		movs	r5, #1
 1659              	.LVL121:
 1660              	.L78:
 397:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1661              		.loc 1 397 14 is_stmt 1 view .LVU491
 1662              	.LBB273:
 1663              	.LBI270:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1664              		.loc 3 526 57 view .LVU492
 1665              	.LBB272:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1666              		.loc 3 528 3 view .LVU493
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1667              		.loc 3 531 4 view .LVU494
 1668              		.syntax unified
 1669              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1670 03fa 97FAA7F3 		rbit r3, r7
 1671              	@ 0 "" 2
 1672              	.LVL122:
 1673              		.loc 3 544 3 view .LVU495
 1674              		.loc 3 544 3 is_stmt 0 view .LVU496
 1675              		.thumb
 1676              		.syntax unified
 1677              	.LBE272:
 1678              	.LBE273:
 397:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1679              		.loc 1 397 15 view .LVU497
 1680 03fe 0A68     		ldr	r2, [r1]
 1681              	.LVL123:
 1682              	.LBB274:
 1683              	.LBI274:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1684              		.loc 3 526 57 is_stmt 1 view .LVU498
 1685              	.LBB275:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1686              		.loc 3 528 3 view .LVU499
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1687              		.loc 3 531 4 view .LVU500
 1688              		.syntax unified
 1689              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1690 0400 97FAA7F3 		rbit r3, r7
 1691              	@ 0 "" 2
 1692              	.LVL124:
 1693              		.loc 3 544 3 view .LVU501
 1694              		.loc 3 544 3 is_stmt 0 view .LVU502
 1695              		.thumb
 1696              		.syntax unified
 1697              	.LBE275:
 1698              	.LBE274:
 397:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1699              		.loc 1 397 15 view .LVU503
 1700 0404 B3FA83F3 		clz	r3, r3
 1701 0408 03F01F03 		and	r3, r3, #31
 1702 040c 05FA03F3 		lsl	r3, r5, r3
 397:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1703              		.loc 1 397 14 view .LVU504
 1704 0410 1342     		tst	r3, r2
 1705 0412 2DD1     		bne	.L79
 412:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 1706              		.loc 1 412 7 is_stmt 1 view .LVU505
 1707 0414 D4E90803 		ldrd	r0, r3, [r4, #32]
 1708 0418 4A68     		ldr	r2, [r1, #4]
 1709 041a 0343     		orrs	r3, r3, r0
 1710 041c 22F47412 		bic	r2, r2, #3997696
 1711 0420 1343     		orrs	r3, r3, r2
 1712 0422 4B60     		str	r3, [r1, #4]
 416:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1713              		.loc 1 416 9 view .LVU506
 1714              	.LVL125:
 1715              	.LBB276:
 1716              	.LBI276:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1717              		.loc 3 526 57 view .LVU507
 1718              	.LBB277:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1719              		.loc 3 528 3 view .LVU508
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1720              		.loc 3 531 4 view .LVU509
 1721 0424 4FF08073 		mov	r3, #16777216
 1722              		.syntax unified
 1723              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1724 0428 93FAA3F3 		rbit r3, r3
 1725              	@ 0 "" 2
 1726              	.LVL126:
 1727              		.loc 3 544 3 view .LVU510
 1728              		.loc 3 544 3 is_stmt 0 view .LVU511
 1729              		.thumb
 1730              		.syntax unified
 1731              	.LBE277:
 1732              	.LBE276:
 416:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1733              		.loc 1 416 9 view .LVU512
 1734 042c B3FA83F3 		clz	r3, r3
 1735 0430 03F18453 		add	r3, r3, #276824064
 1736 0434 03F58413 		add	r3, r3, #1081344
 1737 0438 9B00     		lsls	r3, r3, #2
 422:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1738              		.loc 1 422 15 view .LVU513
 1739 043a 0126     		movs	r6, #1
 1740              	.LVL127:
 416:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1741              		.loc 1 416 9 view .LVU514
 1742 043c 1D60     		str	r5, [r3]
 419:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1743              		.loc 1 419 9 is_stmt 1 view .LVU515
 419:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1744              		.loc 1 419 21 is_stmt 0 view .LVU516
 1745 043e FFF7FEFF 		bl	HAL_GetTick
 1746              	.LVL128:
 1747              	.LBB278:
 1748              	.LBB279:
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1749              		.loc 3 531 4 view .LVU517
 1750 0442 4FF00075 		mov	r5, #33554432
 1751              	.LBE279:
 1752              	.LBE278:
 419:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1753              		.loc 1 419 21 view .LVU518
 1754 0446 0446     		mov	r4, r0
 1755              	.LVL129:
 422:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1756              		.loc 1 422 9 is_stmt 1 view .LVU519
 1757              	.L80:
 422:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1758              		.loc 1 422 14 view .LVU520
 1759              	.LBB281:
 1760              	.LBI278:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1761              		.loc 3 526 57 view .LVU521
 1762              	.LBB280:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1763              		.loc 3 528 3 view .LVU522
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1764              		.loc 3 531 4 view .LVU523
 1765              		.syntax unified
 1766              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1767 0448 95FAA5F3 		rbit r3, r5
 1768              	@ 0 "" 2
 1769              	.LVL130:
 1770              		.loc 3 544 3 view .LVU524
 1771              		.loc 3 544 3 is_stmt 0 view .LVU525
 1772              		.thumb
 1773              		.syntax unified
 1774              	.LBE280:
 1775              	.LBE281:
 422:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1776              		.loc 1 422 15 view .LVU526
 1777 044c 0A68     		ldr	r2, [r1]
 1778              	.LVL131:
 1779              	.LBB282:
 1780              	.LBI282:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1781              		.loc 3 526 57 is_stmt 1 view .LVU527
 1782              	.LBB283:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1783              		.loc 3 528 3 view .LVU528
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1784              		.loc 3 531 4 view .LVU529
 1785              		.syntax unified
 1786              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1787 044e 95FAA5F3 		rbit r3, r5
 1788              	@ 0 "" 2
 1789              	.LVL132:
 1790              		.loc 3 544 3 view .LVU530
 1791              		.loc 3 544 3 is_stmt 0 view .LVU531
 1792              		.thumb
 1793              		.syntax unified
 1794              	.LBE283:
 1795              	.LBE282:
 422:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1796              		.loc 1 422 15 view .LVU532
 1797 0452 B3FA83F3 		clz	r3, r3
 1798 0456 03F01F03 		and	r3, r3, #31
 1799 045a 06FA03F3 		lsl	r3, r6, r3
 422:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1800              		.loc 1 422 14 view .LVU533
 1801 045e 1342     		tst	r3, r2
 1802 0460 7FF4E4AD 		bne	.L82
 424:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1803              		.loc 1 424 11 is_stmt 1 view .LVU534
 424:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1804              		.loc 1 424 15 is_stmt 0 view .LVU535
 1805 0464 FFF7FEFF 		bl	HAL_GetTick
 1806              	.LVL133:
 424:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1807              		.loc 1 424 29 view .LVU536
 1808 0468 001B     		subs	r0, r0, r4
 424:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1809              		.loc 1 424 13 view .LVU537
 1810 046a 0228     		cmp	r0, #2
 1811 046c ECD9     		bls	.L80
 1812 046e 2BE6     		b	.L33
 1813              	.LVL134:
 1814              	.L79:
 399:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1815              		.loc 1 399 11 is_stmt 1 view .LVU538
 399:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1816              		.loc 1 399 15 is_stmt 0 view .LVU539
 1817 0470 FFF7FEFF 		bl	HAL_GetTick
 1818              	.LVL135:
 399:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1819              		.loc 1 399 29 view .LVU540
 1820 0474 831B     		subs	r3, r0, r6
 399:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1821              		.loc 1 399 13 view .LVU541
 1822 0476 022B     		cmp	r3, #2
 1823 0478 BFD9     		bls	.L78
 1824 047a 25E6     		b	.L33
 1825              	.LVL136:
 1826              	.L77:
 433:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****  
 1827              		.loc 1 433 9 is_stmt 1 view .LVU542
 1828              	.LBB284:
 1829              	.LBI284:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1830              		.loc 3 526 57 view .LVU543
 1831              	.LBB285:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1832              		.loc 3 528 3 view .LVU544
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1833              		.loc 3 531 4 view .LVU545
 1834              		.syntax unified
 1835              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1836 047c 93FAA3F3 		rbit r3, r3
 1837              	@ 0 "" 2
 1838              	.LVL137:
 1839              		.loc 3 544 3 view .LVU546
 1840              		.loc 3 544 3 is_stmt 0 view .LVU547
 1841              		.thumb
 1842              		.syntax unified
 1843              	.LBE285:
 1844              	.LBE284:
 433:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****  
 1845              		.loc 1 433 9 view .LVU548
 1846 0480 B3FA83F3 		clz	r3, r3
 1847 0484 03F18453 		add	r3, r3, #276824064
 1848 0488 03F58413 		add	r3, r3, #1081344
 1849 048c 9B00     		lsls	r3, r3, #2
 1850 048e 0022     		movs	r2, #0
 1851 0490 1A60     		str	r2, [r3]
 436:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1852              		.loc 1 436 9 is_stmt 1 view .LVU549
 436:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1853              		.loc 1 436 21 is_stmt 0 view .LVU550
 1854 0492 FFF7FEFF 		bl	HAL_GetTick
 1855              	.LVL138:
 1856              	.LBB286:
 1857              	.LBB287:
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1858              		.loc 3 531 4 view .LVU551
 1859 0496 4FF00075 		mov	r5, #33554432
 1860              	.LBE287:
 1861              	.LBE286:
 436:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1862              		.loc 1 436 21 view .LVU552
 1863 049a 0446     		mov	r4, r0
 1864              	.LVL139:
 439:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1865              		.loc 1 439 9 is_stmt 1 view .LVU553
 439:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1866              		.loc 1 439 15 is_stmt 0 view .LVU554
 1867 049c 0126     		movs	r6, #1
 1868              	.LVL140:
 1869              	.L83:
 439:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1870              		.loc 1 439 14 is_stmt 1 view .LVU555
 1871              	.LBB289:
 1872              	.LBI286:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1873              		.loc 3 526 57 view .LVU556
 1874              	.LBB288:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1875              		.loc 3 528 3 view .LVU557
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1876              		.loc 3 531 4 view .LVU558
 1877              		.syntax unified
 1878              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1879 049e 95FAA5F3 		rbit r3, r5
 1880              	@ 0 "" 2
 1881              	.LVL141:
 1882              		.loc 3 544 3 view .LVU559
 1883              		.loc 3 544 3 is_stmt 0 view .LVU560
 1884              		.thumb
 1885              		.syntax unified
 1886              	.LBE288:
 1887              	.LBE289:
 439:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1888              		.loc 1 439 15 view .LVU561
 1889 04a2 0A68     		ldr	r2, [r1]
 1890              	.LVL142:
 1891              	.LBB290:
 1892              	.LBI290:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1893              		.loc 3 526 57 is_stmt 1 view .LVU562
 1894              	.LBB291:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1895              		.loc 3 528 3 view .LVU563
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1896              		.loc 3 531 4 view .LVU564
 1897              		.syntax unified
 1898              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1899 04a4 95FAA5F3 		rbit r3, r5
 1900              	@ 0 "" 2
 1901              	.LVL143:
 1902              		.loc 3 544 3 view .LVU565
 1903              		.loc 3 544 3 is_stmt 0 view .LVU566
 1904              		.thumb
 1905              		.syntax unified
 1906              	.LBE291:
 1907              	.LBE290:
 439:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1908              		.loc 1 439 15 view .LVU567
 1909 04a8 B3FA83F3 		clz	r3, r3
 1910 04ac 03F01F03 		and	r3, r3, #31
 1911 04b0 06FA03F3 		lsl	r3, r6, r3
 439:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1912              		.loc 1 439 14 view .LVU568
 1913 04b4 1342     		tst	r3, r2
 1914 04b6 3FF4B9AD 		beq	.L82
 441:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1915              		.loc 1 441 11 is_stmt 1 view .LVU569
 441:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1916              		.loc 1 441 15 is_stmt 0 view .LVU570
 1917 04ba FFF7FEFF 		bl	HAL_GetTick
 1918              	.LVL144:
 441:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1919              		.loc 1 441 29 view .LVU571
 1920 04be 001B     		subs	r0, r0, r4
 441:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1921              		.loc 1 441 13 view .LVU572
 1922 04c0 0228     		cmp	r0, #2
 1923 04c2 ECD9     		bls	.L83
 1924 04c4 00E6     		b	.L33
 1925              	.L114:
 1926 04c6 00BF     		.align	2
 1927              	.L113:
 1928 04c8 00100240 		.word	1073876992
 1929 04cc 00700040 		.word	1073770496
 1930              		.cfi_endproc
 1931              	.LFE132:
 1933              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1934              		.align	1
 1935              		.global	HAL_RCC_ClockConfig
 1936              		.syntax unified
 1937              		.thumb
 1938              		.thumb_func
 1939              		.fpu softvfp
 1941              	HAL_RCC_ClockConfig:
 1942              	.LVL145:
 1943              	.LFB133:
 456:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 457:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 458:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 459:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 460:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         parameters in the RCC_ClkInitStruct.
 461:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 462:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         contains the configuration information for the RCC peripheral.
 463:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  FLatency FLASH Latency                   
 464:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *          The value of this parameter depend on device used within the same series
 465:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 466:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 467:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *
 468:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 469:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 470:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         of failure of the HSE used directly or indirectly as system clock
 471:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         (if the Clock Security System CSS is enabled).
 472:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *           
 473:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   A switch from one clock source to another occurs only if the target
 474:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 475:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         If a clock source which is not yet ready is selected, the switch will
 476:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         occur when the clock source will be ready. 
 477:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 478:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         currently used as system clock source.
 479:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
 480:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 481:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 482:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 1944              		.loc 1 482 1 is_stmt 1 view -0
 1945              		.cfi_startproc
 1946              		@ args = 0, pretend = 0, frame = 0
 1947              		@ frame_needed = 0, uses_anonymous_args = 0
 483:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1948              		.loc 1 483 3 view .LVU574
 484:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   
 485:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
 486:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(RCC_ClkInitStruct != NULL);
 1949              		.loc 1 486 3 view .LVU575
 487:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 1950              		.loc 1 487 3 view .LVU576
 488:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1951              		.loc 1 488 3 view .LVU577
 489:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 490:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 491:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   must be correctly programmed according to the frequency of the CPU clock 
 492:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     (HCLK) of the device. */
 493:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 494:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 495:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 1952              		.loc 1 495 3 view .LVU578
 1953              		.loc 1 495 23 is_stmt 0 view .LVU579
 1954 0000 504A     		ldr	r2, .L158
 482:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1955              		.loc 1 482 1 view .LVU580
 1956 0002 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1957              	.LCFI4:
 1958              		.cfi_def_cfa_offset 24
 1959              		.cfi_offset 3, -24
 1960              		.cfi_offset 4, -20
 1961              		.cfi_offset 5, -16
 1962              		.cfi_offset 6, -12
 1963              		.cfi_offset 7, -8
 1964              		.cfi_offset 14, -4
 1965              		.loc 1 495 23 view .LVU581
 1966 0004 1368     		ldr	r3, [r2]
 1967              		.loc 1 495 29 view .LVU582
 1968 0006 03F00703 		and	r3, r3, #7
 1969              		.loc 1 495 5 view .LVU583
 1970 000a 8B42     		cmp	r3, r1
 482:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1971              		.loc 1 482 1 view .LVU584
 1972 000c 0446     		mov	r4, r0
 1973              		.loc 1 495 5 view .LVU585
 1974 000e 1BD3     		bcc	.L116
 1975              	.L119:
 496:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {    
 497:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 498:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 499:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 500:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 501:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     memory by reading the FLASH_ACR register */
 502:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 503:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 504:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       return HAL_ERROR;
 505:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 506:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 507:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 508:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 509:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1976              		.loc 1 509 3 is_stmt 1 view .LVU586
 1977              		.loc 1 509 25 is_stmt 0 view .LVU587
 1978 0010 2268     		ldr	r2, [r4]
 1979              		.loc 1 509 5 view .LVU588
 1980 0012 9007     		lsls	r0, r2, #30
 1981              	.LVL146:
 1982              		.loc 1 509 5 view .LVU589
 1983 0014 24D4     		bmi	.L117
 1984              	.L118:
 510:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 511:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 512:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 513:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 514:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 515:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 516:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1985              		.loc 1 516 3 is_stmt 1 view .LVU590
 1986              		.loc 1 516 5 is_stmt 0 view .LVU591
 1987 0016 D207     		lsls	r2, r2, #31
 1988 0018 2AD4     		bmi	.L121
 1989              	.LVL147:
 1990              	.L131:
 517:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {    
 518:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 519:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 520:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* HSE is selected as System Clock Source */
 521:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 522:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 523:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Check the HSE ready flag */  
 524:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 525:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 526:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_ERROR;
 527:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 528:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 529:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* PLL is selected as System Clock Source */
 530:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 531:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 532:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Check the PLL ready flag */  
 533:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 534:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 535:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_ERROR;
 536:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 537:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 538:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* HSI is selected as System Clock Source */
 539:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 540:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 541:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Check the HSI ready flag */  
 542:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 543:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 544:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_ERROR;
 545:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 546:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 547:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 548:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 549:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Get Start Tick */
 550:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     tickstart = HAL_GetTick();
 551:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 552:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 553:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 554:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 555:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 556:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 557:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 558:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 559:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 560:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 561:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 562:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 563:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 564:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 565:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 566:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 567:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 568:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 569:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 570:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 571:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 572:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 573:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 574:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 575:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 576:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 577:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 578:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 579:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 580:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 581:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }      
 582:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }    
 583:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 584:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 1991              		.loc 1 584 3 is_stmt 1 view .LVU592
 1992              		.loc 1 584 23 is_stmt 0 view .LVU593
 1993 001a 4A4A     		ldr	r2, .L158
 1994 001c 1368     		ldr	r3, [r2]
 1995              		.loc 1 584 29 view .LVU594
 1996 001e 03F00703 		and	r3, r3, #7
 1997              		.loc 1 584 5 view .LVU595
 1998 0022 8B42     		cmp	r3, r1
 1999 0024 7AD8     		bhi	.L122
 2000              	.L123:
 585:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {    
 586:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 587:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 588:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 589:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 590:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     memory by reading the FLASH_ACR register */
 591:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 592:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 593:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       return HAL_ERROR;
 594:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 595:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }    
 596:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 597:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 598:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 2001              		.loc 1 598 3 is_stmt 1 view .LVU596
 2002              		.loc 1 598 25 is_stmt 0 view .LVU597
 2003 0026 2068     		ldr	r0, [r4]
 2004              		.loc 1 598 5 view .LVU598
 2005 0028 4307     		lsls	r3, r0, #29
 2006 002a 00F18280 		bmi	.L137
 2007              	.LVL148:
 2008              	.L138:
 599:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 600:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 601:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 602:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 603:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   
 604:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 605:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 2009              		.loc 1 605 3 is_stmt 1 view .LVU599
 2010              		.loc 1 605 5 is_stmt 0 view .LVU600
 2011 002e 10F00800 		ands	r0, r0, #8
 2012 0032 14D0     		beq	.L120
 606:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 607:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 2013              		.loc 1 607 5 is_stmt 1 view .LVU601
 608:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2014              		.loc 1 608 5 view .LVU602
 2015 0034 444A     		ldr	r2, .L158+4
 2016 0036 2169     		ldr	r1, [r4, #16]
 2017 0038 5368     		ldr	r3, [r2, #4]
 2018 003a 23F46053 		bic	r3, r3, #14336
 2019 003e 43EAC103 		orr	r3, r3, r1, lsl #3
 2020 0042 5360     		str	r3, [r2, #4]
 609:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 610:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****  
 611:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Update the SystemCoreClock global variable */
 612:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_
 613:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 614:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Configure the source of time base considering new system clocks settings*/
 615:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   //HAL_InitTick (TICK_INT_PRIORITY);
 616:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   
 617:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   return HAL_OK;
 2021              		.loc 1 617 10 is_stmt 0 view .LVU603
 2022 0044 0020     		movs	r0, #0
 2023 0046 0AE0     		b	.L120
 2024              	.LVL149:
 2025              	.L116:
 498:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 2026              		.loc 1 498 5 is_stmt 1 view .LVU604
 2027 0048 1368     		ldr	r3, [r2]
 2028 004a 23F00703 		bic	r3, r3, #7
 2029 004e 0B43     		orrs	r3, r3, r1
 2030 0050 1360     		str	r3, [r2]
 502:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2031              		.loc 1 502 5 view .LVU605
 502:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2032              		.loc 1 502 14 is_stmt 0 view .LVU606
 2033 0052 1368     		ldr	r3, [r2]
 502:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2034              		.loc 1 502 20 view .LVU607
 2035 0054 03F00703 		and	r3, r3, #7
 502:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2036              		.loc 1 502 7 view .LVU608
 2037 0058 8B42     		cmp	r3, r1
 2038 005a D9D0     		beq	.L119
 2039              	.LVL150:
 2040              	.L125:
 504:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 2041              		.loc 1 504 14 view .LVU609
 2042 005c 0120     		movs	r0, #1
 2043              	.LVL151:
 2044              	.L120:
 618:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 2045              		.loc 1 618 1 view .LVU610
 2046 005e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2047              	.LVL152:
 2048              	.L117:
 511:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2049              		.loc 1 511 5 is_stmt 1 view .LVU611
 512:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2050              		.loc 1 512 5 view .LVU612
 2051 0060 3948     		ldr	r0, .L158+4
 2052 0062 A568     		ldr	r5, [r4, #8]
 2053 0064 4368     		ldr	r3, [r0, #4]
 2054 0066 23F0F003 		bic	r3, r3, #240
 2055 006a 2B43     		orrs	r3, r3, r5
 2056 006c 4360     		str	r3, [r0, #4]
 2057 006e D2E7     		b	.L118
 2058              	.L121:
 518:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 2059              		.loc 1 518 5 view .LVU613
 521:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2060              		.loc 1 521 5 view .LVU614
 521:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2061              		.loc 1 521 25 is_stmt 0 view .LVU615
 2062 0070 6268     		ldr	r2, [r4, #4]
 2063 0072 354D     		ldr	r5, .L158+4
 521:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2064              		.loc 1 521 7 view .LVU616
 2065 0074 012A     		cmp	r2, #1
 2066 0076 27D1     		bne	.L124
 524:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2067              		.loc 1 524 7 is_stmt 1 view .LVU617
 2068              	.LVL153:
 2069              	.LBB292:
 2070              	.LBI292:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 2071              		.loc 3 526 57 view .LVU618
 2072              	.LBB293:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 2073              		.loc 3 528 3 view .LVU619
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 2074              		.loc 3 531 4 view .LVU620
 2075 0078 4FF40033 		mov	r3, #131072
 2076              		.syntax unified
 2077              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 2078 007c 93FAA3F0 		rbit r0, r3
 2079              	@ 0 "" 2
 2080              	.LVL154:
 2081              		.loc 3 544 3 view .LVU621
 2082              		.loc 3 544 3 is_stmt 0 view .LVU622
 2083              		.thumb
 2084              		.syntax unified
 2085              	.LBE293:
 2086              	.LBE292:
 524:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2087              		.loc 1 524 10 view .LVU623
 2088 0080 2868     		ldr	r0, [r5]
 2089              	.LVL155:
 2090              	.LBB294:
 2091              	.LBI294:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 2092              		.loc 3 526 57 is_stmt 1 view .LVU624
 2093              	.LBB295:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 2094              		.loc 3 528 3 view .LVU625
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 2095              		.loc 3 531 4 view .LVU626
 2096              		.syntax unified
 2097              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 2098 0082 93FAA3F3 		rbit r3, r3
 2099              	@ 0 "" 2
 2100              	.LVL156:
 2101              		.loc 3 544 3 view .LVU627
 2102              		.loc 3 544 3 is_stmt 0 view .LVU628
 2103              		.thumb
 2104              		.syntax unified
 2105              	.LBE295:
 2106              	.LBE294:
 524:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2107              		.loc 1 524 10 view .LVU629
 2108 0086 B3FA83F3 		clz	r3, r3
 2109 008a 03F01F03 		and	r3, r3, #31
 2110 008e 02FA03F3 		lsl	r3, r2, r3
 524:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2111              		.loc 1 524 9 view .LVU630
 2112 0092 0342     		tst	r3, r0
 2113              	.L155:
 542:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2114              		.loc 1 542 9 view .LVU631
 2115 0094 E2D0     		beq	.L125
 547:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2116              		.loc 1 547 5 is_stmt 1 view .LVU632
 2117 0096 6B68     		ldr	r3, [r5, #4]
 2118 0098 23F00303 		bic	r3, r3, #3
 2119 009c 1A43     		orrs	r2, r2, r3
 2120 009e 6A60     		str	r2, [r5, #4]
 550:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 2121              		.loc 1 550 5 view .LVU633
 550:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 2122              		.loc 1 550 17 is_stmt 0 view .LVU634
 2123 00a0 FFF7FEFF 		bl	HAL_GetTick
 2124              	.LVL157:
 552:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2125              		.loc 1 552 25 view .LVU635
 2126 00a4 6368     		ldr	r3, [r4, #4]
 552:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2127              		.loc 1 552 7 view .LVU636
 2128 00a6 012B     		cmp	r3, #1
 550:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 2129              		.loc 1 550 17 view .LVU637
 2130 00a8 0646     		mov	r6, r0
 2131              	.LVL158:
 552:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2132              		.loc 1 552 5 is_stmt 1 view .LVU638
 556:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2133              		.loc 1 556 11 is_stmt 0 view .LVU639
 2134 00aa 41F28837 		movw	r7, #5000
 552:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2135              		.loc 1 552 7 view .LVU640
 2136 00ae 1ED1     		bne	.L152
 2137              	.LVL159:
 2138              	.L128:
 554:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2139              		.loc 1 554 13 is_stmt 1 view .LVU641
 554:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2140              		.loc 1 554 14 is_stmt 0 view .LVU642
 2141 00b0 6B68     		ldr	r3, [r5, #4]
 2142 00b2 03F00C03 		and	r3, r3, #12
 554:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2143              		.loc 1 554 13 view .LVU643
 2144 00b6 042B     		cmp	r3, #4
 2145 00b8 AFD0     		beq	.L131
 556:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2146              		.loc 1 556 9 is_stmt 1 view .LVU644
 556:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2147              		.loc 1 556 13 is_stmt 0 view .LVU645
 2148 00ba FFF7FEFF 		bl	HAL_GetTick
 2149              	.LVL160:
 556:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2150              		.loc 1 556 27 view .LVU646
 2151 00be 801B     		subs	r0, r0, r6
 556:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2152              		.loc 1 556 11 view .LVU647
 2153 00c0 B842     		cmp	r0, r7
 2154 00c2 F5D9     		bls	.L128
 2155              	.L134:
 558:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2156              		.loc 1 558 18 view .LVU648
 2157 00c4 0320     		movs	r0, #3
 2158 00c6 CAE7     		b	.L120
 2159              	.LVL161:
 2160              	.L124:
 530:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2161              		.loc 1 530 10 is_stmt 1 view .LVU649
 530:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2162              		.loc 1 530 12 is_stmt 0 view .LVU650
 2163 00c8 022A     		cmp	r2, #2
 533:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2164              		.loc 1 533 7 is_stmt 1 view .LVU651
 2165              	.LVL162:
 2166              	.LBB296:
 2167              	.LBI296:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 2168              		.loc 3 526 57 view .LVU652
 2169              	.LBB297:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 2170              		.loc 3 528 3 view .LVU653
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 2171              		.loc 3 531 4 view .LVU654
 2172 00ca 0CBF     		ite	eq
 2173 00cc 4FF00073 		moveq	r3, #33554432
 2174              	.LBE297:
 2175              	.LBE296:
 542:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2176              		.loc 1 542 7 view .LVU655
 2177              	.LVL163:
 2178              	.LBB298:
 2179              	.LBI298:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 2180              		.loc 3 526 57 view .LVU656
 2181              	.LBB299:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 2182              		.loc 3 528 3 view .LVU657
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 2183              		.loc 3 531 4 view .LVU658
 2184 00d0 0223     		movne	r3, #2
 2185              		.syntax unified
 2186              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 2187 00d2 93FAA3F0 		rbit r0, r3
 2188              	@ 0 "" 2
 2189              	.LVL164:
 2190              		.loc 3 544 3 view .LVU659
 2191              		.loc 3 544 3 is_stmt 0 view .LVU660
 2192              		.thumb
 2193              		.syntax unified
 2194              	.LBE299:
 2195              	.LBE298:
 542:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2196              		.loc 1 542 10 view .LVU661
 2197 00d6 2E68     		ldr	r6, [r5]
 2198              	.LVL165:
 2199              	.LBB300:
 2200              	.LBI300:
 526:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 2201              		.loc 3 526 57 is_stmt 1 view .LVU662
 2202              	.LBB301:
 528:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 2203              		.loc 3 528 3 view .LVU663
 531:../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 2204              		.loc 3 531 4 view .LVU664
 2205              		.syntax unified
 2206              	@ 531 "../base/./hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 2207 00d8 93FAA3F3 		rbit r3, r3
 2208              	@ 0 "" 2
 2209              	.LVL166:
 2210              		.loc 3 544 3 view .LVU665
 2211              		.loc 3 544 3 is_stmt 0 view .LVU666
 2212              		.thumb
 2213              		.syntax unified
 2214              	.LBE301:
 2215              	.LBE300:
 542:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2216              		.loc 1 542 10 view .LVU667
 2217 00dc B3FA83F3 		clz	r3, r3
 2218 00e0 03F01F03 		and	r3, r3, #31
 2219 00e4 0120     		movs	r0, #1
 2220 00e6 00FA03F3 		lsl	r3, r0, r3
 542:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2221              		.loc 1 542 9 view .LVU668
 2222 00ea 3342     		tst	r3, r6
 2223 00ec D2E7     		b	.L155
 2224              	.LVL167:
 2225              	.L152:
 562:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2226              		.loc 1 562 10 is_stmt 1 view .LVU669
 562:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2227              		.loc 1 562 12 is_stmt 0 view .LVU670
 2228 00ee 022B     		cmp	r3, #2
 2229 00f0 0FD1     		bne	.L133
 2230              	.LVL168:
 2231              	.L132:
 564:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2232              		.loc 1 564 13 is_stmt 1 view .LVU671
 564:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2233              		.loc 1 564 14 is_stmt 0 view .LVU672
 2234 00f2 6B68     		ldr	r3, [r5, #4]
 2235 00f4 03F00C03 		and	r3, r3, #12
 564:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2236              		.loc 1 564 13 view .LVU673
 2237 00f8 082B     		cmp	r3, #8
 2238 00fa 8ED0     		beq	.L131
 566:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2239              		.loc 1 566 9 is_stmt 1 view .LVU674
 566:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2240              		.loc 1 566 13 is_stmt 0 view .LVU675
 2241 00fc FFF7FEFF 		bl	HAL_GetTick
 2242              	.LVL169:
 566:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2243              		.loc 1 566 27 view .LVU676
 2244 0100 801B     		subs	r0, r0, r6
 566:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2245              		.loc 1 566 11 view .LVU677
 2246 0102 B842     		cmp	r0, r7
 2247 0104 F5D9     		bls	.L132
 2248 0106 DDE7     		b	.L134
 2249              	.L136:
 576:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2250              		.loc 1 576 9 is_stmt 1 view .LVU678
 576:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2251              		.loc 1 576 13 is_stmt 0 view .LVU679
 2252 0108 FFF7FEFF 		bl	HAL_GetTick
 2253              	.LVL170:
 576:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2254              		.loc 1 576 27 view .LVU680
 2255 010c 801B     		subs	r0, r0, r6
 576:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2256              		.loc 1 576 11 view .LVU681
 2257 010e B842     		cmp	r0, r7
 2258 0110 D8D8     		bhi	.L134
 2259              	.L133:
 574:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2260              		.loc 1 574 13 is_stmt 1 view .LVU682
 574:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2261              		.loc 1 574 14 is_stmt 0 view .LVU683
 2262 0112 6B68     		ldr	r3, [r5, #4]
 574:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2263              		.loc 1 574 13 view .LVU684
 2264 0114 13F00C0F 		tst	r3, #12
 2265 0118 F6D1     		bne	.L136
 2266 011a 7EE7     		b	.L131
 2267              	.LVL171:
 2268              	.L122:
 587:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 2269              		.loc 1 587 5 is_stmt 1 view .LVU685
 2270 011c 1368     		ldr	r3, [r2]
 2271 011e 23F00703 		bic	r3, r3, #7
 2272 0122 0B43     		orrs	r3, r3, r1
 2273 0124 1360     		str	r3, [r2]
 591:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2274              		.loc 1 591 5 view .LVU686
 591:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2275              		.loc 1 591 14 is_stmt 0 view .LVU687
 2276 0126 1368     		ldr	r3, [r2]
 591:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2277              		.loc 1 591 20 view .LVU688
 2278 0128 03F00703 		and	r3, r3, #7
 591:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2279              		.loc 1 591 7 view .LVU689
 2280 012c 8B42     		cmp	r3, r1
 2281 012e 95D1     		bne	.L125
 2282 0130 79E7     		b	.L123
 2283              	.L137:
 600:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2284              		.loc 1 600 5 is_stmt 1 view .LVU690
 601:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2285              		.loc 1 601 5 view .LVU691
 2286 0132 0549     		ldr	r1, .L158+4
 2287              	.LVL172:
 601:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2288              		.loc 1 601 5 is_stmt 0 view .LVU692
 2289 0134 E368     		ldr	r3, [r4, #12]
 2290 0136 4A68     		ldr	r2, [r1, #4]
 2291 0138 22F4E062 		bic	r2, r2, #1792
 2292 013c 1A43     		orrs	r2, r2, r3
 2293 013e 4A60     		str	r2, [r1, #4]
 2294 0140 75E7     		b	.L138
 2295              	.L159:
 2296 0142 00BF     		.align	2
 2297              	.L158:
 2298 0144 00200240 		.word	1073881088
 2299 0148 00100240 		.word	1073876992
 2300              		.cfi_endproc
 2301              	.LFE133:
 2303              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2304              		.align	1
 2305              		.global	HAL_RCC_GetPCLK2Freq
 2306              		.syntax unified
 2307              		.thumb
 2308              		.thumb_func
 2309              		.fpu softvfp
 2311              	HAL_RCC_GetPCLK2Freq:
 2312              	.LFB147:
 2313              		.cfi_startproc
 2314              		@ args = 0, pretend = 0, frame = 0
 2315              		@ frame_needed = 0, uses_anonymous_args = 0
 2316              		@ link register save eliminated.
 2317 0000 4FF4E100 		mov	r0, #7372800
 2318 0004 7047     		bx	lr
 2319              		.cfi_endproc
 2320              	.LFE147:
 2322              		.section	.text.HAL_GPIO_Init,"ax",%progbits
 2323              		.align	1
 2324              		.global	HAL_GPIO_Init
 2325              		.syntax unified
 2326              		.thumb
 2327              		.thumb_func
 2328              		.fpu softvfp
 2330              	HAL_GPIO_Init:
 2331              	.LVL173:
 2332              	.LFB135:
 619:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 620:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 621:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief  Returns the PCLK2 frequency
 622:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 623:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 624:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval PCLK2 frequency
 625:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 626:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 627:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 628:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 629:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   //return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_C
 630:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   return F_CPU;
 631:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 632:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 633:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 634:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 635:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #define GPIO_MODE             (0x00000003U)
 636:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #define EXTI_MODE             (0x10000000U)
 637:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #define GPIO_MODE_IT          (0x00010000U)
 638:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #define GPIO_MODE_EVT         (0x00020000U)
 639:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #define RISING_EDGE           (0x00100000U)
 640:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #define FALLING_EDGE          (0x00200000U)
 641:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #define GPIO_OUTPUT_TYPE      (0x00000010U)
 642:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 643:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #define GPIO_NUMBER           (16U)
 644:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 645:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** #define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \
 646:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****                                         __IO uint32_t tmpreg; \
 647:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_GPIOAEN);\
 648:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****                                         /* Delay after an RCC peripheral clock enabling */ \
 649:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****                                         tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_GPIOAEN);\
 650:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****                                         UNUSED(tmpreg); \
 651:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****                                       } while(0U)
 652:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 653:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 654:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 655:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief  Initialize the GPIOx peripheral according to the specified parameters in the GPIO_Init.
 656:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  GPIOx: where x can be (A..F) to select the GPIO peripheral for STM32F3 family devices
 657:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 658:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         the configuration information for the specified GPIO peripheral.
 659:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval None
 660:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 661:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
 662:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 2333              		.loc 1 662 1 is_stmt 1 view -0
 2334              		.cfi_startproc
 2335              		@ args = 0, pretend = 0, frame = 8
 2336              		@ frame_needed = 0, uses_anonymous_args = 0
 663:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t position = 0x00U;
 2337              		.loc 1 663 3 view .LVU694
 664:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t iocurrent = 0x00U;
 2338              		.loc 1 664 3 view .LVU695
 665:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t temp = 0x00U;
 2339              		.loc 1 665 3 view .LVU696
 666:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 667:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
 668:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 2340              		.loc 1 668 3 view .LVU697
 669:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 2341              		.loc 1 669 3 view .LVU698
 670:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 2342              		.loc 1 670 3 view .LVU699
 671:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 2343              		.loc 1 671 3 view .LVU700
 672:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 673:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Configure the port pins */
 674:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   while (((GPIO_Init->Pin) >> position) != RESET)
 2344              		.loc 1 674 3 view .LVU701
 662:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t position = 0x00U;
 2345              		.loc 1 662 1 is_stmt 0 view .LVU702
 2346 0000 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2347              	.LCFI5:
 2348              		.cfi_def_cfa_offset 48
 2349              		.cfi_offset 4, -36
 2350              		.cfi_offset 5, -32
 2351              		.cfi_offset 6, -28
 2352              		.cfi_offset 7, -24
 2353              		.cfi_offset 8, -20
 2354              		.cfi_offset 9, -16
 2355              		.cfi_offset 10, -12
 2356              		.cfi_offset 11, -8
 2357              		.cfi_offset 14, -4
 2358              	.LBB302:
 675:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 676:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Get current io position */
 677:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     iocurrent = (GPIO_Init->Pin) & (1U << position);
 678:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 679:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(iocurrent)
 680:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 681:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /*--------------------- GPIO Mode Configuration ------------------------*/
 682:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* In case of Alternate function mode selection */
 683:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 684:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 685:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Check the Alternate function parameters */
 686:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 687:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 688:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 689:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Configure Alternate function mapped with the current IO */
 690:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = GPIOx->AFR[position >> 3];
 691:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 692:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 693:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->AFR[position >> 3] = temp;
 694:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 695:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 696:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
 697:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp = GPIOx->MODER;
 698:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 699:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 700:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->MODER = temp;
 701:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 702:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* In case of Output or Alternate function mode selection */
 703:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 704:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 705:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 706:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Check the Speed parameter */
 707:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 708:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Configure the IO Speed */
 709:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = GPIOx->OSPEEDR;
 710:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 711:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_Init->Speed << (position * 2U));
 712:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 713:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 714:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Configure the IO Output Type */
 715:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = GPIOx->OTYPER;
 716:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 717:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 718:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 719:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 720:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 721:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Activate the Pull-up or Pull down resistor for the current IO */
 722:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp = GPIOx->PUPDR;
 723:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 724:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Pull) << (position * 2U));
 725:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 726:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 727:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /*--------------------- EXTI Mode Configuration ------------------------*/
 728:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Configure the External Interrupt or event for the current IO */
 729:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 730:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 731:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Enable SYSCFG Clock */
 732:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_SYSCFG_CLK_ENABLE();
 2359              		.loc 1 732 9 view .LVU703
 2360 0004 DFF87481 		ldr	r8, .L186
 2361              	.LBE302:
 733:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 734:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = SYSCFG->EXTICR[position >> 2];
 735:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 736:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 737:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 738:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 739:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Clear EXTI line configuration */
 740:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = EXTI->IMR;
 2362              		.loc 1 740 14 view .LVU704
 2363 0008 5D4C     		ldr	r4, .L186+4
 663:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t iocurrent = 0x00U;
 2364              		.loc 1 663 12 view .LVU705
 2365 000a 0023     		movs	r3, #0
 677:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2366              		.loc 1 677 40 view .LVU706
 2367 000c 4FF00109 		mov	r9, #1
 2368              	.LVL174:
 2369              	.L162:
 674:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 2370              		.loc 1 674 9 is_stmt 1 view .LVU707
 674:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 2371              		.loc 1 674 21 is_stmt 0 view .LVU708
 2372 0010 0A68     		ldr	r2, [r1]
 674:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 2373              		.loc 1 674 9 view .LVU709
 2374 0012 32FA03F5 		lsrs	r5, r2, r3
 2375 0016 02D1     		bne	.L177
 741:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 742:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 743:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 744:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           temp |= iocurrent;
 745:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 746:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         EXTI->IMR = temp;
 747:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 748:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = EXTI->EMR;
 749:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 750:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 751:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 752:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           temp |= iocurrent;
 753:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 754:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         EXTI->EMR = temp;
 755:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 756:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Clear Rising Falling edge configuration */
 757:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = EXTI->RTSR;
 758:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 759:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 760:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 761:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           temp |= iocurrent;
 762:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 763:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         EXTI->RTSR = temp;
 764:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 765:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = EXTI->FTSR;
 766:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 767:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 768:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 769:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****           temp |= iocurrent;
 770:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 771:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         EXTI->FTSR = temp;
 772:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 773:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 774:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 775:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     position++;
 776:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 777:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 2376              		.loc 1 777 1 view .LVU710
 2377 0018 03B0     		add	sp, sp, #12
 2378              	.LCFI6:
 2379              		.cfi_remember_state
 2380              		.cfi_def_cfa_offset 36
 2381              		@ sp needed
 2382 001a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2383              	.L177:
 2384              	.LCFI7:
 2385              		.cfi_restore_state
 677:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2386              		.loc 1 677 5 is_stmt 1 view .LVU711
 677:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2387              		.loc 1 677 40 is_stmt 0 view .LVU712
 2388 001e 09FA03FA 		lsl	r10, r9, r3
 2389              	.LVL175:
 679:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2390              		.loc 1 679 5 is_stmt 1 view .LVU713
 679:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2391              		.loc 1 679 7 is_stmt 0 view .LVU714
 2392 0022 1AEA0202 		ands	r2, r10, r2
 2393              	.LVL176:
 679:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2394              		.loc 1 679 7 view .LVU715
 2395 0026 00F09E80 		beq	.L164
 683:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2396              		.loc 1 683 7 is_stmt 1 view .LVU716
 683:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2397              		.loc 1 683 20 is_stmt 0 view .LVU717
 2398 002a 4D68     		ldr	r5, [r1, #4]
 683:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2399              		.loc 1 683 9 view .LVU718
 2400 002c 25F0100E 		bic	lr, r5, #16
 2401 0030 BEF1020F 		cmp	lr, #2
 2402 0034 14D1     		bne	.L165
 686:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 2403              		.loc 1 686 9 is_stmt 1 view .LVU719
 687:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 2404              		.loc 1 687 9 view .LVU720
 690:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 2405              		.loc 1 690 9 view .LVU721
 690:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 2406              		.loc 1 690 36 is_stmt 0 view .LVU722
 2407 0036 4FEAD30C 		lsr	ip, r3, #3
 2408 003a 00EB8C0C 		add	ip, r0, ip, lsl #2
 691:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 2409              		.loc 1 691 28 view .LVU723
 2410 003e 03F0070B 		and	fp, r3, #7
 690:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 2411              		.loc 1 690 14 view .LVU724
 2412 0042 DCF82060 		ldr	r6, [ip, #32]
 2413              	.LVL177:
 691:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 2414              		.loc 1 691 9 is_stmt 1 view .LVU725
 691:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 2415              		.loc 1 691 57 is_stmt 0 view .LVU726
 2416 0046 4FEA8B0B 		lsl	fp, fp, #2
 691:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 2417              		.loc 1 691 24 view .LVU727
 2418 004a 0F27     		movs	r7, #15
 2419 004c 07FA0BF7 		lsl	r7, r7, fp
 691:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 2420              		.loc 1 691 14 view .LVU728
 2421 0050 26EA0707 		bic	r7, r6, r7
 2422              	.LVL178:
 692:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->AFR[position >> 3] = temp;
 2423              		.loc 1 692 9 is_stmt 1 view .LVU729
 692:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->AFR[position >> 3] = temp;
 2424              		.loc 1 692 51 is_stmt 0 view .LVU730
 2425 0054 0E69     		ldr	r6, [r1, #16]
 2426 0056 06FA0BF6 		lsl	r6, r6, fp
 692:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->AFR[position >> 3] = temp;
 2427              		.loc 1 692 14 view .LVU731
 2428 005a 3E43     		orrs	r6, r6, r7
 2429              	.LVL179:
 693:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 2430              		.loc 1 693 9 is_stmt 1 view .LVU732
 693:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 2431              		.loc 1 693 35 is_stmt 0 view .LVU733
 2432 005c CCF82060 		str	r6, [ip, #32]
 2433              	.LVL180:
 2434              	.L165:
 697:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 2435              		.loc 1 697 7 is_stmt 1 view .LVU734
 697:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 2436              		.loc 1 697 12 is_stmt 0 view .LVU735
 2437 0060 D0F800B0 		ldr	fp, [r0]
 2438              	.LVL181:
 698:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2439              		.loc 1 698 7 is_stmt 1 view .LVU736
 2440 0064 4FEA430C 		lsl	ip, r3, #1
 698:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2441              		.loc 1 698 35 is_stmt 0 view .LVU737
 2442 0068 0326     		movs	r6, #3
 2443 006a 06FA0CF7 		lsl	r7, r6, ip
 698:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2444              		.loc 1 698 12 view .LVU738
 2445 006e 2BEA070B 		bic	fp, fp, r7
 2446              	.LVL182:
 699:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2447              		.loc 1 699 7 is_stmt 1 view .LVU739
 698:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2448              		.loc 1 698 15 is_stmt 0 view .LVU740
 2449 0072 FE43     		mvns	r6, r7
 699:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2450              		.loc 1 699 33 view .LVU741
 2451 0074 05F00307 		and	r7, r5, #3
 699:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2452              		.loc 1 699 46 view .LVU742
 2453 0078 07FA0CF7 		lsl	r7, r7, ip
 703:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2454              		.loc 1 703 9 view .LVU743
 2455 007c 0EF1FF3E 		add	lr, lr, #-1
 699:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2456              		.loc 1 699 12 view .LVU744
 2457 0080 47EA0B07 		orr	r7, r7, fp
 2458              	.LVL183:
 700:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2459              		.loc 1 700 7 is_stmt 1 view .LVU745
 703:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2460              		.loc 1 703 9 is_stmt 0 view .LVU746
 2461 0084 BEF1010F 		cmp	lr, #1
 700:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2462              		.loc 1 700 20 view .LVU747
 2463 0088 0760     		str	r7, [r0]
 703:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2464              		.loc 1 703 7 is_stmt 1 view .LVU748
 703:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2465              		.loc 1 703 9 is_stmt 0 view .LVU749
 2466 008a 11D8     		bhi	.L166
 707:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Configure the IO Speed */
 2467              		.loc 1 707 9 is_stmt 1 view .LVU750
 709:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 2468              		.loc 1 709 9 view .LVU751
 709:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 2469              		.loc 1 709 14 is_stmt 0 view .LVU752
 2470 008c 8768     		ldr	r7, [r0, #8]
 2471              	.LVL184:
 710:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_Init->Speed << (position * 2U));
 2472              		.loc 1 710 9 is_stmt 1 view .LVU753
 710:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_Init->Speed << (position * 2U));
 2473              		.loc 1 710 14 is_stmt 0 view .LVU754
 2474 008e 06EA070E 		and	lr, r6, r7
 2475              	.LVL185:
 711:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 2476              		.loc 1 711 9 is_stmt 1 view .LVU755
 711:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 2477              		.loc 1 711 35 is_stmt 0 view .LVU756
 2478 0092 CF68     		ldr	r7, [r1, #12]
 2479 0094 07FA0CF7 		lsl	r7, r7, ip
 711:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 2480              		.loc 1 711 14 view .LVU757
 2481 0098 47EA0E07 		orr	r7, r7, lr
 2482              	.LVL186:
 712:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2483              		.loc 1 712 9 is_stmt 1 view .LVU758
 712:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2484              		.loc 1 712 24 is_stmt 0 view .LVU759
 2485 009c 8760     		str	r7, [r0, #8]
 715:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 2486              		.loc 1 715 9 is_stmt 1 view .LVU760
 715:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 2487              		.loc 1 715 14 is_stmt 0 view .LVU761
 2488 009e 4768     		ldr	r7, [r0, #4]
 2489              	.LVL187:
 716:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 2490              		.loc 1 716 9 is_stmt 1 view .LVU762
 716:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 2491              		.loc 1 716 14 is_stmt 0 view .LVU763
 2492 00a0 27EA0A0A 		bic	r10, r7, r10
 2493              	.LVL188:
 717:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 2494              		.loc 1 717 9 is_stmt 1 view .LVU764
 717:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 2495              		.loc 1 717 56 is_stmt 0 view .LVU765
 2496 00a4 C5F30017 		ubfx	r7, r5, #4, #1
 717:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 2497              		.loc 1 717 63 view .LVU766
 2498 00a8 9F40     		lsls	r7, r7, r3
 717:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 2499              		.loc 1 717 14 view .LVU767
 2500 00aa 47EA0A07 		orr	r7, r7, r10
 2501              	.LVL189:
 718:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 2502              		.loc 1 718 9 is_stmt 1 view .LVU768
 718:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 2503              		.loc 1 718 23 is_stmt 0 view .LVU769
 2504 00ae 4760     		str	r7, [r0, #4]
 2505              	.LVL190:
 2506              	.L166:
 722:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 2507              		.loc 1 722 7 is_stmt 1 view .LVU770
 722:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 2508              		.loc 1 722 12 is_stmt 0 view .LVU771
 2509 00b0 C768     		ldr	r7, [r0, #12]
 2510              	.LVL191:
 723:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Pull) << (position * 2U));
 2511              		.loc 1 723 7 is_stmt 1 view .LVU772
 723:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Pull) << (position * 2U));
 2512              		.loc 1 723 12 is_stmt 0 view .LVU773
 2513 00b2 3740     		ands	r7, r7, r6
 2514              	.LVL192:
 724:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 2515              		.loc 1 724 7 is_stmt 1 view .LVU774
 724:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 2516              		.loc 1 724 34 is_stmt 0 view .LVU775
 2517 00b4 8E68     		ldr	r6, [r1, #8]
 2518 00b6 06FA0CF6 		lsl	r6, r6, ip
 724:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 2519              		.loc 1 724 12 view .LVU776
 2520 00ba 3E43     		orrs	r6, r6, r7
 2521              	.LVL193:
 725:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2522              		.loc 1 725 7 is_stmt 1 view .LVU777
 725:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2523              		.loc 1 725 20 is_stmt 0 view .LVU778
 2524 00bc C660     		str	r6, [r0, #12]
 729:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2525              		.loc 1 729 7 is_stmt 1 view .LVU779
 729:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2526              		.loc 1 729 9 is_stmt 0 view .LVU780
 2527 00be EE00     		lsls	r6, r5, #3
 2528              	.LVL194:
 729:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2529              		.loc 1 729 9 view .LVU781
 2530 00c0 51D5     		bpl	.L164
 732:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2531              		.loc 1 732 9 is_stmt 1 view .LVU782
 2532              	.LBB303:
 732:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2533              		.loc 1 732 9 view .LVU783
 732:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2534              		.loc 1 732 9 view .LVU784
 2535 00c2 D8F81860 		ldr	r6, [r8, #24]
 2536 00c6 46F00106 		orr	r6, r6, #1
 2537 00ca C8F81860 		str	r6, [r8, #24]
 2538              	.LVL195:
 732:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2539              		.loc 1 732 9 view .LVU785
 2540 00ce D8F81860 		ldr	r6, [r8, #24]
 2541 00d2 23F00307 		bic	r7, r3, #3
 2542 00d6 07F18047 		add	r7, r7, #1073741824
 2543 00da 06F00106 		and	r6, r6, #1
 2544 00de 07F58037 		add	r7, r7, #65536
 2545 00e2 0196     		str	r6, [sp, #4]
 732:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2546              		.loc 1 732 9 view .LVU786
 2547              	.LBE303:
 735:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 2548              		.loc 1 735 46 is_stmt 0 view .LVU787
 2549 00e4 03F0030E 		and	lr, r3, #3
 2550              	.LBB304:
 732:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2551              		.loc 1 732 9 view .LVU788
 2552 00e8 019E     		ldr	r6, [sp, #4]
 2553              	.LBE304:
 732:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2554              		.loc 1 732 9 is_stmt 1 view .LVU789
 734:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 2555              		.loc 1 734 9 view .LVU790
 734:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 2556              		.loc 1 734 14 is_stmt 0 view .LVU791
 2557 00ea BE68     		ldr	r6, [r7, #8]
 2558              	.LVL196:
 735:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 2559              		.loc 1 735 9 is_stmt 1 view .LVU792
 735:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 2560              		.loc 1 735 34 is_stmt 0 view .LVU793
 2561 00ec 4FEA8E0E 		lsl	lr, lr, #2
 735:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 2562              		.loc 1 735 27 view .LVU794
 2563 00f0 4FF00F0C 		mov	ip, #15
 2564 00f4 0CFA0EFC 		lsl	ip, ip, lr
 736:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2565              		.loc 1 736 18 view .LVU795
 2566 00f8 B0F1904F 		cmp	r0, #1207959552
 735:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 2567              		.loc 1 735 14 view .LVU796
 2568 00fc 26EA0C0C 		bic	ip, r6, ip
 2569              	.LVL197:
 736:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2570              		.loc 1 736 9 is_stmt 1 view .LVU797
 736:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2571              		.loc 1 736 18 is_stmt 0 view .LVU798
 2572 0100 33D0     		beq	.L178
 736:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2573              		.loc 1 736 18 discriminator 1 view .LVU799
 2574 0102 204E     		ldr	r6, .L186+8
 2575 0104 B042     		cmp	r0, r6
 2576 0106 32D0     		beq	.L179
 736:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2577              		.loc 1 736 18 discriminator 3 view .LVU800
 2578 0108 06F58066 		add	r6, r6, #1024
 2579 010c B042     		cmp	r0, r6
 2580 010e 30D0     		beq	.L180
 736:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2581              		.loc 1 736 18 discriminator 5 view .LVU801
 2582 0110 06F58066 		add	r6, r6, #1024
 2583 0114 B042     		cmp	r0, r6
 2584 0116 2ED0     		beq	.L181
 736:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2585              		.loc 1 736 18 discriminator 7 view .LVU802
 2586 0118 06F58066 		add	r6, r6, #1024
 2587 011c B042     		cmp	r0, r6
 2588 011e 0CBF     		ite	eq
 2589 0120 0426     		moveq	r6, #4
 2590 0122 0526     		movne	r6, #5
 2591              	.L168:
 736:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2592              		.loc 1 736 40 discriminator 20 view .LVU803
 2593 0124 06FA0EF6 		lsl	r6, r6, lr
 736:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2594              		.loc 1 736 14 discriminator 20 view .LVU804
 2595 0128 46EA0C06 		orr	r6, r6, ip
 2596              	.LVL198:
 737:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2597              		.loc 1 737 9 is_stmt 1 discriminator 20 view .LVU805
 737:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2598              		.loc 1 737 39 is_stmt 0 discriminator 20 view .LVU806
 2599 012c BE60     		str	r6, [r7, #8]
 740:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2600              		.loc 1 740 9 is_stmt 1 discriminator 20 view .LVU807
 740:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2601              		.loc 1 740 14 is_stmt 0 discriminator 20 view .LVU808
 2602 012e 2668     		ldr	r6, [r4]
 2603              	.LVL199:
 741:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 2604              		.loc 1 741 9 is_stmt 1 discriminator 20 view .LVU809
 741:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 2605              		.loc 1 741 17 is_stmt 0 discriminator 20 view .LVU810
 2606 0130 D743     		mvns	r7, r2
 2607              	.LVL200:
 742:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2608              		.loc 1 742 9 is_stmt 1 discriminator 20 view .LVU811
 742:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2609              		.loc 1 742 11 is_stmt 0 discriminator 20 view .LVU812
 2610 0132 15F4803F 		tst	r5, #65536
 741:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 2611              		.loc 1 741 14 discriminator 20 view .LVU813
 2612 0136 0CBF     		ite	eq
 2613 0138 3E40     		andeq	r6, r6, r7
 2614              	.LVL201:
 744:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2615              		.loc 1 744 11 is_stmt 1 discriminator 20 view .LVU814
 744:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2616              		.loc 1 744 16 is_stmt 0 discriminator 20 view .LVU815
 2617 013a 1643     		orrne	r6, r6, r2
 2618              	.LVL202:
 746:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2619              		.loc 1 746 9 is_stmt 1 discriminator 20 view .LVU816
 746:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2620              		.loc 1 746 19 is_stmt 0 discriminator 20 view .LVU817
 2621 013c 2660     		str	r6, [r4]
 748:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2622              		.loc 1 748 9 is_stmt 1 discriminator 20 view .LVU818
 748:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2623              		.loc 1 748 14 is_stmt 0 discriminator 20 view .LVU819
 2624 013e 6668     		ldr	r6, [r4, #4]
 2625              	.LVL203:
 749:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 2626              		.loc 1 749 9 is_stmt 1 discriminator 20 view .LVU820
 750:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2627              		.loc 1 750 9 discriminator 20 view .LVU821
 750:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2628              		.loc 1 750 11 is_stmt 0 discriminator 20 view .LVU822
 2629 0140 15F4003F 		tst	r5, #131072
 749:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 2630              		.loc 1 749 14 discriminator 20 view .LVU823
 2631 0144 0CBF     		ite	eq
 2632 0146 3E40     		andeq	r6, r6, r7
 2633              	.LVL204:
 752:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2634              		.loc 1 752 11 is_stmt 1 discriminator 20 view .LVU824
 752:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2635              		.loc 1 752 16 is_stmt 0 discriminator 20 view .LVU825
 2636 0148 1643     		orrne	r6, r6, r2
 2637              	.LVL205:
 754:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2638              		.loc 1 754 9 is_stmt 1 discriminator 20 view .LVU826
 754:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2639              		.loc 1 754 19 is_stmt 0 discriminator 20 view .LVU827
 2640 014a 6660     		str	r6, [r4, #4]
 757:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2641              		.loc 1 757 9 is_stmt 1 discriminator 20 view .LVU828
 757:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2642              		.loc 1 757 14 is_stmt 0 discriminator 20 view .LVU829
 2643 014c A668     		ldr	r6, [r4, #8]
 2644              	.LVL206:
 758:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 2645              		.loc 1 758 9 is_stmt 1 discriminator 20 view .LVU830
 759:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2646              		.loc 1 759 9 discriminator 20 view .LVU831
 759:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2647              		.loc 1 759 11 is_stmt 0 discriminator 20 view .LVU832
 2648 014e 15F4801F 		tst	r5, #1048576
 758:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 2649              		.loc 1 758 14 discriminator 20 view .LVU833
 2650 0152 0CBF     		ite	eq
 2651 0154 3E40     		andeq	r6, r6, r7
 2652              	.LVL207:
 761:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2653              		.loc 1 761 11 is_stmt 1 discriminator 20 view .LVU834
 761:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2654              		.loc 1 761 16 is_stmt 0 discriminator 20 view .LVU835
 2655 0156 1643     		orrne	r6, r6, r2
 2656              	.LVL208:
 763:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2657              		.loc 1 763 9 is_stmt 1 discriminator 20 view .LVU836
 763:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2658              		.loc 1 763 20 is_stmt 0 discriminator 20 view .LVU837
 2659 0158 A660     		str	r6, [r4, #8]
 765:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2660              		.loc 1 765 9 is_stmt 1 discriminator 20 view .LVU838
 765:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2661              		.loc 1 765 14 is_stmt 0 discriminator 20 view .LVU839
 2662 015a E668     		ldr	r6, [r4, #12]
 2663              	.LVL209:
 766:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 2664              		.loc 1 766 9 is_stmt 1 discriminator 20 view .LVU840
 767:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2665              		.loc 1 767 9 discriminator 20 view .LVU841
 767:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2666              		.loc 1 767 11 is_stmt 0 discriminator 20 view .LVU842
 2667 015c AD02     		lsls	r5, r5, #10
 766:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 2668              		.loc 1 766 14 discriminator 20 view .LVU843
 2669 015e 54BF     		ite	pl
 2670 0160 3E40     		andpl	r6, r6, r7
 2671              	.LVL210:
 769:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2672              		.loc 1 769 11 is_stmt 1 discriminator 20 view .LVU844
 769:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2673              		.loc 1 769 16 is_stmt 0 discriminator 20 view .LVU845
 2674 0162 1643     		orrmi	r6, r6, r2
 2675              	.LVL211:
 771:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 2676              		.loc 1 771 9 is_stmt 1 discriminator 20 view .LVU846
 771:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 2677              		.loc 1 771 20 is_stmt 0 discriminator 20 view .LVU847
 2678 0164 E660     		str	r6, [r4, #12]
 2679              	.LVL212:
 2680              	.L164:
 775:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2681              		.loc 1 775 5 is_stmt 1 view .LVU848
 775:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2682              		.loc 1 775 13 is_stmt 0 view .LVU849
 2683 0166 0133     		adds	r3, r3, #1
 2684              	.LVL213:
 775:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2685              		.loc 1 775 13 view .LVU850
 2686 0168 52E7     		b	.L162
 2687              	.LVL214:
 2688              	.L178:
 736:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2689              		.loc 1 736 18 view .LVU851
 2690 016a 0026     		movs	r6, #0
 2691 016c DAE7     		b	.L168
 2692              	.L179:
 2693 016e 0126     		movs	r6, #1
 2694 0170 D8E7     		b	.L168
 2695              	.L180:
 2696 0172 0226     		movs	r6, #2
 2697 0174 D6E7     		b	.L168
 2698              	.L181:
 2699 0176 0326     		movs	r6, #3
 2700 0178 D4E7     		b	.L168
 2701              	.L187:
 2702 017a 00BF     		.align	2
 2703              	.L186:
 2704 017c 00100240 		.word	1073876992
 2705 0180 00040140 		.word	1073808384
 2706 0184 00040048 		.word	1207960576
 2707              		.cfi_endproc
 2708              	.LFE135:
 2710              		.section	.text.HAL_GPIO_WritePin,"ax",%progbits
 2711              		.align	1
 2712              		.global	HAL_GPIO_WritePin
 2713              		.syntax unified
 2714              		.thumb
 2715              		.thumb_func
 2716              		.fpu softvfp
 2718              	HAL_GPIO_WritePin:
 2719              	.LVL215:
 2720              	.LFB136:
 778:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 779:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 780:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief  Set or clear the selected data port bit.
 781:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *
 782:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   This function uses GPIOx_BSRR and GPIOx_BRR registers to allow atomic read/modify
 783:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         accesses. In this way, there is no risk of an IRQ occurring between
 784:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         the read and the modify access.
 785:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *
 786:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  GPIOx: where x can be (A..F) to select the GPIO peripheral for STM32F3 family
 787:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 788:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
 789:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  PinState: specifies the value to be written to the selected bit.
 790:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         This parameter can be one of the GPIO_PinState enum values:
 791:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *            @arg GPIO_PIN_RESET: to clear the port pin
 792:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *            @arg GPIO_PIN_SET: to set the port pin
 793:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval None
 794:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 795:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
 796:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 2721              		.loc 1 796 1 is_stmt 1 view -0
 2722              		.cfi_startproc
 2723              		@ args = 0, pretend = 0, frame = 0
 2724              		@ frame_needed = 0, uses_anonymous_args = 0
 2725              		@ link register save eliminated.
 797:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
 798:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 2726              		.loc 1 798 3 view .LVU853
 799:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_GPIO_PIN_ACTION(PinState));
 2727              		.loc 1 799 3 view .LVU854
 800:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 801:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(PinState != GPIO_PIN_RESET)
 2728              		.loc 1 801 3 view .LVU855
 2729              		.loc 1 801 5 is_stmt 0 view .LVU856
 2730 0000 0AB1     		cbz	r2, .L189
 802:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 803:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     GPIOx->BSRR = (uint32_t)GPIO_Pin;
 2731              		.loc 1 803 5 is_stmt 1 view .LVU857
 2732              		.loc 1 803 17 is_stmt 0 view .LVU858
 2733 0002 8161     		str	r1, [r0, #24]
 2734 0004 7047     		bx	lr
 2735              	.L189:
 804:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 805:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   else
 806:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 807:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     GPIOx->BRR = (uint32_t)GPIO_Pin;
 2736              		.loc 1 807 5 is_stmt 1 view .LVU859
 2737              		.loc 1 807 16 is_stmt 0 view .LVU860
 2738 0006 8162     		str	r1, [r0, #40]
 808:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 809:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 2739              		.loc 1 809 1 view .LVU861
 2740 0008 7047     		bx	lr
 2741              		.cfi_endproc
 2742              	.LFE136:
 2744              		.section	.text.UART_SetConfig,"ax",%progbits
 2745              		.align	1
 2746              		.global	UART_SetConfig
 2747              		.syntax unified
 2748              		.thumb
 2749              		.thumb_func
 2750              		.fpu softvfp
 2752              	UART_SetConfig:
 2753              	.LVL216:
 2754              	.LFB137:
 810:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 811:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 812:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 813:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief Configure the UART peripheral.
 814:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param huart: UART handle.
 815:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
 816:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 817:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
 818:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 2755              		.loc 1 818 1 is_stmt 1 view -0
 2756              		.cfi_startproc
 2757              		@ args = 0, pretend = 0, frame = 0
 2758              		@ frame_needed = 0, uses_anonymous_args = 0
 819:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tmpreg                     = 0x00000000U;
 2759              		.loc 1 819 3 view .LVU863
 820:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 2760              		.loc 1 820 3 view .LVU864
 821:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t brrtemp                    = 0x0000U;
 2761              		.loc 1 821 3 view .LVU865
 822:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t usartdiv                   = 0x0000U;
 2762              		.loc 1 822 3 view .LVU866
 823:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   HAL_StatusTypeDef ret               = HAL_OK;
 2763              		.loc 1 823 3 view .LVU867
 824:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 825:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
 826:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 2764              		.loc 1 826 3 view .LVU868
 827:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 2765              		.loc 1 827 3 view .LVU869
 828:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 2766              		.loc 1 828 3 view .LVU870
 829:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_PARITY(huart->Init.Parity));
 2767              		.loc 1 829 3 view .LVU871
 830:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_MODE(huart->Init.Mode));
 2768              		.loc 1 830 3 view .LVU872
 831:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 2769              		.loc 1 831 3 view .LVU873
 832:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 2770              		.loc 1 832 3 view .LVU874
 833:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 2771              		.loc 1 833 3 view .LVU875
 834:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 835:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 836:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- USART CR1 Configuration -----------------------*/
 837:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Clear M, PCE, PS, TE, RE and OVER8 bits and configure
 838:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    *  the UART Word Length, Parity, Mode and oversampling:
 839:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    *  set the M bits according to huart->Init.WordLength value
 840:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    *  set PCE and PS bits according to huart->Init.Parity value
 841:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    *  set TE and RE bits according to huart->Init.Mode value
 842:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    *  set OVER8 bit according to huart->Init.OverSampling value */
 843:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.O
 2772              		.loc 1 843 3 view .LVU876
 844:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2773              		.loc 1 844 3 is_stmt 0 view .LVU877
 2774 0000 0268     		ldr	r2, [r0]
 843:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2775              		.loc 1 843 45 view .LVU878
 2776 0002 8168     		ldr	r1, [r0, #8]
 843:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2777              		.loc 1 843 98 view .LVU879
 2778 0004 C369     		ldr	r3, [r0, #28]
 2779              	.LVL217:
 2780              		.loc 1 844 3 is_stmt 1 view .LVU880
 818:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tmpreg                     = 0x00000000U;
 2781              		.loc 1 818 1 is_stmt 0 view .LVU881
 2782 0006 30B5     		push	{r4, r5, lr}
 2783              	.LCFI8:
 2784              		.cfi_def_cfa_offset 12
 2785              		.cfi_offset 4, -12
 2786              		.cfi_offset 5, -8
 2787              		.cfi_offset 14, -4
 843:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2788              		.loc 1 843 45 view .LVU882
 2789 0008 0569     		ldr	r5, [r0, #16]
 2790              		.loc 1 844 3 view .LVU883
 2791 000a 1468     		ldr	r4, [r2]
 843:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2792              		.loc 1 843 45 view .LVU884
 2793 000c 2943     		orrs	r1, r1, r5
 843:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2794              		.loc 1 843 66 view .LVU885
 2795 000e 4569     		ldr	r5, [r0, #20]
 2796              		.loc 1 844 3 view .LVU886
 2797 0010 24F41644 		bic	r4, r4, #38400
 843:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2798              		.loc 1 843 66 view .LVU887
 2799 0014 2943     		orrs	r1, r1, r5
 2800              		.loc 1 844 3 view .LVU888
 2801 0016 24F00C04 		bic	r4, r4, #12
 843:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2802              		.loc 1 843 10 view .LVU889
 2803 001a 1943     		orrs	r1, r1, r3
 2804              		.loc 1 844 3 view .LVU890
 2805 001c 2143     		orrs	r1, r1, r4
 2806 001e 1160     		str	r1, [r2]
 845:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 846:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- USART CR2 Configuration -----------------------*/
 847:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Configure the UART Stop Bits: Set STOP[13:12] bits according
 848:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    * to huart->Init.StopBits value */
 849:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 2807              		.loc 1 849 3 is_stmt 1 view .LVU891
 2808 0020 5168     		ldr	r1, [r2, #4]
 2809 0022 C468     		ldr	r4, [r0, #12]
 850:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 851:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- USART CR3 Configuration -----------------------*/
 852:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Configure
 853:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    * - UART HardWare Flow Control: set CTSE and RTSE bits according
 854:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    *   to huart->Init.HwFlowCtl value
 855:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    * - one-bit sampling method versus three samples' majority rule according
 856:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****    *   to huart->Init.OneBitSampling */
 857:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 2810              		.loc 1 857 10 is_stmt 0 view .LVU892
 2811 0024 056A     		ldr	r5, [r0, #32]
 849:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2812              		.loc 1 849 3 view .LVU893
 2813 0026 21F44051 		bic	r1, r1, #12288
 2814 002a 2143     		orrs	r1, r1, r4
 2815 002c 5160     		str	r1, [r2, #4]
 2816              		.loc 1 857 3 is_stmt 1 view .LVU894
 2817              	.LVL218:
 858:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 2818              		.loc 1 858 3 view .LVU895
 2819 002e 9468     		ldr	r4, [r2, #8]
 857:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 2820              		.loc 1 857 10 is_stmt 0 view .LVU896
 2821 0030 8169     		ldr	r1, [r0, #24]
 2822              		.loc 1 858 3 view .LVU897
 2823 0032 24F43064 		bic	r4, r4, #2816
 857:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 2824              		.loc 1 857 10 view .LVU898
 2825 0036 2943     		orrs	r1, r1, r5
 2826              		.loc 1 858 3 view .LVU899
 2827 0038 2143     		orrs	r1, r1, r4
 2828 003a 9160     		str	r1, [r2, #8]
 859:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 860:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- USART BRR Configuration -----------------------*/
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   UART_GETCLOCKSOURCE(huart, clocksource);
 2829              		.loc 1 861 3 is_stmt 1 view .LVU900
 2830              		.loc 1 861 3 view .LVU901
 2831 003c 6249     		ldr	r1, .L324
 2832 003e 8A42     		cmp	r2, r1
 2833 0040 16D1     		bne	.L192
 2834              		.loc 1 861 3 discriminator 1 view .LVU902
 2835 0042 01F55841 		add	r1, r1, #55296
 2836 0046 096B     		ldr	r1, [r1, #48]
 2837 0048 01F00301 		and	r1, r1, #3
 2838 004c 0139     		subs	r1, r1, #1
 2839 004e 0229     		cmp	r1, #2
 2840 0050 00F2B280 		bhi	.L208
 2841 0054 5D4C     		ldr	r4, .L324+4
 862:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 863:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check UART Over Sampling to set Baud Rate Register */
 864:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 2842              		.loc 1 864 6 is_stmt 0 discriminator 1 view .LVU903
 2843 0056 B3F5004F 		cmp	r3, #32768
 2844 005a 615C     		ldrb	r1, [r4, r1]	@ zero_extendqisi2
 2845              	.LVL219:
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2846              		.loc 1 861 3 is_stmt 1 discriminator 1 view .LVU904
 2847              		.loc 1 864 3 discriminator 1 view .LVU905
 2848              		.loc 1 864 6 is_stmt 0 discriminator 1 view .LVU906
 2849 005c 77D1     		bne	.L306
 865:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 866:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     switch (clocksource)
 2850              		.loc 1 866 5 is_stmt 1 view .LVU907
 2851 005e 0829     		cmp	r1, #8
 2852 0060 72D8     		bhi	.L230
 2853 0062 DFE801F0 		tbb	[pc, r1]
 2854              	.L215:
 2855 0066 AC       		.byte	(.L216-.L215)/2
 2856 0067 AC       		.byte	(.L216-.L215)/2
 2857 0068 24       		.byte	(.L217-.L215)/2
 2858 0069 71       		.byte	(.L230-.L215)/2
 2859 006a AC       		.byte	(.L216-.L215)/2
 2860 006b 71       		.byte	(.L230-.L215)/2
 2861 006c 71       		.byte	(.L230-.L215)/2
 2862 006d 71       		.byte	(.L230-.L215)/2
 2863 006e A4       		.byte	(.L214-.L215)/2
 2864              	.LVL220:
 2865 006f 00       		.p2align 1
 2866              	.L192:
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2867              		.loc 1 861 3 discriminator 2 view .LVU908
 2868 0070 5749     		ldr	r1, .L324+8
 2869 0072 8A42     		cmp	r2, r1
 2870 0074 2CD1     		bne	.L196
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2871              		.loc 1 861 3 discriminator 14 view .LVU909
 2872 0076 01F5E631 		add	r1, r1, #117760
 2873 007a 096B     		ldr	r1, [r1, #48]
 2874 007c 01F44031 		and	r1, r1, #196608
 2875 0080 B1F5003F 		cmp	r1, #131072
 2876 0084 00F09080 		beq	.L206
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2877              		.loc 1 861 3 is_stmt 0 view .LVU910
 2878 0088 0BD8     		bhi	.L198
 2879 008a 0029     		cmp	r1, #0
 2880 008c 00F09480 		beq	.L208
 2881 0090 B1F5803F 		cmp	r1, #65536
 2882              	.L313:
 2883 0094 00F09080 		beq	.L208
 2884              	.L210:
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2885              		.loc 1 861 3 is_stmt 1 view .LVU911
 864:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 2886              		.loc 1 864 3 view .LVU912
 864:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 2887              		.loc 1 864 6 is_stmt 0 view .LVU913
 2888 0098 B3F5004F 		cmp	r3, #32768
 2889 009c 54D0     		beq	.L230
 2890              	.LVL221:
 2891              	.L316:
 867:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 868:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK1:
 869:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 870:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 871:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK2:
 872:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 873:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 874:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_HSI:
 875:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 876:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 877:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_SYSCLK:
 878:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 879:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 880:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_LSE:
 881:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 882:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 883:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 884:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       default:
 885:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         ret = HAL_ERROR;
 886:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 887:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 888:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 889:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     brrtemp = usartdiv & 0xFFF0U;
 890:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 891:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 892:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 893:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   else
 894:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 895:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     switch (clocksource)
 896:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 897:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK1:
 898:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.B
 899:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 900:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK2:
 901:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.B
 902:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 903:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_HSI:
 904:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 905:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 906:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_SYSCLK:
 907:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Ini
 908:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 909:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_LSE:
 910:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 911:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 912:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 913:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       default:
 914:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         ret = HAL_ERROR;
 2892              		.loc 1 914 13 view .LVU914
 2893 009e 0120     		movs	r0, #1
 2894              	.LVL222:
 915:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 916:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 917:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 918:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 919:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   return ret;
 2895              		.loc 1 919 3 is_stmt 1 view .LVU915
 2896              		.loc 1 919 10 is_stmt 0 view .LVU916
 2897 00a0 15E0     		b	.L307
 2898              	.LVL223:
 2899              	.L198:
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2900              		.loc 1 861 3 view .LVU917
 2901 00a2 B1F5403F 		cmp	r1, #196608
 2902              	.L315:
 2903 00a6 F7D1     		bne	.L210
 2904              	.LVL224:
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2905              		.loc 1 861 3 is_stmt 1 view .LVU918
 864:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 2906              		.loc 1 864 3 view .LVU919
 864:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 2907              		.loc 1 864 6 is_stmt 0 view .LVU920
 2908 00a8 B3F5004F 		cmp	r3, #32768
 2909 00ac 66D1     		bne	.L224
 2910              	.LVL225:
 2911              	.L217:
 875:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2912              		.loc 1 875 9 is_stmt 1 view .LVU921
 875:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2913              		.loc 1 875 31 is_stmt 0 view .LVU922
 2914 00ae 4168     		ldr	r1, [r0, #4]
 2915 00b0 4B08     		lsrs	r3, r1, #1
 2916 00b2 03F1F473 		add	r3, r3, #31981568
 2917 00b6 03F59043 		add	r3, r3, #18432
 2918              	.L311:
 881:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2919              		.loc 1 881 31 view .LVU923
 2920 00ba B3FBF1F3 		udiv	r3, r3, r1
 823:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2921              		.loc 1 823 21 view .LVU924
 2922 00be 0020     		movs	r0, #0
 2923              	.LVL226:
 881:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2924              		.loc 1 881 18 view .LVU925
 2925 00c0 9BB2     		uxth	r3, r3
 2926              	.LVL227:
 882:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 2927              		.loc 1 882 9 is_stmt 1 view .LVU926
 2928              	.L213:
 889:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 2929              		.loc 1 889 5 view .LVU927
 889:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 2930              		.loc 1 889 13 is_stmt 0 view .LVU928
 2931 00c2 23F00F01 		bic	r1, r3, #15
 2932              	.LVL228:
 890:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 2933              		.loc 1 890 5 is_stmt 1 view .LVU929
 891:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2934              		.loc 1 891 5 view .LVU930
 890:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 2935              		.loc 1 890 16 is_stmt 0 view .LVU931
 2936 00c6 C3F34203 		ubfx	r3, r3, #1, #3
 2937              	.LVL229:
 891:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2938              		.loc 1 891 26 view .LVU932
 2939 00ca 0B43     		orrs	r3, r3, r1
 2940 00cc D360     		str	r3, [r2, #12]
 2941              	.LVL230:
 2942              	.L307:
 920:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 921:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 2943              		.loc 1 921 1 view .LVU933
 2944 00ce 30BD     		pop	{r4, r5, pc}
 2945              	.LVL231:
 2946              	.L196:
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2947              		.loc 1 861 3 is_stmt 1 discriminator 15 view .LVU934
 2948 00d0 4049     		ldr	r1, .L324+12
 2949 00d2 8A42     		cmp	r2, r1
 2950 00d4 10D1     		bne	.L203
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2951              		.loc 1 861 3 discriminator 27 view .LVU935
 2952 00d6 01F5E431 		add	r1, r1, #116736
 2953 00da 096B     		ldr	r1, [r1, #48]
 2954 00dc 01F44021 		and	r1, r1, #786432
 2955 00e0 B1F5002F 		cmp	r1, #524288
 2956 00e4 60D0     		beq	.L206
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2957              		.loc 1 861 3 is_stmt 0 view .LVU936
 2958 00e6 04D8     		bhi	.L204
 2959 00e8 0029     		cmp	r1, #0
 2960 00ea 65D0     		beq	.L208
 2961 00ec B1F5802F 		cmp	r1, #262144
 2962 00f0 D0E7     		b	.L313
 2963              	.L204:
 2964 00f2 B1F5402F 		cmp	r1, #786432
 2965 00f6 D6E7     		b	.L315
 2966              	.L203:
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2967              		.loc 1 861 3 is_stmt 1 discriminator 28 view .LVU937
 2968 00f8 3749     		ldr	r1, .L324+16
 2969 00fa 8A42     		cmp	r2, r1
 2970 00fc 10D1     		bne	.L205
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2971              		.loc 1 861 3 discriminator 40 view .LVU938
 2972 00fe 01F5E231 		add	r1, r1, #115712
 2973 0102 096B     		ldr	r1, [r1, #48]
 2974 0104 01F44011 		and	r1, r1, #3145728
 2975 0108 B1F5001F 		cmp	r1, #2097152
 2976 010c 4CD0     		beq	.L206
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2977              		.loc 1 861 3 is_stmt 0 view .LVU939
 2978 010e 04D8     		bhi	.L207
 2979 0110 0029     		cmp	r1, #0
 2980 0112 51D0     		beq	.L208
 2981 0114 B1F5801F 		cmp	r1, #1048576
 2982 0118 BCE7     		b	.L313
 2983              	.L207:
 2984 011a B1F5401F 		cmp	r1, #3145728
 2985 011e C2E7     		b	.L315
 2986              	.L205:
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2987              		.loc 1 861 3 is_stmt 1 discriminator 41 view .LVU940
 2988 0120 2E49     		ldr	r1, .L324+20
 2989 0122 8A42     		cmp	r2, r1
 2990 0124 B8D1     		bne	.L210
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2991              		.loc 1 861 3 discriminator 53 view .LVU941
 2992 0126 01F5E031 		add	r1, r1, #114688
 2993 012a 096B     		ldr	r1, [r1, #48]
 2994 012c 01F44001 		and	r1, r1, #12582912
 2995 0130 B1F5000F 		cmp	r1, #8388608
 2996 0134 38D0     		beq	.L206
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2997              		.loc 1 861 3 is_stmt 0 view .LVU942
 2998 0136 04D8     		bhi	.L212
 2999 0138 0029     		cmp	r1, #0
 3000 013a 3DD0     		beq	.L208
 3001 013c B1F5800F 		cmp	r1, #4194304
 3002 0140 A8E7     		b	.L313
 3003              	.L212:
 3004 0142 B1F5400F 		cmp	r1, #12582912
 3005 0146 AEE7     		b	.L315
 3006              	.LVL232:
 3007              	.L230:
 885:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3008              		.loc 1 885 13 view .LVU943
 3009 0148 0120     		movs	r0, #1
 3010              	.LVL233:
 822:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   HAL_StatusTypeDef ret               = HAL_OK;
 3011              		.loc 1 822 12 view .LVU944
 3012 014a 0023     		movs	r3, #0
 3013 014c B9E7     		b	.L213
 3014              	.LVL234:
 3015              	.L306:
 895:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3016              		.loc 1 895 5 is_stmt 1 view .LVU945
 3017 014e 0829     		cmp	r1, #8
 3018 0150 A5D8     		bhi	.L316
 3019 0152 01A3     		adr	r3, .L222
 3020 0154 53F821F0 		ldr	pc, [r3, r1, lsl #2]
 3021              		.p2align 2
 3022              	.L222:
 3023 0158 95010000 		.word	.L223+1
 3024 015c 95010000 		.word	.L223+1
 3025 0160 7D010000 		.word	.L224+1
 3026 0164 9F000000 		.word	.L316+1
 3027 0168 95010000 		.word	.L223+1
 3028 016c 9F000000 		.word	.L316+1
 3029 0170 9F000000 		.word	.L316+1
 3030 0174 9F000000 		.word	.L316+1
 3031 0178 9F010000 		.word	.L221+1
 3032              	.LVL235:
 3033              		.p2align 1
 3034              	.L224:
 904:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3035              		.loc 1 904 9 view .LVU946
 904:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3036              		.loc 1 904 43 is_stmt 0 view .LVU947
 3037 017c 4168     		ldr	r1, [r0, #4]
 3038 017e 4B08     		lsrs	r3, r1, #1
 3039 0180 03F57403 		add	r3, r3, #15990784
 3040 0184 03F51053 		add	r3, r3, #9216
 3041              	.L317:
 910:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3042              		.loc 1 910 43 view .LVU948
 3043 0188 B3FBF1F3 		udiv	r3, r3, r1
 3044 018c 9BB2     		uxth	r3, r3
 910:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3045              		.loc 1 910 30 view .LVU949
 3046 018e D360     		str	r3, [r2, #12]
 3047              	.LVL236:
 911:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 3048              		.loc 1 911 9 is_stmt 1 view .LVU950
 823:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3049              		.loc 1 823 21 is_stmt 0 view .LVU951
 3050 0190 0020     		movs	r0, #0
 3051              	.LVL237:
 911:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 3052              		.loc 1 911 9 view .LVU952
 3053 0192 9CE7     		b	.L307
 3054              	.LVL238:
 3055              	.L223:
 907:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3056              		.loc 1 907 9 is_stmt 1 view .LVU953
 108:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3057              		.loc 1 108 2 view .LVU954
 907:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3058              		.loc 1 907 43 is_stmt 0 view .LVU955
 3059 0194 4168     		ldr	r1, [r0, #4]
 3060 0196 4B08     		lsrs	r3, r1, #1
 3061 0198 03F5E103 		add	r3, r3, #7372800
 3062 019c F4E7     		b	.L317
 3063              	.L221:
 910:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3064              		.loc 1 910 9 is_stmt 1 view .LVU956
 910:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3065              		.loc 1 910 43 is_stmt 0 view .LVU957
 3066 019e 4168     		ldr	r1, [r0, #4]
 3067 01a0 4B08     		lsrs	r3, r1, #1
 3068 01a2 03F50043 		add	r3, r3, #32768
 3069 01a6 EFE7     		b	.L317
 3070              	.LVL239:
 3071              	.L206:
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3072              		.loc 1 861 3 is_stmt 1 view .LVU958
 864:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3073              		.loc 1 864 3 view .LVU959
 864:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3074              		.loc 1 864 6 is_stmt 0 view .LVU960
 3075 01a8 B3F5004F 		cmp	r3, #32768
 3076 01ac F7D1     		bne	.L221
 3077              	.LVL240:
 3078              	.L214:
 881:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3079              		.loc 1 881 9 is_stmt 1 view .LVU961
 881:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3080              		.loc 1 881 31 is_stmt 0 view .LVU962
 3081 01ae 4168     		ldr	r1, [r0, #4]
 3082 01b0 4B08     		lsrs	r3, r1, #1
 3083 01b2 03F58033 		add	r3, r3, #65536
 3084 01b6 80E7     		b	.L311
 3085              	.LVL241:
 3086              	.L208:
 861:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3087              		.loc 1 861 3 is_stmt 1 view .LVU963
 864:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3088              		.loc 1 864 3 view .LVU964
 864:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3089              		.loc 1 864 6 is_stmt 0 view .LVU965
 3090 01b8 B3F5004F 		cmp	r3, #32768
 3091 01bc EAD1     		bne	.L223
 3092              	.LVL242:
 3093              	.L216:
 878:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3094              		.loc 1 878 9 is_stmt 1 view .LVU966
 108:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3095              		.loc 1 108 2 view .LVU967
 878:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3096              		.loc 1 878 31 is_stmt 0 view .LVU968
 3097 01be 4168     		ldr	r1, [r0, #4]
 3098 01c0 4B08     		lsrs	r3, r1, #1
 3099 01c2 03F56103 		add	r3, r3, #14745600
 3100 01c6 78E7     		b	.L311
 3101              	.L325:
 3102              		.align	2
 3103              	.L324:
 3104 01c8 00380140 		.word	1073821696
 3105 01cc 00000000 		.word	.LANCHOR1
 3106 01d0 00440040 		.word	1073759232
 3107 01d4 00480040 		.word	1073760256
 3108 01d8 004C0040 		.word	1073761280
 3109 01dc 00500040 		.word	1073762304
 3110              		.cfi_endproc
 3111              	.LFE137:
 3113              		.section	.text.UART_WaitOnFlagUntilTimeout,"ax",%progbits
 3114              		.align	1
 3115              		.global	UART_WaitOnFlagUntilTimeout
 3116              		.syntax unified
 3117              		.thumb
 3118              		.thumb_func
 3119              		.fpu softvfp
 3121              	UART_WaitOnFlagUntilTimeout:
 3122              	.LVL243:
 3123              	.LFB140:
 922:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 923:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 924:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 925:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief Check the UART Idle State.
 926:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param huart UART handle.
 927:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
 928:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 929:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
 930:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 931:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 932:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 933:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Initialize the UART ErrorCode */
 934:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->ErrorCode = HAL_UART_ERROR_NONE;
 935:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 936:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Init tickstart for timeout managment*/
 937:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   tickstart = HAL_GetTick();
 938:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 939:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check if the Transmitter is enabled */
 940:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 941:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 942:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Wait until TEACK flag is set */
 943:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE
 944:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 945:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Timeout Occured */
 946:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       return HAL_TIMEOUT;
 947:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 948:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 949:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check if the Receiver is enabled */
 950:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 951:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 952:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Wait until REACK flag is set */
 953:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE
 954:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 955:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Timeout Occured */
 956:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       return HAL_TIMEOUT;
 957:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 958:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 959:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 960:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Initialize the UART State */
 961:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->gState  = HAL_UART_STATE_READY;
 962:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 963:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 964:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Process Unlocked */
 965:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   __HAL_UNLOCK(huart);
 966:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 967:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   return HAL_OK;
 968:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 969:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 970:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 971:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 972:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 973:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief Initialize the UART mode according to the specified
 974:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   *        parameters in the UART_InitTypeDef and initialize the associated handle.
 975:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param huart: UART handle.
 976:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
 977:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 978:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
 979:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 980:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the UART handle allocation */
 981:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(huart == NULL)
 982:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 983:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     return HAL_ERROR;
 984:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 985:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 986:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 987:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 988:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the parameters */
 989:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 990:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 991:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   else
 992:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 993:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the parameters */
 994:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_UART_INSTANCE(huart->Instance));
 995:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 996:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 997:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(huart->gState == HAL_UART_STATE_RESET)
 998:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 999:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Allocate lock resource and initialize it */
1000:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->Lock = HAL_UNLOCKED;
1001:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1002:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Init the low level hardware : GPIO, CLOCK */
1003:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     //HAL_UART_MspInit(huart);
1004:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1005:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1006:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->gState = HAL_UART_STATE_BUSY;
1007:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1008:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Disable the Peripheral */
1009:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   __HAL_UART_DISABLE(huart);
1010:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1011:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Set the UART Communication parameters */
1012:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if (UART_SetConfig(huart) == HAL_ERROR)
1013:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1014:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     return HAL_ERROR;
1015:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1016:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1017:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
1018:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1019:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     //UART_AdvFeatureConfig(huart);
1020:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1021:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1022:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* In asynchronous mode, the following bits must be kept cleared:
1023:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   - LINEN and CLKEN bits in the USART_CR2 register,
1024:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
1025:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
1026:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
1027:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1028:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Enable the Peripheral */
1029:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   __HAL_UART_ENABLE(huart);
1030:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1031:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
1032:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   return UART_CheckIdleState(huart);
1033:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
1034:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1035:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
1036:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief  Handle UART Communication Timeout.
1037:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  huart UART handle.
1038:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  Flag Specifies the UART flag to check
1039:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  Status Flag status (SET or RESET)
1040:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  Tickstart Tick start value
1041:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  Timeout Timeout duration
1042:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
1043:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
1044:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus 
1045:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 3124              		.loc 1 1045 1 is_stmt 1 view -0
 3125              		.cfi_startproc
 3126              		@ args = 4, pretend = 0, frame = 0
 3127              		@ frame_needed = 0, uses_anonymous_args = 0
 3128              		.loc 1 1045 1 is_stmt 0 view .LVU970
 3129 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3130              	.LCFI9:
 3131              		.cfi_def_cfa_offset 24
 3132              		.cfi_offset 3, -24
 3133              		.cfi_offset 4, -20
 3134              		.cfi_offset 5, -16
 3135              		.cfi_offset 6, -12
 3136              		.cfi_offset 7, -8
 3137              		.cfi_offset 14, -4
 3138 0002 069F     		ldr	r7, [sp, #24]
 3139 0004 0446     		mov	r4, r0
 3140 0006 1546     		mov	r5, r2
 3141 0008 1E46     		mov	r6, r3
1046:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Wait until flag is set */
1047:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 3142              		.loc 1 1047 3 is_stmt 1 view .LVU971
 3143              	.LVL244:
 3144              	.L327:
 3145              		.loc 1 1047 10 is_stmt 0 view .LVU972
 3146 000a 2268     		ldr	r2, [r4]
 3147              	.L328:
 3148              		.loc 1 1047 8 is_stmt 1 view .LVU973
 3149              		.loc 1 1047 10 is_stmt 0 view .LVU974
 3150 000c D369     		ldr	r3, [r2, #28]
 3151              		.loc 1 1047 49 view .LVU975
 3152 000e 31EA0303 		bics	r3, r1, r3
 3153 0012 0CBF     		ite	eq
 3154 0014 0123     		moveq	r3, #1
 3155 0016 0023     		movne	r3, #0
 3156              		.loc 1 1047 8 view .LVU976
 3157 0018 AB42     		cmp	r3, r5
 3158 001a 01D0     		beq	.L332
1048:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1049:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check for the Timeout */
1050:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(Timeout != HAL_MAX_DELAY)
1051:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
1052:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
1053:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1054:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for t
1055:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
1056:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
1057:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1058:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->gState  = HAL_UART_STATE_READY;
1059:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
1060:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1061:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Process Unlocked */
1062:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_UNLOCK(huart);
1063:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
1064:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1065:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
1066:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1067:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   return HAL_OK;
 3159              		.loc 1 1067 10 view .LVU977
 3160 001c 0020     		movs	r0, #0
 3161 001e 14E0     		b	.L330
 3162              	.L332:
1050:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3163              		.loc 1 1050 5 is_stmt 1 view .LVU978
1050:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3164              		.loc 1 1050 7 is_stmt 0 view .LVU979
 3165 0020 7B1C     		adds	r3, r7, #1
 3166 0022 F3D0     		beq	.L328
1052:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3167              		.loc 1 1052 7 is_stmt 1 view .LVU980
1052:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3168              		.loc 1 1052 9 is_stmt 0 view .LVU981
 3169 0024 97B9     		cbnz	r7, .L329
 3170              	.L331:
 3171              	.LVL245:
 3172              	.LBB307:
 3173              	.LBI307:
1044:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 3174              		.loc 1 1044 19 is_stmt 1 view .LVU982
 3175              	.LBB308:
1055:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 3176              		.loc 1 1055 9 view .LVU983
 3177 0026 2368     		ldr	r3, [r4]
 3178 0028 1A68     		ldr	r2, [r3]
 3179 002a 22F4D072 		bic	r2, r2, #416
 3180 002e 1A60     		str	r2, [r3]
1056:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3181              		.loc 1 1056 9 view .LVU984
 3182 0030 9A68     		ldr	r2, [r3, #8]
 3183 0032 22F00102 		bic	r2, r2, #1
 3184 0036 9A60     		str	r2, [r3, #8]
1058:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 3185              		.loc 1 1058 9 view .LVU985
1058:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 3186              		.loc 1 1058 24 is_stmt 0 view .LVU986
 3187 0038 2023     		movs	r3, #32
 3188 003a 84F86930 		strb	r3, [r4, #105]
1059:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3189              		.loc 1 1059 9 is_stmt 1 view .LVU987
1059:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3190              		.loc 1 1059 24 is_stmt 0 view .LVU988
 3191 003e 84F86A30 		strb	r3, [r4, #106]
1062:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3192              		.loc 1 1062 9 is_stmt 1 view .LVU989
1062:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3193              		.loc 1 1062 9 view .LVU990
 3194 0042 0023     		movs	r3, #0
 3195 0044 84F86830 		strb	r3, [r4, #104]
1062:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3196              		.loc 1 1062 9 view .LVU991
1063:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3197              		.loc 1 1063 9 view .LVU992
 3198              	.LVL246:
1062:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3199              		.loc 1 1062 9 is_stmt 0 view .LVU993
 3200 0048 0320     		movs	r0, #3
 3201              	.L330:
1062:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3202              		.loc 1 1062 9 view .LVU994
 3203              	.LBE308:
 3204              	.LBE307:
1068:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3205              		.loc 1 1068 1 view .LVU995
 3206 004a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3207              	.LVL247:
 3208              	.L329:
1052:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3209              		.loc 1 1052 31 discriminator 1 view .LVU996
 3210 004c FFF7FEFF 		bl	HAL_GetTick
 3211              	.LVL248:
1052:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3212              		.loc 1 1052 44 discriminator 1 view .LVU997
 3213 0050 801B     		subs	r0, r0, r6
1052:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3214              		.loc 1 1052 26 discriminator 1 view .LVU998
 3215 0052 B842     		cmp	r0, r7
 3216 0054 D9D9     		bls	.L327
 3217 0056 E6E7     		b	.L331
 3218              		.cfi_endproc
 3219              	.LFE140:
 3221              		.section	.text.UART_CheckIdleState,"ax",%progbits
 3222              		.align	1
 3223              		.global	UART_CheckIdleState
 3224              		.syntax unified
 3225              		.thumb
 3226              		.thumb_func
 3227              		.fpu softvfp
 3229              	UART_CheckIdleState:
 3230              	.LVL249:
 3231              	.LFB138:
 930:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 3232              		.loc 1 930 1 is_stmt 1 view -0
 3233              		.cfi_startproc
 3234              		@ args = 0, pretend = 0, frame = 0
 3235              		@ frame_needed = 0, uses_anonymous_args = 0
 931:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3236              		.loc 1 931 3 view .LVU1000
 934:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3237              		.loc 1 934 3 view .LVU1001
 930:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 3238              		.loc 1 930 1 is_stmt 0 view .LVU1002
 3239 0000 37B5     		push	{r0, r1, r2, r4, r5, lr}
 3240              	.LCFI10:
 3241              		.cfi_def_cfa_offset 24
 3242              		.cfi_offset 4, -12
 3243              		.cfi_offset 5, -8
 3244              		.cfi_offset 14, -4
 930:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 3245              		.loc 1 930 1 view .LVU1003
 3246 0002 0446     		mov	r4, r0
 934:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3247              		.loc 1 934 20 view .LVU1004
 3248 0004 0021     		movs	r1, #0
 3249 0006 C166     		str	r1, [r0, #108]
 937:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3250              		.loc 1 937 3 is_stmt 1 view .LVU1005
 937:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3251              		.loc 1 937 15 is_stmt 0 view .LVU1006
 3252 0008 FFF7FEFF 		bl	HAL_GetTick
 3253              	.LVL250:
 940:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3254              		.loc 1 940 12 view .LVU1007
 3255 000c 2368     		ldr	r3, [r4]
 940:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3256              		.loc 1 940 22 view .LVU1008
 3257 000e 1B68     		ldr	r3, [r3]
 940:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3258              		.loc 1 940 5 view .LVU1009
 3259 0010 1A07     		lsls	r2, r3, #28
 937:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3260              		.loc 1 937 15 view .LVU1010
 3261 0012 0546     		mov	r5, r0
 3262              	.LVL251:
 940:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3263              		.loc 1 940 3 is_stmt 1 view .LVU1011
 940:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3264              		.loc 1 940 5 is_stmt 0 view .LVU1012
 3265 0014 17D4     		bmi	.L336
 3266              	.LVL252:
 3267              	.L339:
 950:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3268              		.loc 1 950 3 is_stmt 1 view .LVU1013
 950:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3269              		.loc 1 950 12 is_stmt 0 view .LVU1014
 3270 0016 2368     		ldr	r3, [r4]
 950:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3271              		.loc 1 950 22 view .LVU1015
 3272 0018 1B68     		ldr	r3, [r3]
 950:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3273              		.loc 1 950 5 view .LVU1016
 3274 001a 5B07     		lsls	r3, r3, #29
 3275 001c 0AD5     		bpl	.L338
 953:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3276              		.loc 1 953 5 is_stmt 1 view .LVU1017
 953:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3277              		.loc 1 953 8 is_stmt 0 view .LVU1018
 3278 001e 6FF07E43 		mvn	r3, #-33554432
 3279 0022 0093     		str	r3, [sp]
 3280 0024 0022     		movs	r2, #0
 3281 0026 2B46     		mov	r3, r5
 3282 0028 4FF48001 		mov	r1, #4194304
 3283 002c 2046     		mov	r0, r4
 3284 002e FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 3285              	.LVL253:
 953:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3286              		.loc 1 953 7 view .LVU1019
 3287 0032 A0B9     		cbnz	r0, .L341
 3288              	.L338:
 961:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3289              		.loc 1 961 3 is_stmt 1 view .LVU1020
 961:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3290              		.loc 1 961 18 is_stmt 0 view .LVU1021
 3291 0034 2023     		movs	r3, #32
 965:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3292              		.loc 1 965 3 view .LVU1022
 3293 0036 0020     		movs	r0, #0
 961:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3294              		.loc 1 961 18 view .LVU1023
 3295 0038 84F86930 		strb	r3, [r4, #105]
 962:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3296              		.loc 1 962 3 is_stmt 1 view .LVU1024
 965:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3297              		.loc 1 965 3 is_stmt 0 view .LVU1025
 3298 003c 84F86800 		strb	r0, [r4, #104]
 962:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3299              		.loc 1 962 18 view .LVU1026
 3300 0040 84F86A30 		strb	r3, [r4, #106]
 965:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3301              		.loc 1 965 3 is_stmt 1 view .LVU1027
 965:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3302              		.loc 1 965 3 view .LVU1028
 965:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3303              		.loc 1 965 3 view .LVU1029
 967:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3304              		.loc 1 967 3 view .LVU1030
 967:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3305              		.loc 1 967 10 is_stmt 0 view .LVU1031
 3306 0044 0CE0     		b	.L340
 3307              	.LVL254:
 3308              	.L336:
 943:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3309              		.loc 1 943 5 is_stmt 1 view .LVU1032
 943:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3310              		.loc 1 943 8 is_stmt 0 view .LVU1033
 3311 0046 6FF07E43 		mvn	r3, #-33554432
 3312 004a 0093     		str	r3, [sp]
 3313 004c 0A46     		mov	r2, r1
 3314 004e 0346     		mov	r3, r0
 3315 0050 4FF40011 		mov	r1, #2097152
 3316 0054 2046     		mov	r0, r4
 3317              	.LVL255:
 943:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3318              		.loc 1 943 8 view .LVU1034
 3319 0056 FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 3320              	.LVL256:
 943:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3321              		.loc 1 943 7 view .LVU1035
 3322 005a 0028     		cmp	r0, #0
 3323 005c DBD0     		beq	.L339
 3324              	.L341:
 946:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 3325              		.loc 1 946 14 view .LVU1036
 3326 005e 0320     		movs	r0, #3
 3327              	.L340:
 968:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3328              		.loc 1 968 1 view .LVU1037
 3329 0060 03B0     		add	sp, sp, #12
 3330              	.LCFI11:
 3331              		.cfi_def_cfa_offset 12
 3332              		@ sp needed
 3333 0062 30BD     		pop	{r4, r5, pc}
 968:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3334              		.loc 1 968 1 view .LVU1038
 3335              		.cfi_endproc
 3336              	.LFE138:
 3338              		.section	.text.HAL_UART_Init,"ax",%progbits
 3339              		.align	1
 3340              		.global	HAL_UART_Init
 3341              		.syntax unified
 3342              		.thumb
 3343              		.thumb_func
 3344              		.fpu softvfp
 3346              	HAL_UART_Init:
 3347              	.LVL257:
 3348              	.LFB139:
 979:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the UART handle allocation */
 3349              		.loc 1 979 1 is_stmt 1 view -0
 3350              		.cfi_startproc
 3351              		@ args = 0, pretend = 0, frame = 0
 3352              		@ frame_needed = 0, uses_anonymous_args = 0
 981:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3353              		.loc 1 981 3 view .LVU1040
 979:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the UART handle allocation */
 3354              		.loc 1 979 1 is_stmt 0 view .LVU1041
 3355 0000 10B5     		push	{r4, lr}
 3356              	.LCFI12:
 3357              		.cfi_def_cfa_offset 8
 3358              		.cfi_offset 4, -8
 3359              		.cfi_offset 14, -4
 981:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3360              		.loc 1 981 5 view .LVU1042
 3361 0002 0446     		mov	r4, r0
 3362 0004 28B3     		cbz	r0, .L347
 986:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3363              		.loc 1 986 3 is_stmt 1 view .LVU1043
 994:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 3364              		.loc 1 994 5 view .LVU1044
 997:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3365              		.loc 1 997 3 view .LVU1045
 997:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3366              		.loc 1 997 11 is_stmt 0 view .LVU1046
 3367 0006 90F86930 		ldrb	r3, [r0, #105]	@ zero_extendqisi2
 997:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3368              		.loc 1 997 5 view .LVU1047
 3369 000a 03F0FF02 		and	r2, r3, #255
 3370 000e 0BB9     		cbnz	r3, .L348
1000:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3371              		.loc 1 1000 5 is_stmt 1 view .LVU1048
1000:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3372              		.loc 1 1000 17 is_stmt 0 view .LVU1049
 3373 0010 80F86820 		strb	r2, [r0, #104]
 3374              	.L348:
1006:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3375              		.loc 1 1006 3 is_stmt 1 view .LVU1050
1009:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3376              		.loc 1 1009 3 is_stmt 0 view .LVU1051
 3377 0014 2268     		ldr	r2, [r4]
1006:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3378              		.loc 1 1006 17 view .LVU1052
 3379 0016 2423     		movs	r3, #36
 3380 0018 84F86930 		strb	r3, [r4, #105]
1009:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3381              		.loc 1 1009 3 is_stmt 1 view .LVU1053
 3382 001c 1368     		ldr	r3, [r2]
 3383 001e 23F00103 		bic	r3, r3, #1
 3384 0022 1360     		str	r3, [r2]
1012:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3385              		.loc 1 1012 3 view .LVU1054
1012:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3386              		.loc 1 1012 7 is_stmt 0 view .LVU1055
 3387 0024 2046     		mov	r0, r4
 3388              	.LVL258:
1012:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3389              		.loc 1 1012 7 view .LVU1056
 3390 0026 FFF7FEFF 		bl	UART_SetConfig
 3391              	.LVL259:
1012:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3392              		.loc 1 1012 6 view .LVU1057
 3393 002a 0128     		cmp	r0, #1
 3394 002c 11D0     		beq	.L347
1017:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3395              		.loc 1 1017 3 is_stmt 1 view .LVU1058
1020:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3396              		.loc 1 1020 3 view .LVU1059
1025:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 3397              		.loc 1 1025 3 view .LVU1060
 3398 002e 2368     		ldr	r3, [r4]
 3399 0030 5A68     		ldr	r2, [r3, #4]
 3400 0032 22F49042 		bic	r2, r2, #18432
 3401 0036 5A60     		str	r2, [r3, #4]
1026:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3402              		.loc 1 1026 3 view .LVU1061
 3403 0038 9A68     		ldr	r2, [r3, #8]
 3404 003a 22F02A02 		bic	r2, r2, #42
 3405 003e 9A60     		str	r2, [r3, #8]
1029:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3406              		.loc 1 1029 3 view .LVU1062
 3407 0040 1A68     		ldr	r2, [r3]
 3408 0042 42F00102 		orr	r2, r2, #1
1032:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3409              		.loc 1 1032 10 is_stmt 0 view .LVU1063
 3410 0046 2046     		mov	r0, r4
1029:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3411              		.loc 1 1029 3 view .LVU1064
 3412 0048 1A60     		str	r2, [r3]
1032:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3413              		.loc 1 1032 3 is_stmt 1 view .LVU1065
1033:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3414              		.loc 1 1033 1 is_stmt 0 view .LVU1066
 3415 004a BDE81040 		pop	{r4, lr}
 3416              	.LCFI13:
 3417              		.cfi_remember_state
 3418              		.cfi_restore 14
 3419              		.cfi_restore 4
 3420              		.cfi_def_cfa_offset 0
 3421              	.LVL260:
1032:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3422              		.loc 1 1032 10 view .LVU1067
 3423 004e FFF7FEBF 		b	UART_CheckIdleState
 3424              	.LVL261:
 3425              	.L347:
 3426              	.LCFI14:
 3427              		.cfi_restore_state
1033:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3428              		.loc 1 1033 1 view .LVU1068
 3429 0052 0120     		movs	r0, #1
 3430 0054 10BD     		pop	{r4, pc}
1033:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3431              		.loc 1 1033 1 view .LVU1069
 3432              		.cfi_endproc
 3433              	.LFE139:
 3435              		.section	.text.HAL_UART_Transmit,"ax",%progbits
 3436              		.align	1
 3437              		.global	HAL_UART_Transmit
 3438              		.syntax unified
 3439              		.thumb
 3440              		.thumb_func
 3441              		.fpu softvfp
 3443              	HAL_UART_Transmit:
 3444              	.LVL262:
 3445              	.LFB141:
1069:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1070:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1071:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1072:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
1073:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief Send an amount of data in blocking mode.
1074:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param huart: UART handle.
1075:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param pData: Pointer to data buffer.
1076:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param Size: Amount of data to be sent.
1077:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param Timeout: Timeout duration.
1078:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
1079:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
1080:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint3
1081:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 3446              		.loc 1 1081 1 is_stmt 1 view -0
 3447              		.cfi_startproc
 3448              		@ args = 0, pretend = 0, frame = 0
 3449              		@ frame_needed = 0, uses_anonymous_args = 0
1082:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3450              		.loc 1 1082 3 view .LVU1071
1083:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 3451              		.loc 1 1083 3 view .LVU1072
1084:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1085:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check that a Tx process is not already ongoing */
1086:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(huart->gState == HAL_UART_STATE_READY)
 3452              		.loc 1 1086 3 view .LVU1073
1081:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3453              		.loc 1 1081 1 is_stmt 0 view .LVU1074
 3454 0000 F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
 3455              	.LCFI15:
 3456              		.cfi_def_cfa_offset 32
 3457              		.cfi_offset 4, -20
 3458              		.cfi_offset 5, -16
 3459              		.cfi_offset 6, -12
 3460              		.cfi_offset 7, -8
 3461              		.cfi_offset 14, -4
1081:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3462              		.loc 1 1081 1 view .LVU1075
 3463 0002 1E46     		mov	r6, r3
 3464              		.loc 1 1086 11 view .LVU1076
 3465 0004 90F86930 		ldrb	r3, [r0, #105]	@ zero_extendqisi2
 3466              	.LVL263:
 3467              		.loc 1 1086 5 view .LVU1077
 3468 0008 202B     		cmp	r3, #32
1081:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3469              		.loc 1 1081 1 view .LVU1078
 3470 000a 0D46     		mov	r5, r1
 3471 000c 0446     		mov	r4, r0
 3472 000e 1146     		mov	r1, r2
 3473              	.LVL264:
 3474              		.loc 1 1086 5 view .LVU1079
 3475 0010 4AD1     		bne	.L364
1087:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1088:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if((pData == NULL ) || (Size == 0U))
 3476              		.loc 1 1088 5 is_stmt 1 view .LVU1080
 3477              		.loc 1 1088 7 is_stmt 0 view .LVU1081
 3478 0012 002D     		cmp	r5, #0
 3479 0014 46D0     		beq	.L363
 3480              		.loc 1 1088 25 discriminator 1 view .LVU1082
 3481 0016 002A     		cmp	r2, #0
 3482 0018 44D0     		beq	.L363
1089:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
1090:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       return  HAL_ERROR;
1091:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
1092:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1093:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Process Locked */
1094:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_LOCK(huart);
 3483              		.loc 1 1094 5 is_stmt 1 view .LVU1083
 3484              		.loc 1 1094 5 view .LVU1084
 3485 001a 90F86830 		ldrb	r3, [r0, #104]	@ zero_extendqisi2
 3486 001e 012B     		cmp	r3, #1
 3487 0020 42D0     		beq	.L364
 3488              		.loc 1 1094 5 discriminator 2 view .LVU1085
 3489 0022 0123     		movs	r3, #1
 3490 0024 80F86830 		strb	r3, [r0, #104]
 3491              		.loc 1 1094 5 discriminator 2 view .LVU1086
1095:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1096:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->ErrorCode = HAL_UART_ERROR_NONE;
 3492              		.loc 1 1096 5 discriminator 2 view .LVU1087
 3493              		.loc 1 1096 22 is_stmt 0 discriminator 2 view .LVU1088
 3494 0028 0023     		movs	r3, #0
 3495 002a C366     		str	r3, [r0, #108]
1097:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->gState = HAL_UART_STATE_BUSY_TX;
 3496              		.loc 1 1097 5 is_stmt 1 discriminator 2 view .LVU1089
 3497              		.loc 1 1097 19 is_stmt 0 discriminator 2 view .LVU1090
 3498 002c 2123     		movs	r3, #33
 3499 002e 80F86930 		strb	r3, [r0, #105]
1098:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1099:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Init tickstart for timeout managment*/
1100:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     tickstart = HAL_GetTick();
 3500              		.loc 1 1100 5 is_stmt 1 discriminator 2 view .LVU1091
 3501              		.loc 1 1100 17 is_stmt 0 discriminator 2 view .LVU1092
 3502 0032 FFF7FEFF 		bl	HAL_GetTick
 3503              	.LVL265:
1101:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1102:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->TxXferSize = Size;
 3504              		.loc 1 1102 23 discriminator 2 view .LVU1093
 3505 0036 A4F85010 		strh	r1, [r4, #80]	@ movhi
1100:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3506              		.loc 1 1100 17 discriminator 2 view .LVU1094
 3507 003a 0746     		mov	r7, r0
 3508              	.LVL266:
 3509              		.loc 1 1102 5 is_stmt 1 discriminator 2 view .LVU1095
1103:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->TxXferCount = Size;
 3510              		.loc 1 1103 5 discriminator 2 view .LVU1096
 3511              		.loc 1 1103 24 is_stmt 0 discriminator 2 view .LVU1097
 3512 003c A4F85210 		strh	r1, [r4, #82]	@ movhi
1104:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     while(huart->TxXferCount > 0U)
 3513              		.loc 1 1104 5 is_stmt 1 discriminator 2 view .LVU1098
 3514              	.LVL267:
 3515              	.L355:
 3516              		.loc 1 1104 10 view .LVU1099
 3517              		.loc 1 1104 16 is_stmt 0 view .LVU1100
 3518 0040 B4F85220 		ldrh	r2, [r4, #82]
 3519 0044 92B2     		uxth	r2, r2
 3520              		.loc 1 1104 10 view .LVU1101
 3521 0046 62B9     		cbnz	r2, .L359
1105:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
1106:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       huart->TxXferCount--;
1107:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
1108:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1109:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
1110:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1111:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE
1112:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1113:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         tmp = (uint16_t*) pData;
1114:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
1115:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData += 2U;
1116:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1117:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       else
1118:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1119:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
1120:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1121:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
1122:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 3522              		.loc 1 1122 5 is_stmt 1 view .LVU1102
 3523              		.loc 1 1122 8 is_stmt 0 view .LVU1103
 3524 0048 0096     		str	r6, [sp]
 3525 004a 3B46     		mov	r3, r7
 3526 004c 4021     		movs	r1, #64
 3527 004e 2046     		mov	r0, r4
 3528 0050 FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 3529              	.LVL268:
 3530              		.loc 1 1122 7 view .LVU1104
 3531 0054 98B9     		cbnz	r0, .L360
1123:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
1124:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       return HAL_TIMEOUT;
1125:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
1126:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1127:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* At end of Tx process, restore huart->gState to Ready */
1128:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->gState = HAL_UART_STATE_READY;
 3532              		.loc 1 1128 5 is_stmt 1 view .LVU1105
 3533              		.loc 1 1128 19 is_stmt 0 view .LVU1106
 3534 0056 2023     		movs	r3, #32
 3535 0058 84F86930 		strb	r3, [r4, #105]
1129:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1130:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Process Unlocked */
1131:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_UNLOCK(huart);
 3536              		.loc 1 1131 5 is_stmt 1 view .LVU1107
 3537              		.loc 1 1131 5 view .LVU1108
 3538 005c 84F86800 		strb	r0, [r4, #104]
 3539              		.loc 1 1131 5 view .LVU1109
1132:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1133:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     return HAL_OK;
 3540              		.loc 1 1133 5 view .LVU1110
 3541              		.loc 1 1133 12 is_stmt 0 view .LVU1111
 3542 0060 0EE0     		b	.L354
 3543              	.L359:
1106:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 3544              		.loc 1 1106 7 is_stmt 1 view .LVU1112
1106:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 3545              		.loc 1 1106 12 is_stmt 0 view .LVU1113
 3546 0062 B4F85220 		ldrh	r2, [r4, #82]
1107:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3547              		.loc 1 1107 10 view .LVU1114
 3548 0066 0096     		str	r6, [sp]
1106:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 3549              		.loc 1 1106 25 view .LVU1115
 3550 0068 013A     		subs	r2, r2, #1
 3551 006a 92B2     		uxth	r2, r2
 3552 006c A4F85220 		strh	r2, [r4, #82]	@ movhi
1107:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3553              		.loc 1 1107 7 is_stmt 1 view .LVU1116
1107:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3554              		.loc 1 1107 10 is_stmt 0 view .LVU1117
 3555 0070 3B46     		mov	r3, r7
 3556 0072 0022     		movs	r2, #0
 3557 0074 8021     		movs	r1, #128
 3558 0076 2046     		mov	r0, r4
 3559 0078 FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 3560              	.LVL269:
1107:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3561              		.loc 1 1107 9 view .LVU1118
 3562 007c 10B1     		cbz	r0, .L356
 3563              	.L360:
1109:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3564              		.loc 1 1109 16 view .LVU1119
 3565 007e 0320     		movs	r0, #3
 3566              	.LVL270:
 3567              	.L354:
1134:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1135:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   else
1136:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1137:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     return HAL_BUSY;
1138:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1139:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3568              		.loc 1 1139 1 view .LVU1120
 3569 0080 03B0     		add	sp, sp, #12
 3570              	.LCFI16:
 3571              		.cfi_remember_state
 3572              		.cfi_def_cfa_offset 20
 3573              		@ sp needed
 3574 0082 F0BD     		pop	{r4, r5, r6, r7, pc}
 3575              	.LVL271:
 3576              	.L356:
 3577              	.LCFI17:
 3578              		.cfi_restore_state
1111:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3579              		.loc 1 1111 7 is_stmt 1 view .LVU1121
1111:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3580              		.loc 1 1111 10 is_stmt 0 view .LVU1122
 3581 0084 A368     		ldr	r3, [r4, #8]
1114:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData += 2U;
 3582              		.loc 1 1114 14 view .LVU1123
 3583 0086 2268     		ldr	r2, [r4]
1111:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3584              		.loc 1 1111 10 view .LVU1124
 3585 0088 B3F5805F 		cmp	r3, #4096
 3586 008c 07D1     		bne	.L357
1111:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3587              		.loc 1 1111 58 discriminator 1 view .LVU1125
 3588 008e 2369     		ldr	r3, [r4, #16]
 3589 0090 2BB9     		cbnz	r3, .L357
1113:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 3590              		.loc 1 1113 9 is_stmt 1 view .LVU1126
 3591              	.LVL272:
1114:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData += 2U;
 3592              		.loc 1 1114 9 view .LVU1127
1114:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData += 2U;
 3593              		.loc 1 1114 38 is_stmt 0 view .LVU1128
 3594 0092 35F8023B 		ldrh	r3, [r5], #2
 3595              	.LVL273:
1114:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData += 2U;
 3596              		.loc 1 1114 38 view .LVU1129
 3597 0096 C3F30803 		ubfx	r3, r3, #0, #9
 3598              	.LVL274:
 3599              	.L365:
1119:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3600              		.loc 1 1119 30 view .LVU1130
 3601 009a 1385     		strh	r3, [r2, #40]	@ movhi
 3602 009c D0E7     		b	.L355
 3603              	.LVL275:
 3604              	.L357:
1119:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3605              		.loc 1 1119 9 is_stmt 1 view .LVU1131
1119:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3606              		.loc 1 1119 33 is_stmt 0 view .LVU1132
 3607 009e 15F8013B 		ldrb	r3, [r5], #1	@ zero_extendqisi2
 3608              	.LVL276:
1119:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3609              		.loc 1 1119 33 view .LVU1133
 3610 00a2 FAE7     		b	.L365
 3611              	.LVL277:
 3612              	.L363:
1090:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 3613              		.loc 1 1090 15 view .LVU1134
 3614 00a4 0120     		movs	r0, #1
 3615              	.LVL278:
1090:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 3616              		.loc 1 1090 15 view .LVU1135
 3617 00a6 EBE7     		b	.L354
 3618              	.LVL279:
 3619              	.L364:
1137:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 3620              		.loc 1 1137 12 view .LVU1136
 3621 00a8 0220     		movs	r0, #2
 3622              	.LVL280:
1137:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 3623              		.loc 1 1137 12 view .LVU1137
 3624 00aa E9E7     		b	.L354
 3625              		.cfi_endproc
 3626              	.LFE141:
 3628              		.section	.text.HAL_UART_Receive,"ax",%progbits
 3629              		.align	1
 3630              		.global	HAL_UART_Receive
 3631              		.syntax unified
 3632              		.thumb
 3633              		.thumb_func
 3634              		.fpu softvfp
 3636              	HAL_UART_Receive:
 3637              	.LVL281:
 3638              	.LFB142:
1140:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1141:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1142:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1143:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
1144:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief Receive an amount of data in blocking mode.
1145:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param huart: UART handle.
1146:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param pData: pointer to data buffer.
1147:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param Size: amount of data to be received.
1148:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param Timeout: Timeout duration.
1149:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
1150:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
1151:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32
1152:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 3639              		.loc 1 1152 1 is_stmt 1 view -0
 3640              		.cfi_startproc
 3641              		@ args = 0, pretend = 0, frame = 0
 3642              		@ frame_needed = 0, uses_anonymous_args = 0
1153:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3643              		.loc 1 1153 3 view .LVU1139
1154:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t uhMask;
 3644              		.loc 1 1154 3 view .LVU1140
1155:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 3645              		.loc 1 1155 3 view .LVU1141
1156:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1157:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check that a Rx process is not already ongoing */
1158:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(huart->RxState == HAL_UART_STATE_READY)
 3646              		.loc 1 1158 3 view .LVU1142
1152:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3647              		.loc 1 1152 1 is_stmt 0 view .LVU1143
 3648 0000 2DE9F341 		push	{r0, r1, r4, r5, r6, r7, r8, lr}
 3649              	.LCFI18:
 3650              		.cfi_def_cfa_offset 32
 3651              		.cfi_offset 4, -24
 3652              		.cfi_offset 5, -20
 3653              		.cfi_offset 6, -16
 3654              		.cfi_offset 7, -12
 3655              		.cfi_offset 8, -8
 3656              		.cfi_offset 14, -4
1152:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3657              		.loc 1 1152 1 view .LVU1144
 3658 0004 1E46     		mov	r6, r3
 3659              		.loc 1 1158 11 view .LVU1145
 3660 0006 90F86A30 		ldrb	r3, [r0, #106]	@ zero_extendqisi2
 3661              	.LVL282:
 3662              		.loc 1 1158 5 view .LVU1146
 3663 000a 202B     		cmp	r3, #32
1152:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3664              		.loc 1 1152 1 view .LVU1147
 3665 000c 0D46     		mov	r5, r1
 3666 000e 0446     		mov	r4, r0
 3667 0010 1146     		mov	r1, r2
 3668              	.LVL283:
 3669              		.loc 1 1158 5 view .LVU1148
 3670 0012 5CD1     		bne	.L378
1159:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1160:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     if((pData == NULL ) || (Size == 0U))
 3671              		.loc 1 1160 5 is_stmt 1 view .LVU1149
 3672              		.loc 1 1160 7 is_stmt 0 view .LVU1150
 3673 0014 002D     		cmp	r5, #0
 3674 0016 58D0     		beq	.L377
 3675              		.loc 1 1160 25 discriminator 1 view .LVU1151
 3676 0018 002A     		cmp	r2, #0
 3677 001a 56D0     		beq	.L377
1161:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
1162:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       return  HAL_ERROR;
1163:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
1164:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1165:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Process Locked */
1166:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_LOCK(huart);
 3678              		.loc 1 1166 5 is_stmt 1 view .LVU1152
 3679              		.loc 1 1166 5 view .LVU1153
 3680 001c 90F86830 		ldrb	r3, [r0, #104]	@ zero_extendqisi2
 3681 0020 012B     		cmp	r3, #1
 3682 0022 54D0     		beq	.L378
 3683              		.loc 1 1166 5 discriminator 2 view .LVU1154
 3684 0024 0123     		movs	r3, #1
 3685 0026 80F86830 		strb	r3, [r0, #104]
 3686              		.loc 1 1166 5 discriminator 2 view .LVU1155
1167:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1168:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->Instance->ICR = 0xFFFFFFFF;
 3687              		.loc 1 1168 5 discriminator 2 view .LVU1156
 3688              		.loc 1 1168 10 is_stmt 0 discriminator 2 view .LVU1157
 3689 002a 0368     		ldr	r3, [r0]
 3690              		.loc 1 1168 26 discriminator 2 view .LVU1158
 3691 002c 4FF0FF32 		mov	r2, #-1
 3692              	.LVL284:
 3693              		.loc 1 1168 26 discriminator 2 view .LVU1159
 3694 0030 1A62     		str	r2, [r3, #32]
1169:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->ErrorCode = HAL_UART_ERROR_NONE;
 3695              		.loc 1 1169 5 is_stmt 1 discriminator 2 view .LVU1160
 3696              		.loc 1 1169 22 is_stmt 0 discriminator 2 view .LVU1161
 3697 0032 0023     		movs	r3, #0
 3698 0034 C366     		str	r3, [r0, #108]
1170:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 3699              		.loc 1 1170 5 is_stmt 1 discriminator 2 view .LVU1162
 3700              		.loc 1 1170 20 is_stmt 0 discriminator 2 view .LVU1163
 3701 0036 2223     		movs	r3, #34
 3702 0038 80F86A30 		strb	r3, [r0, #106]
1171:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1172:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Init tickstart for timeout managment*/
1173:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     tickstart = HAL_GetTick();
 3703              		.loc 1 1173 5 is_stmt 1 discriminator 2 view .LVU1164
 3704              		.loc 1 1173 17 is_stmt 0 discriminator 2 view .LVU1165
 3705 003c FFF7FEFF 		bl	HAL_GetTick
 3706              	.LVL285:
1174:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1175:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->RxXferSize = Size;
1176:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->RxXferCount = Size;
1177:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1178:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Computation of UART mask to apply to RDR register */
1179:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     UART_MASK_COMPUTATION(huart);
 3707              		.loc 1 1179 5 discriminator 2 view .LVU1166
 3708 0040 A368     		ldr	r3, [r4, #8]
1175:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->RxXferCount = Size;
 3709              		.loc 1 1175 23 discriminator 2 view .LVU1167
 3710 0042 A4F85810 		strh	r1, [r4, #88]	@ movhi
 3711              		.loc 1 1179 5 discriminator 2 view .LVU1168
 3712 0046 B3F5805F 		cmp	r3, #4096
1173:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3713              		.loc 1 1173 17 discriminator 2 view .LVU1169
 3714 004a 8046     		mov	r8, r0
 3715              	.LVL286:
1175:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->RxXferCount = Size;
 3716              		.loc 1 1175 5 is_stmt 1 discriminator 2 view .LVU1170
1176:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3717              		.loc 1 1176 5 discriminator 2 view .LVU1171
1176:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3718              		.loc 1 1176 24 is_stmt 0 discriminator 2 view .LVU1172
 3719 004c A4F85A10 		strh	r1, [r4, #90]	@ movhi
 3720              		.loc 1 1179 5 is_stmt 1 discriminator 2 view .LVU1173
 3721              		.loc 1 1179 5 discriminator 2 view .LVU1174
 3722 0050 15D1     		bne	.L368
 3723              		.loc 1 1179 5 discriminator 1 view .LVU1175
 3724 0052 2369     		ldr	r3, [r4, #16]
 3725 0054 8BB9     		cbnz	r3, .L369
 3726              		.loc 1 1179 5 discriminator 3 view .LVU1176
 3727 0056 40F2FF13 		movw	r3, #511
 3728              	.L383:
 3729              		.loc 1 1179 5 is_stmt 0 discriminator 8 view .LVU1177
 3730 005a A4F85C30 		strh	r3, [r4, #92]	@ movhi
 3731              	.L370:
 3732              		.loc 1 1179 5 is_stmt 1 discriminator 10 view .LVU1178
1180:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     uhMask = huart->Mask;
 3733              		.loc 1 1180 5 discriminator 10 view .LVU1179
 3734              		.loc 1 1180 12 is_stmt 0 discriminator 10 view .LVU1180
 3735 005e B4F85C70 		ldrh	r7, [r4, #92]
 3736              	.LVL287:
1181:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1182:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* as long as data have to be received */
1183:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     while(huart->RxXferCount > 0U)
 3737              		.loc 1 1183 5 is_stmt 1 discriminator 10 view .LVU1181
 3738              	.L371:
 3739              		.loc 1 1183 10 view .LVU1182
 3740              		.loc 1 1183 16 is_stmt 0 view .LVU1183
 3741 0062 B4F85A00 		ldrh	r0, [r4, #90]
 3742 0066 80B2     		uxth	r0, r0
 3743              		.loc 1 1183 10 view .LVU1184
 3744 0068 80B9     		cbnz	r0, .L374
1184:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
1185:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       huart->RxXferCount--;
1186:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
1187:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1188:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
1189:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1190:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE
1191:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1192:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         tmp = (uint16_t*) pData ;
1193:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
1194:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData +=2U;
1195:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1196:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       else
1197:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1198:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
1199:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1200:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
1201:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1202:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* At end of Rx process, restore huart->RxState to Ready */
1203:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_READY;
 3745              		.loc 1 1203 5 is_stmt 1 view .LVU1185
 3746              		.loc 1 1203 20 is_stmt 0 view .LVU1186
 3747 006a 2023     		movs	r3, #32
 3748 006c 84F86A30 		strb	r3, [r4, #106]
1204:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1205:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Process Unlocked */
1206:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_UNLOCK(huart);
 3749              		.loc 1 1206 5 is_stmt 1 view .LVU1187
 3750              		.loc 1 1206 5 view .LVU1188
 3751 0070 84F86800 		strb	r0, [r4, #104]
 3752              		.loc 1 1206 5 view .LVU1189
1207:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1208:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     return HAL_OK;
 3753              		.loc 1 1208 5 view .LVU1190
 3754              	.LVL288:
 3755              	.L367:
1209:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1210:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   else
1211:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1212:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     return HAL_BUSY;
1213:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1214:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3756              		.loc 1 1214 1 is_stmt 0 view .LVU1191
 3757 0074 02B0     		add	sp, sp, #8
 3758              	.LCFI19:
 3759              		.cfi_remember_state
 3760              		.cfi_def_cfa_offset 24
 3761              		@ sp needed
 3762 0076 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3763              	.LVL289:
 3764              	.L369:
 3765              	.LCFI20:
 3766              		.cfi_restore_state
1179:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     uhMask = huart->Mask;
 3767              		.loc 1 1179 5 is_stmt 1 discriminator 4 view .LVU1192
 3768 007a FF23     		movs	r3, #255
 3769 007c EDE7     		b	.L383
 3770              	.L368:
1179:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     uhMask = huart->Mask;
 3771              		.loc 1 1179 5 discriminator 2 view .LVU1193
 3772 007e 002B     		cmp	r3, #0
 3773 0080 EDD1     		bne	.L370
1179:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     uhMask = huart->Mask;
 3774              		.loc 1 1179 5 discriminator 5 view .LVU1194
 3775 0082 2369     		ldr	r3, [r4, #16]
 3776 0084 002B     		cmp	r3, #0
 3777 0086 F8D0     		beq	.L369
1179:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     uhMask = huart->Mask;
 3778              		.loc 1 1179 5 discriminator 8 view .LVU1195
 3779 0088 7F23     		movs	r3, #127
 3780 008a E6E7     		b	.L383
 3781              	.LVL290:
 3782              	.L374:
1185:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 3783              		.loc 1 1185 7 view .LVU1196
1185:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 3784              		.loc 1 1185 12 is_stmt 0 view .LVU1197
 3785 008c B4F85A20 		ldrh	r2, [r4, #90]
1186:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3786              		.loc 1 1186 10 view .LVU1198
 3787 0090 0096     		str	r6, [sp]
1185:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 3788              		.loc 1 1185 25 view .LVU1199
 3789 0092 013A     		subs	r2, r2, #1
 3790 0094 92B2     		uxth	r2, r2
 3791 0096 A4F85A20 		strh	r2, [r4, #90]	@ movhi
1186:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3792              		.loc 1 1186 7 is_stmt 1 view .LVU1200
1186:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3793              		.loc 1 1186 10 is_stmt 0 view .LVU1201
 3794 009a 4346     		mov	r3, r8
 3795 009c 0022     		movs	r2, #0
 3796 009e 2021     		movs	r1, #32
 3797 00a0 2046     		mov	r0, r4
 3798 00a2 FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 3799              	.LVL291:
1186:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3800              		.loc 1 1186 9 view .LVU1202
 3801 00a6 A0B9     		cbnz	r0, .L379
1190:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3802              		.loc 1 1190 7 is_stmt 1 view .LVU1203
1190:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3803              		.loc 1 1190 10 is_stmt 0 view .LVU1204
 3804 00a8 A268     		ldr	r2, [r4, #8]
1193:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData +=2U;
 3805              		.loc 1 1193 32 view .LVU1205
 3806 00aa 2368     		ldr	r3, [r4]
1190:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3807              		.loc 1 1190 10 view .LVU1206
 3808 00ac B2F5805F 		cmp	r2, #4096
 3809 00b0 06D1     		bne	.L372
1190:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3810              		.loc 1 1190 58 discriminator 1 view .LVU1207
 3811 00b2 2269     		ldr	r2, [r4, #16]
 3812 00b4 22B9     		cbnz	r2, .L372
1192:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 3813              		.loc 1 1192 9 is_stmt 1 view .LVU1208
 3814              	.LVL292:
1193:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData +=2U;
 3815              		.loc 1 1193 9 view .LVU1209
1193:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData +=2U;
 3816              		.loc 1 1193 42 is_stmt 0 view .LVU1210
 3817 00b6 9B8C     		ldrh	r3, [r3, #36]
1193:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData +=2U;
 3818              		.loc 1 1193 16 view .LVU1211
 3819 00b8 3B40     		ands	r3, r3, r7
1193:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData +=2U;
 3820              		.loc 1 1193 14 view .LVU1212
 3821 00ba 25F8023B 		strh	r3, [r5], #2	@ movhi
 3822              	.LVL293:
1194:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3823              		.loc 1 1194 9 is_stmt 1 view .LVU1213
1194:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3824              		.loc 1 1194 15 is_stmt 0 view .LVU1214
 3825 00be D0E7     		b	.L371
 3826              	.LVL294:
 3827              	.L372:
1198:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3828              		.loc 1 1198 9 is_stmt 1 view .LVU1215
1198:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3829              		.loc 1 1198 45 is_stmt 0 view .LVU1216
 3830 00c0 9B8C     		ldrh	r3, [r3, #36]
1198:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3831              		.loc 1 1198 20 view .LVU1217
 3832 00c2 3B40     		ands	r3, r3, r7
1198:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3833              		.loc 1 1198 18 view .LVU1218
 3834 00c4 05F8013B 		strb	r3, [r5], #1
 3835              	.LVL295:
1198:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3836              		.loc 1 1198 18 view .LVU1219
 3837 00c8 CBE7     		b	.L371
 3838              	.LVL296:
 3839              	.L377:
1162:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 3840              		.loc 1 1162 15 view .LVU1220
 3841 00ca 0120     		movs	r0, #1
 3842              	.LVL297:
1162:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 3843              		.loc 1 1162 15 view .LVU1221
 3844 00cc D2E7     		b	.L367
 3845              	.LVL298:
 3846              	.L378:
1212:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 3847              		.loc 1 1212 12 view .LVU1222
 3848 00ce 0220     		movs	r0, #2
 3849              	.LVL299:
1212:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 3850              		.loc 1 1212 12 view .LVU1223
 3851 00d0 D0E7     		b	.L367
 3852              	.LVL300:
 3853              	.L379:
1188:../base/./hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3854              		.loc 1 1188 16 view .LVU1224
 3855 00d2 0320     		movs	r0, #3
 3856 00d4 CEE7     		b	.L367
 3857              		.cfi_endproc
 3858              	.LFE142:
 3860              		.global	SystemCoreClock
 3861              		.global	uwTick
 3862              		.global	hal_sys_tick
 3863              		.section	.rodata
 3864              		.set	.LANCHOR1,. + 0
 3867              	CSWTCH.77:
 3868 0000 04       		.byte	4
 3869 0001 08       		.byte	8
 3870 0002 02       		.byte	2
 3871              		.data
 3872              		.align	2
 3875              	SystemCoreClock:
 3876 0000 00127A00 		.word	8000000
 3877              		.bss
 3878              		.align	2
 3879              		.set	.LANCHOR0,. + 0
 3882              	hal_sys_tick:
 3883 0000 00000000 		.space	4
 3886              	uwTick:
 3887 0004 00000000 		.space	4
 3888              		.text
 3889              	.Letext0:
 3890              		.file 4 "c:\\users\\lee\\chipwhisperer5_64\\cw\\home\\portable\\armgcc\\gcc-arm-none-eabi-10-2020-
 3891              		.file 5 "c:\\users\\lee\\chipwhisperer5_64\\cw\\home\\portable\\armgcc\\gcc-arm-none-eabi-10-2020-
 3892              		.file 6 "../base/./hal/stm32f3/CMSIS/device/stm32f303xc.h"
 3893              		.file 7 "../base/./hal/stm32f3/CMSIS/device/stm32f3xx.h"
 3894              		.file 8 "../base/./hal/stm32f3/stm32f3xx_hal_def.h"
 3895              		.file 9 "../base/./hal/stm32f3/stm32f3xx_hal_rcc.h"
 3896              		.file 10 "../base/./hal/stm32f3/stm32f3xx_hal_gpio.h"
 3897              		.file 11 "../base/./hal/stm32f3/stm32f3xx_hal_dma.h"
 3898              		.file 12 "../base/./hal/stm32f3/stm32f3xx_hal_uart.h"
 3899              		.file 13 "../base/./hal/stm32f3/CMSIS/device/system_stm32f3xx.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f3_hal_lowlevel.c
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:16     .text.HAL_NVIC_SetPriority:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:24     .text.HAL_NVIC_SetPriority:00000000 HAL_NVIC_SetPriority
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:166    .text.HAL_NVIC_SetPriority:0000005c $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:172    .text.HAL_InitTick:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:179    .text.HAL_InitTick:00000000 HAL_InitTick
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:200    .text.HAL_InitTick:00000008 $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:205    .text.HAL_GetTick:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:212    .text.HAL_GetTick:00000000 HAL_GetTick
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:230    .text.HAL_GetTick:0000000c $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:235    .text.HAL_IncTick:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:242    .text.HAL_IncTick:00000000 HAL_IncTick
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:255    .text.HAL_RCC_GetSysClockFreq:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:262    .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:277    .text.HAL_RCC_GetPCLK1Freq:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:284    .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:296    .text.HAL_RCC_OscConfig:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:303    .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:1229   .text.HAL_RCC_OscConfig:0000029c $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:1238   .text.HAL_RCC_OscConfig:000002a4 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:1928   .text.HAL_RCC_OscConfig:000004c8 $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:1934   .text.HAL_RCC_ClockConfig:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:1941   .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2298   .text.HAL_RCC_ClockConfig:00000144 $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2304   .text.HAL_RCC_GetPCLK2Freq:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2311   .text.HAL_RCC_GetPCLK2Freq:00000000 HAL_RCC_GetPCLK2Freq
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2323   .text.HAL_GPIO_Init:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2330   .text.HAL_GPIO_Init:00000000 HAL_GPIO_Init
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2704   .text.HAL_GPIO_Init:0000017c $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2711   .text.HAL_GPIO_WritePin:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2718   .text.HAL_GPIO_WritePin:00000000 HAL_GPIO_WritePin
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2745   .text.UART_SetConfig:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2752   .text.UART_SetConfig:00000000 UART_SetConfig
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2855   .text.UART_SetConfig:00000066 $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3023   .text.UART_SetConfig:00000158 $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3033   .text.UART_SetConfig:0000017c $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3104   .text.UART_SetConfig:000001c8 $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3114   .text.UART_WaitOnFlagUntilTimeout:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3121   .text.UART_WaitOnFlagUntilTimeout:00000000 UART_WaitOnFlagUntilTimeout
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3222   .text.UART_CheckIdleState:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3229   .text.UART_CheckIdleState:00000000 UART_CheckIdleState
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3339   .text.HAL_UART_Init:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3346   .text.HAL_UART_Init:00000000 HAL_UART_Init
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3436   .text.HAL_UART_Transmit:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3443   .text.HAL_UART_Transmit:00000000 HAL_UART_Transmit
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3629   .text.HAL_UART_Receive:00000000 $t
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3636   .text.HAL_UART_Receive:00000000 HAL_UART_Receive
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3875   .data:00000000 SystemCoreClock
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3886   .bss:00000004 uwTick
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3882   .bss:00000000 hal_sys_tick
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3867   .rodata:00000000 CSWTCH.77
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3872   .data:00000000 $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:3878   .bss:00000000 $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2865   .text.UART_SetConfig:0000006f $d
C:\Users\Lee\AppData\Local\Temp\ccih8hEG.s:2865   .text.UART_SetConfig:00000070 $t

NO UNDEFINED SYMBOLS
