vendor_name = ModelSim
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC_top.vhd
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/ip/blinker/blinker.vhd
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.qip
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper_001.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_001.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_003.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_sysid_qsys_0.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io_border.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io_border.sdc
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_fpga_interfaces.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_displays_ctrl.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/DE1_SoC/synthesis/submodules/blinker.vhd
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/ip/displays_test/displays_test.vhd
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ddio_out_uqe.tdf
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/scfifo_3291.tdf
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/a_dpfifo_5771.tdf
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/a_fefifo_7cf.tdf
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/cntr_vg7.tdf
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/altsyncram_7pu1.tdf
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/cntr_jgb.tdf
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/alt_sld_fab.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, /home/nicolas/Documents/EmbeddedLinux_De1-SOC/DE1-SoC/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /home/nicolas/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = DE1_SoC_top
instance = comp, \DE1_SoC_inst|jtag_uart_0|av_irq\, DE1_SoC_inst|jtag_uart_0|av_irq, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|irq\, DE1_SoC_inst|blinker_0|irq, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|irq~0\, DE1_SoC_inst|blinker_0|irq~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|irq~1\, DE1_SoC_inst|blinker_0|irq~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, DE1_SoC_top, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, DE1_SoC_top, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, DE1_SoC_top, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, DE1_SoC_top, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, DE1_SoC_top, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, DE1_SoC_top, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, DE1_SoC_top, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, DE1_SoC_top, 1
instance = comp, \DRAM_LDQM~output\, DRAM_LDQM~output, DE1_SoC_top, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, DE1_SoC_top, 1
instance = comp, \DRAM_UDQM~output\, DRAM_UDQM~output, DE1_SoC_top, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, DE1_SoC_top, 1
instance = comp, \HEX0_N[0]~output\, HEX0_N[0]~output, DE1_SoC_top, 1
instance = comp, \HEX0_N[1]~output\, HEX0_N[1]~output, DE1_SoC_top, 1
instance = comp, \HEX0_N[2]~output\, HEX0_N[2]~output, DE1_SoC_top, 1
instance = comp, \HEX0_N[3]~output\, HEX0_N[3]~output, DE1_SoC_top, 1
instance = comp, \HEX0_N[4]~output\, HEX0_N[4]~output, DE1_SoC_top, 1
instance = comp, \HEX0_N[5]~output\, HEX0_N[5]~output, DE1_SoC_top, 1
instance = comp, \HEX0_N[6]~output\, HEX0_N[6]~output, DE1_SoC_top, 1
instance = comp, \HEX1_N[0]~output\, HEX1_N[0]~output, DE1_SoC_top, 1
instance = comp, \HEX1_N[1]~output\, HEX1_N[1]~output, DE1_SoC_top, 1
instance = comp, \HEX1_N[2]~output\, HEX1_N[2]~output, DE1_SoC_top, 1
instance = comp, \HEX1_N[3]~output\, HEX1_N[3]~output, DE1_SoC_top, 1
instance = comp, \HEX1_N[4]~output\, HEX1_N[4]~output, DE1_SoC_top, 1
instance = comp, \HEX1_N[5]~output\, HEX1_N[5]~output, DE1_SoC_top, 1
instance = comp, \HEX1_N[6]~output\, HEX1_N[6]~output, DE1_SoC_top, 1
instance = comp, \HEX2_N[0]~output\, HEX2_N[0]~output, DE1_SoC_top, 1
instance = comp, \HEX2_N[1]~output\, HEX2_N[1]~output, DE1_SoC_top, 1
instance = comp, \HEX2_N[2]~output\, HEX2_N[2]~output, DE1_SoC_top, 1
instance = comp, \HEX2_N[3]~output\, HEX2_N[3]~output, DE1_SoC_top, 1
instance = comp, \HEX2_N[4]~output\, HEX2_N[4]~output, DE1_SoC_top, 1
instance = comp, \HEX2_N[5]~output\, HEX2_N[5]~output, DE1_SoC_top, 1
instance = comp, \HEX2_N[6]~output\, HEX2_N[6]~output, DE1_SoC_top, 1
instance = comp, \HEX3_N[0]~output\, HEX3_N[0]~output, DE1_SoC_top, 1
instance = comp, \HEX3_N[1]~output\, HEX3_N[1]~output, DE1_SoC_top, 1
instance = comp, \HEX3_N[2]~output\, HEX3_N[2]~output, DE1_SoC_top, 1
instance = comp, \HEX3_N[3]~output\, HEX3_N[3]~output, DE1_SoC_top, 1
instance = comp, \HEX3_N[4]~output\, HEX3_N[4]~output, DE1_SoC_top, 1
instance = comp, \HEX3_N[5]~output\, HEX3_N[5]~output, DE1_SoC_top, 1
instance = comp, \HEX3_N[6]~output\, HEX3_N[6]~output, DE1_SoC_top, 1
instance = comp, \HEX4_N[0]~output\, HEX4_N[0]~output, DE1_SoC_top, 1
instance = comp, \HEX4_N[1]~output\, HEX4_N[1]~output, DE1_SoC_top, 1
instance = comp, \HEX4_N[2]~output\, HEX4_N[2]~output, DE1_SoC_top, 1
instance = comp, \HEX4_N[3]~output\, HEX4_N[3]~output, DE1_SoC_top, 1
instance = comp, \HEX4_N[4]~output\, HEX4_N[4]~output, DE1_SoC_top, 1
instance = comp, \HEX4_N[5]~output\, HEX4_N[5]~output, DE1_SoC_top, 1
instance = comp, \HEX4_N[6]~output\, HEX4_N[6]~output, DE1_SoC_top, 1
instance = comp, \HEX5_N[0]~output\, HEX5_N[0]~output, DE1_SoC_top, 1
instance = comp, \HEX5_N[1]~output\, HEX5_N[1]~output, DE1_SoC_top, 1
instance = comp, \HEX5_N[2]~output\, HEX5_N[2]~output, DE1_SoC_top, 1
instance = comp, \HEX5_N[3]~output\, HEX5_N[3]~output, DE1_SoC_top, 1
instance = comp, \HEX5_N[4]~output\, HEX5_N[4]~output, DE1_SoC_top, 1
instance = comp, \HEX5_N[5]~output\, HEX5_N[5]~output, DE1_SoC_top, 1
instance = comp, \HEX5_N[6]~output\, HEX5_N[6]~output, DE1_SoC_top, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, DE1_SoC_top, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, DE1_SoC_top, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, DE1_SoC_top, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, DE1_SoC_top, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, DE1_SoC_top, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, DE1_SoC_top, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, DE1_SoC_top, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, DE1_SoC_top, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, DE1_SoC_top, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[0]~output\, HPS_DDR3_ADDR[0]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[1]~output\, HPS_DDR3_ADDR[1]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[2]~output\, HPS_DDR3_ADDR[2]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[3]~output\, HPS_DDR3_ADDR[3]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[4]~output\, HPS_DDR3_ADDR[4]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[5]~output\, HPS_DDR3_ADDR[5]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[6]~output\, HPS_DDR3_ADDR[6]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[7]~output\, HPS_DDR3_ADDR[7]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[8]~output\, HPS_DDR3_ADDR[8]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[9]~output\, HPS_DDR3_ADDR[9]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[10]~output\, HPS_DDR3_ADDR[10]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[11]~output\, HPS_DDR3_ADDR[11]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[12]~output\, HPS_DDR3_ADDR[12]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[13]~output\, HPS_DDR3_ADDR[13]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ADDR[14]~output\, HPS_DDR3_ADDR[14]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_BA[0]~output\, HPS_DDR3_BA[0]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_BA[1]~output\, HPS_DDR3_BA[1]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_BA[2]~output\, HPS_DDR3_BA[2]~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_CAS_N~output\, HPS_DDR3_CAS_N~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_CKE~output\, HPS_DDR3_CKE~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_CS_N~output\, HPS_DDR3_CS_N~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_ODT~output\, HPS_DDR3_ODT~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_RAS_N~output\, HPS_DDR3_RAS_N~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_RESET_N~output\, HPS_DDR3_RESET_N~output, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_WE_N~output\, HPS_DDR3_WE_N~output, DE1_SoC_top, 1
instance = comp, \HPS_ENET_GTX_CLK~output\, HPS_ENET_GTX_CLK~output, DE1_SoC_top, 1
instance = comp, \HPS_ENET_MDC~output\, HPS_ENET_MDC~output, DE1_SoC_top, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output\, HPS_ENET_TX_DATA[0]~output, DE1_SoC_top, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output\, HPS_ENET_TX_DATA[1]~output, DE1_SoC_top, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output\, HPS_ENET_TX_DATA[2]~output, DE1_SoC_top, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output\, HPS_ENET_TX_DATA[3]~output, DE1_SoC_top, 1
instance = comp, \HPS_ENET_TX_EN~output\, HPS_ENET_TX_EN~output, DE1_SoC_top, 1
instance = comp, \HPS_FLASH_DCLK~output\, HPS_FLASH_DCLK~output, DE1_SoC_top, 1
instance = comp, \HPS_FLASH_NCSO~output\, HPS_FLASH_NCSO~output, DE1_SoC_top, 1
instance = comp, \HPS_SD_CLK~output\, HPS_SD_CLK~output, DE1_SoC_top, 1
instance = comp, \HPS_SPIM_CLK~output\, HPS_SPIM_CLK~output, DE1_SoC_top, 1
instance = comp, \HPS_UART_TX~output\, HPS_UART_TX~output, DE1_SoC_top, 1
instance = comp, \HPS_USB_STP~output\, HPS_USB_STP~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output, DE1_SoC_top, 1
instance = comp, \HPS_SPIM_SS~output\, HPS_SPIM_SS~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output, DE1_SoC_top, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_RZQ~input\, HPS_DDR3_RZQ~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk\, HPS_DDR3_DM[2]~_s2p_logic_blk, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_top, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk\, HPS_DDR3_DM[0]~_s2p_logic_blk, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_top, 1
instance = comp, \HPS_SPIM_MISO~input\, HPS_SPIM_MISO~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|spim1_inst\, DE1_SoC_inst|hps_0|hps_io|border|spim1_inst, DE1_SoC_top, 1
instance = comp, \HPS_ENET_RX_CLK~input\, HPS_ENET_RX_CLK~input, DE1_SoC_top, 1
instance = comp, \HPS_ENET_RX_DV~input\, HPS_ENET_RX_DV~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, DE1_SoC_top, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input\, HPS_ENET_RX_DATA[0]~input, DE1_SoC_top, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input\, HPS_ENET_RX_DATA[1]~input, DE1_SoC_top, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input\, HPS_ENET_RX_DATA[2]~input, DE1_SoC_top, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input\, HPS_ENET_RX_DATA[3]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|emac1_inst\, DE1_SoC_inst|hps_0|hps_io|border|emac1_inst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|qspi_inst\, DE1_SoC_inst|hps_0|hps_io|border|qspi_inst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|sdio_inst\, DE1_SoC_inst|hps_0|hps_io|border|sdio_inst, DE1_SoC_top, 1
instance = comp, \HPS_USB_CLKOUT~input\, HPS_USB_CLKOUT~input, DE1_SoC_top, 1
instance = comp, \HPS_USB_DIR~input\, HPS_USB_DIR~input, DE1_SoC_top, 1
instance = comp, \HPS_USB_NXT~input\, HPS_USB_NXT~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|usb1_inst\, DE1_SoC_inst|hps_0|hps_io|border|usb1_inst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|i2c0_inst\, DE1_SoC_inst|hps_0|hps_io|border|i2c0_inst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|i2c1_inst\, DE1_SoC_inst|hps_0|hps_io|border|i2c1_inst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input\, DE1_SoC_inst|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|gpio_inst\, DE1_SoC_inst|hps_0|hps_io|border|gpio_inst, DE1_SoC_top, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, DE1_SoC_top, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, DE1_SoC_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, DE1_SoC_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, DE1_SoC_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, DE1_SoC_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, DE1_SoC_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, DE1_SoC_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload[0]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|local_write\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|local_write, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|wait_latency_counter~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|wait_latency_counter~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|wait_latency_counter[1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|wait_latency_counter[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|cp_ready~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|cp_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|write~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|write~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, DE1_SoC_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|fpga_interfaces|clocks_resets\, DE1_SoC_inst|hps_0|fpga_interfaces|clocks_resets, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0\, DE1_SoC_inst|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, DE1_SoC_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, DE1_SoC_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, DE1_SoC_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, DE1_SoC_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, DE1_SoC_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][64], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][65], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][66], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][67], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][68], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][69], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][70], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][71], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][73]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][73], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][9], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|position[0]~4\, DE1_SoC_inst|blinker_0|position[0]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~69\, DE1_SoC_inst|blinker_0|Add3~69, DE1_SoC_top, 1
instance = comp, \KEY_N[2]~input\, KEY_N[2]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_write~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_write~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|read_latency_shift_reg[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|read_latency_shift_reg[0], DE1_SoC_top, 1
instance = comp, \SW[4]~input\, SW[4]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][5], DE1_SoC_top, 1
instance = comp, \SW[5]~input\, SW[5]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|position~2\, DE1_SoC_inst|blinker_0|position~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|position[2]\, DE1_SoC_inst|blinker_0|position[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|position~0\, DE1_SoC_inst|blinker_0|position~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|position[3]\, DE1_SoC_inst|blinker_0|position[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|leds~5\, DE1_SoC_inst|blinker_0|leds~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_write\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_write, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|speed[0]~1\, DE1_SoC_inst|blinker_0|speed[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|speed[0]\, DE1_SoC_inst|blinker_0|speed[0], DE1_SoC_top, 1
instance = comp, \SW[6]~input\, SW[6]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|leds~4\, DE1_SoC_inst|blinker_0|leds~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|readdata[6]~5\, DE1_SoC_inst|blinker_0|readdata[6]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[6]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~6\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|always0~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|always0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[6]~6\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[6]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~6\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][88], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|m0_write~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|m0_write~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33], DE1_SoC_top, 1
instance = comp, \SW[7]~input\, SW[7]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|leds~3\, DE1_SoC_inst|blinker_0|leds~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|readdata[7]~6\, DE1_SoC_inst|blinker_0|readdata[7]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[7]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~7\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[7]~7\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[7]~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~7\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][43], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][0], DE1_SoC_top, 1
instance = comp, \SW[0]~input\, SW[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|leds~0\, DE1_SoC_inst|blinker_0|leds~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|readdata[0]~0\, DE1_SoC_inst|blinker_0|readdata[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|in_ready~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|in_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|cp_ready~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|cp_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][2], DE1_SoC_top, 1
instance = comp, \SW[2]~input\, SW[2]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|leds~7\, DE1_SoC_inst|blinker_0|leds~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|ena_irq~0\, DE1_SoC_inst|blinker_0|ena_irq~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|ena_irq\, DE1_SoC_inst|blinker_0|ena_irq, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|readdata[2]~2\, DE1_SoC_inst|blinker_0|readdata[2]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[2]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[2]~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[2]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~10\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[10]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[10], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~17\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~11\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[11]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[11], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~20\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~20, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~21\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~12\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~12, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[12]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[12], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~22\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~22, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~13\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[13]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[13], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~25\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~25, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~14\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~14, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[14]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[14], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~28\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~28, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|av_waitrequest\, DE1_SoC_inst|jtag_uart_0|av_waitrequest, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~15\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~15, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[15]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[15], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~31\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~31, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|rvalid~0\, DE1_SoC_inst|jtag_uart_0|rvalid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|rvalid\, DE1_SoC_inst|jtag_uart_0|rvalid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~14\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~14, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~2\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][114]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][114], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][42], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~4\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|out_valid~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|out_valid~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|write~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|write~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|always0~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|always0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][42], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][39], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~7\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][39], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][40], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~6\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][40], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][38], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~8\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][38], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][41], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][41], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][37], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~9\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][37], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][36], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~10\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][36], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~25\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~25, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~17\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~21\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~13\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~9\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~25\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~25, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~17\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~21\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~13\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~9\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~29\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add1~29, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~29\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add0~29, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~8\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][33], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][30], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|last_packet_beat~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][10], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~17\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[17]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[17], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~37\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~37, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|r_val\, DE1_SoC_inst|jtag_uart_0|r_val, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|r_ena1\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|r_ena1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|r_ena~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|r_ena~0, DE1_SoC_top, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, DE1_SoC_top, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, DE1_SoC_top, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], DE1_SoC_top, 1
instance = comp, \~GND\, ~GND, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[10], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add1~5\, DE1_SoC_inst|jtag_uart_0|Add1~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add1~9\, DE1_SoC_inst|jtag_uart_0|Add1~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|read_0\, DE1_SoC_inst|jtag_uart_0|read_0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~17\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~41\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~41, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~18\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~18, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[18]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[18], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~40\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~40, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~42\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~42, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~19\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~19, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[19]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[19], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~43\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~43, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add1~13\, DE1_SoC_inst|jtag_uart_0|Add1~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~18\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~18, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~44\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~44, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~45\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~45, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~20\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~20, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[20]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[20], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~46\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~46, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add1~17\, DE1_SoC_inst|jtag_uart_0|Add1~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~19\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~19, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~47\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~47, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~48\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~48, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add1~21\, DE1_SoC_inst|jtag_uart_0|Add1~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~20\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~20, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~50\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~50, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~21\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[21]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[21], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~49\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~49, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~51\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~51, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~22\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~22, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[22]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[22], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~52\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~52, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add1~25\, DE1_SoC_inst|jtag_uart_0|Add1~25, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~21\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~53\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~53, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~54\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~54, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~23\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~23, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[23]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[23], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~55\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~55, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~56\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~56, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][88], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_demux_001|src1_valid~0\, DE1_SoC_inst|mm_interconnect_0|rsp_demux_001|src1_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~57\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~57, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~64\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~64, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~63\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~63, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~62\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~62, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~61\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~61, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~58\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~58, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~59\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~59, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~60\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~60, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][91]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][93]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][95]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][96]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][97]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][72], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][100]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][101]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|fpga_interfaces|hps2fpga_light_weight\, DE1_SoC_inst|hps_0|fpga_interfaces|hps2fpga_light_weight, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[101]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~21\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][101]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][101]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[101]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~19\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~19, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem_used[1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][114]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][114], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~20\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~20, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][114]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][114], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][59]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][59], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][59]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][59], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][60]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][60], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][57]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][57], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_demux_003|WideOr0~0\, DE1_SoC_inst|mm_interconnect_0|rsp_demux_003|WideOr0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|read~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|read~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem_used[1]~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem_used[1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem_used[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem_used[0]~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem_used[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem_used[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|comb~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|comb~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|read~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|read~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_busy\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_busy, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][65]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][65], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~7\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][65]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][65], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][67]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][67], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~5\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][67]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][67], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][66]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][66], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~6\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][66]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][66], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][68]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][68], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~4\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][68]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][68], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|Add1~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|Add1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|Add0~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|Add0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|Add0~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|Add1~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|Add1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|Add0~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|Add0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][69]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][69], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~3\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][69]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][69], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|last_packet_beat~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|last_packet_beat~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|last_packet_beat~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|last_packet_beat~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|last_packet_beat~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|uncompressor|last_packet_beat~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem_used[0]~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem_used[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|rp_valid\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|rp_valid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|always0~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|always0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][101]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~11\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src1_valid~0\, DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src1_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router_001|Equal1~2\, DE1_SoC_inst|mm_interconnect_0|router_001|Equal1~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router_001|Equal2~0\, DE1_SoC_inst|mm_interconnect_0|router_001|Equal2~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src1_valid~1\, DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src1_valid~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src1_valid~2\, DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src1_valid~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router_001|src_data[88]~0\, DE1_SoC_inst|mm_interconnect_0|router_001|src_data[88]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router_001|src_data[89]~1\, DE1_SoC_inst|mm_interconnect_0|router_001|src_data[89]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_valid~1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_valid~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|empty\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|empty, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|always0~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|always0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_busy\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|last_packet_beat~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~2\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~3\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~5\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|always0~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|always0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][66]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~4\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|Add0~2\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|Add0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~3\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~4\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[4]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|Add0~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~2\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|Add1~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|Add1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~3\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[5]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|Add0~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|Add0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|Add1~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|Add1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~2\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[6]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~6\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[7]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~5\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[3]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|last_packet_beat~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|last_packet_beat~2\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][60]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][60], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][57]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|last_packet_beat~3\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor|last_packet_beat~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][101]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~18\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~18, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][101]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[101]~38\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[101]~38, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[101]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[100]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~20\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~20, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][100]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[100]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][100]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~18\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~18, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][100]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][100]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~10\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~17\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][100]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[100]~37\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[100]~37, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[100]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[99]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~26\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~26, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][72], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[99]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][99]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~17\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][99]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][99]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~9\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~16\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~16, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][99]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[99]~36\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[99]~36, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[99]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[98]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~18\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~18, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][98]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~8\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~15\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~15, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][98]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][98]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[98]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~16\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~16, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][98]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[98]~35\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[98]~35, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[98]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[97]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~15\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~15, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][97]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[97]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~17\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][97]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~7\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~14\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~14, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][97]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[97]~34\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[97]~34, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[97]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[96]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~14\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~14, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][96]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[96]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~16\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~16, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][96]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~6\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~13\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][96]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[96]~33\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[96]~33, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[96]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[95]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~13\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][95]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][95]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~5\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~12\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~12, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][95]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[95]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~15\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~15, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[95]~32\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[95]~32, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[95]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[94]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~14\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~14, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~4\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][94]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~11\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][94]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][94]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[94]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~12\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~12, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][94]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[94]~31\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[94]~31, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[94]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[93]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~11\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][93]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][93]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~3\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~10\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][93]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[93]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~13\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[93]~30\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[93]~30, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[93]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[92]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~12\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~12, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[92]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][92]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~10\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][92]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~2\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][92]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~9\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][92]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[92]~29\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[92]~29, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[92]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[91]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~9\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][91]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[91]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~11\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~8\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[91]~28\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[91]~28, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[91]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[90]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][63], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~17\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][63], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[90]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][90]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~8\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][90]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[90]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~10\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~7\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[90]~27\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[90]~27, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[90]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~8\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~4\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~5\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~6\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~7\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~3\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|state~1\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|state~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|state\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|state, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[0]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[1]~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[1]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[2]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[3]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[4]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[5]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[6]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[7]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[8]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[8], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[9]~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[9]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[9]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[9], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~3\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[9], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[1]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|count[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|state~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|state~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~4\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~10\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[8], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~9\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~8\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~7\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~12\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~12, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~11\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~6\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write_valid~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write_stalled\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write_stalled, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~5\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|rvalid\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|rvalid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~1\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|read_req~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|read_req\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|read_req, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|read~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|read~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|read\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|read, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|read1\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|read1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|read2\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|read2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|always2~2\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|always2~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|rst2\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|rst2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|rvalid0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|rvalid0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|r_ena~1\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|r_ena~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|rd_wfifo\, DE1_SoC_inst|jtag_uart_0|rd_wfifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add1~1\, DE1_SoC_inst|jtag_uart_0|Add1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~16\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~16, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~38\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~38, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~39\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~39, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~4\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~7\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|in_ready~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|in_ready~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|use_reg~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|use_reg~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|use_reg\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|use_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[65]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[65], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~2\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload[0]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|packet_in_progress\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|packet_in_progress, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|update_grant~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|update_grant~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|saved_grant[0]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|saved_grant[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|address_reg~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|address_reg~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~21\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[37]~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[37]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[36]~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[36]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~4\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~8\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[68]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[68], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[67]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[67], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~3\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[69]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[69], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[66]~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[66]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~12, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~25\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~25, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~17\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~13\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~9\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[41]~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[41]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[38]~6\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[38]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[39]~4\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[39]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[40]~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[40]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add2~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[42]~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_data[42]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan11~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan11~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~5\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~7\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~6\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Decoder0~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Decoder0~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Decoder0~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Decoder0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add1~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add1~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add1~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|address_reg[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|address_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~73\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~73, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~6\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~65\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~65, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~4\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~12\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~12, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][10], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|ShiftLeft0~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|ShiftLeft0~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~16\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~16, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[16]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[16], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~34\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~34, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~15\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~15, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~35\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~35, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~36\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~36, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~6\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~7\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload[0]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][114]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][114], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|rp_valid\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|rp_valid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|comb~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|comb~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|cp_ready~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|cp_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~5\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~6\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][66]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~8\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~7\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~9\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_busy\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~5\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add0~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~2\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[5]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add0~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[6]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~3\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~6\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[7]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~4\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[3]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add0~2\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|Add0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~3\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[4]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~2\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_demux|WideOr0~0\, DE1_SoC_inst|mm_interconnect_0|rsp_demux|WideOr0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|read~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|read~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~32\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~32, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~33\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~33, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[35]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[35], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[33]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[33], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[34]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[34], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[32]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[32], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[78]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[78], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[79]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[79], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|cp_ready~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|cp_ready~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always4~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always4~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|always2~0\, DE1_SoC_inst|jtag_uart_0|always2~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|woverflow~0\, DE1_SoC_inst|jtag_uart_0|woverflow~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|woverflow\, DE1_SoC_inst|jtag_uart_0|woverflow, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~13\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~29\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~29, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~30\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~30, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~2\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~6\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[72]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[72], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~69\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~69, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~5\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[77]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[77], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[70]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[70], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[71]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[71], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|fifo_wr~0\, DE1_SoC_inst|jtag_uart_0|fifo_wr~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|fifo_wr\, DE1_SoC_inst|jtag_uart_0|fifo_wr, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~12\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~12, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~26\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~26, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~27\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~27, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router_001|Equal0~0\, DE1_SoC_inst|mm_interconnect_0|router_001|Equal0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_valid~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|av_waitrequest~0\, DE1_SoC_inst|jtag_uart_0|av_waitrequest~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|av_waitrequest~DUPLICATE\, DE1_SoC_inst|jtag_uart_0|av_waitrequest~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|WideOr1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|WideOr1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|WideOr0~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|WideOr0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|fifo_rd~0\, DE1_SoC_inst|jtag_uart_0|fifo_rd~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|fifo_rd~1\, DE1_SoC_inst|jtag_uart_0|fifo_rd~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|t_dav~feeder\, DE1_SoC_inst|jtag_uart_0|t_dav~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|t_dav\, DE1_SoC_inst|jtag_uart_0|t_dav, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write_valid\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write_valid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write1\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write2\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|write2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|always2~1\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|always2~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|t_ena~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|t_ena~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|wr_rfifo\, DE1_SoC_inst|jtag_uart_0|wr_rfifo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~11\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~23\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~23, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~24\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~24, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|WideOr1~0\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|WideOr1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|WideOr0~0\, DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|WideOr0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|sink_ready~1\, DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|sink_ready~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|suppress_change_dest_id~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|suppress_change_dest_id~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_valid~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|packet_in_progress\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|packet_in_progress, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|saved_grant[1]~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|saved_grant[1]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|saved_grant[1]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|saved_grant[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|write~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|write~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|write~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|write~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0]~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~13\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~14\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~14, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~12\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~12, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~15\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_002|src_payload~15, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem~0\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]~1\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~4\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|ien_AE~0\, DE1_SoC_inst|jtag_uart_0|ien_AE~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~2\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_payload~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|jupdate~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|jupdate~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|jupdate\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|jupdate, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|jupdate1\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|jupdate1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|jupdate2\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|jupdate2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|always2~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|always2~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|t_pause~0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|t_pause~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|ac~0\, DE1_SoC_inst|jtag_uart_0|ac~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|ac\, DE1_SoC_inst|jtag_uart_0|ac, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~10\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~18\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~18, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~19\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~19, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router_001|Equal1~0\, DE1_SoC_inst|mm_interconnect_0|router_001|Equal1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src1_valid~3\, DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src1_valid~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_valid~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~4\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux|sink_ready~0\, DE1_SoC_inst|mm_interconnect_0|cmd_demux|sink_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_demux|src0_valid\, DE1_SoC_inst|mm_interconnect_0|rsp_demux|src0_valid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_demux_003|src0_valid\, DE1_SoC_inst|mm_interconnect_0|rsp_demux_003|src0_valid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|WideOr1~0\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|WideOr1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][115]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[1][115], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][115]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem[0][115], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][115]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~4\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][115]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_demux_001|src0_valid\, DE1_SoC_inst|mm_interconnect_0|rsp_demux_001|src0_valid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~2\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~2\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux|src0_valid~0\, DE1_SoC_inst|mm_interconnect_0|cmd_demux|src0_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_valid~1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_valid~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|update_grant~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|update_grant~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|packet_in_progress~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|packet_in_progress~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|packet_in_progress\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|packet_in_progress, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|grant[1]~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|grant[1]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|saved_grant[1]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|saved_grant[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~3\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_demux|src1_valid~0\, DE1_SoC_inst|mm_interconnect_0|rsp_demux|src1_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|ien_AE\, DE1_SoC_inst|jtag_uart_0|ien_AE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|LessThan0~0\, DE1_SoC_inst|jtag_uart_0|LessThan0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|LessThan0~1\, DE1_SoC_inst|jtag_uart_0|LessThan0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|fifo_AE\, DE1_SoC_inst|jtag_uart_0|fifo_AE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|av_readdata[9]\, DE1_SoC_inst|jtag_uart_0|av_readdata[9], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~9\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~15\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~15, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~9\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[9]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[9], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~14\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~14, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~16\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~16, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[71]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[71], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][44], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~30\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~30, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][44], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add2~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add2~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add2~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|Add2~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|always1~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|always1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|ShiftLeft0~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|ShiftLeft0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~8\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[8]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[8], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~11\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add0~21\, DE1_SoC_inst|jtag_uart_0|Add0~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add0~25\, DE1_SoC_inst|jtag_uart_0|Add0~25, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add0~17\, DE1_SoC_inst|jtag_uart_0|Add0~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add0~1\, DE1_SoC_inst|jtag_uart_0|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add0~5\, DE1_SoC_inst|jtag_uart_0|Add0~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add0~9\, DE1_SoC_inst|jtag_uart_0|Add0~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|Add0~13\, DE1_SoC_inst|jtag_uart_0|Add0~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|LessThan1~0\, DE1_SoC_inst|jtag_uart_0|LessThan1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|LessThan1~1\, DE1_SoC_inst|jtag_uart_0|LessThan1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|fifo_AF\, DE1_SoC_inst|jtag_uart_0|fifo_AF, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|ien_AF\, DE1_SoC_inst|jtag_uart_0|ien_AF, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|pause_irq~0\, DE1_SoC_inst|jtag_uart_0|pause_irq~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|pause_irq\, DE1_SoC_inst|jtag_uart_0|pause_irq, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|av_readdata[8]~0\, DE1_SoC_inst|jtag_uart_0|av_readdata[8]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~8\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~12\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~12, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~13\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[70]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[70], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~29\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~29, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][43], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][9], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|ShiftLeft0~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|ShiftLeft0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|always9~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|always9~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[7]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~8\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[0]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[1]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[2]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[3]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[4]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[5]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[6]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[7]\, DE1_SoC_inst|jtag_uart_0|DE1_SoC_jtag_uart_0_alt_jtag_atlantic|wdata[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, DE1_SoC_inst|jtag_uart_0|the_DE1_SoC_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~7\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~9\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~10\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[77]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[77], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Decoder0~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Decoder0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add0~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|count~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|count~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|count[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|count[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add0~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|count[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|count[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~feeder\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|always10~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|always10~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[6]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~5\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~6\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~6\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~7\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Mux6~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Mux6~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_top, 1
instance = comp, \KEY_N[0]~input\, KEY_N[0]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add0~1\, DE1_SoC_inst|blinker_0|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|speed[2]~3\, DE1_SoC_inst|blinker_0|speed[2]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|speed[2]\, DE1_SoC_inst|blinker_0|speed[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add0~2\, DE1_SoC_inst|blinker_0|Add0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Mux5~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Mux5~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|speed~4\, DE1_SoC_inst|blinker_0|speed~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|speed[3]\, DE1_SoC_inst|blinker_0|speed[3], DE1_SoC_top, 1
instance = comp, \KEY_N[1]~input\, KEY_N[1]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|speed~0\, DE1_SoC_inst|blinker_0|speed~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add0~0\, DE1_SoC_inst|blinker_0|Add0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|speed[1]~2\, DE1_SoC_inst|blinker_0|speed[1]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|speed[1]\, DE1_SoC_inst|blinker_0|speed[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|readdata[5]~4\, DE1_SoC_inst|blinker_0|readdata[5]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[5]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[5]~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[5]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~5\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[5]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[5]~22\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[5]~22, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~5\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[5]~23\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[5]~23, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[1][5]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[1][5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~3\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~6\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~7\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[72]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[72], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[77]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[77], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[79]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[79], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[70]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[70], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[71]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[71], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~8\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[73]~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[73]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[73]~1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[73]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[73]~2\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[73]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~53\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~53, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload~5\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|always0~0\, DE1_SoC_inst|displays_ctrl|always0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|data_out[5]\, DE1_SoC_inst|displays_ctrl|data_out[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|readdata[5]~5\, DE1_SoC_inst|displays_ctrl|readdata[5]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|av_readdata_pre[5]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|av_readdata_pre[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem~5\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|always0~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|always0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[0][5]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[0][5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[5]~24\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[5]~24, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[5]~25\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[5]~25, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[5]~26\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[5]~26, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Mux8~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Mux8~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_top, 1
instance = comp, \KEY_N[3]~input\, KEY_N[3]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|mode~0\, DE1_SoC_inst|blinker_0|mode~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|mode\, DE1_SoC_inst|blinker_0|mode, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|leds~6\, DE1_SoC_inst|blinker_0|leds~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|readdata[4]~3\, DE1_SoC_inst|blinker_0|readdata[4]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[4]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~4\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[4]~4\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[4]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~4\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[4]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[4]~18\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[4]~18, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload~4\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|data_out[4]\, DE1_SoC_inst|displays_ctrl|data_out[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|readdata[4]~4\, DE1_SoC_inst|displays_ctrl|readdata[4]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|av_readdata_pre[4]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|av_readdata_pre[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[1][4]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[1][4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem~4\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[0][4]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[0][4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[4]~19\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[4]~19, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~4\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[4]~20\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[4]~20, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[4]~21\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[4]~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Decoder0~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Decoder0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Decoder0~4\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Decoder0~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|address_reg[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|address_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Mux7~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Mux7~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|running~0\, DE1_SoC_inst|blinker_0|running~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|running\, DE1_SoC_inst|blinker_0|running, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[0]\, DE1_SoC_inst|blinker_0|count[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~73\, DE1_SoC_inst|blinker_0|Add3~73, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[1]\, DE1_SoC_inst|blinker_0|count[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~77\, DE1_SoC_inst|blinker_0|Add3~77, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[2]\, DE1_SoC_inst|blinker_0|count[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~81\, DE1_SoC_inst|blinker_0|Add3~81, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[3]\, DE1_SoC_inst|blinker_0|count[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~85\, DE1_SoC_inst|blinker_0|Add3~85, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[4]\, DE1_SoC_inst|blinker_0|count[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~89\, DE1_SoC_inst|blinker_0|Add3~89, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[5]\, DE1_SoC_inst|blinker_0|count[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~93\, DE1_SoC_inst|blinker_0|Add3~93, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[6]\, DE1_SoC_inst|blinker_0|count[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~25\, DE1_SoC_inst|blinker_0|Add3~25, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[7]\, DE1_SoC_inst|blinker_0|count[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~29\, DE1_SoC_inst|blinker_0|Add3~29, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[8]\, DE1_SoC_inst|blinker_0|count[8], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~21\, DE1_SoC_inst|blinker_0|Add3~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[9]\, DE1_SoC_inst|blinker_0|count[9], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~65\, DE1_SoC_inst|blinker_0|Add3~65, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[10]\, DE1_SoC_inst|blinker_0|count[10], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~17\, DE1_SoC_inst|blinker_0|Add3~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[11]\, DE1_SoC_inst|blinker_0|count[11], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~13\, DE1_SoC_inst|blinker_0|Add3~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[12]\, DE1_SoC_inst|blinker_0|count[12], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~9\, DE1_SoC_inst|blinker_0|Add3~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[13]\, DE1_SoC_inst|blinker_0|count[13], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~5\, DE1_SoC_inst|blinker_0|Add3~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[14]\, DE1_SoC_inst|blinker_0|count[14], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~1\, DE1_SoC_inst|blinker_0|Add3~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[15]\, DE1_SoC_inst|blinker_0|count[15], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Equal2~0\, DE1_SoC_inst|blinker_0|Equal2~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~45\, DE1_SoC_inst|blinker_0|Add3~45, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[16]\, DE1_SoC_inst|blinker_0|count[16], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~41\, DE1_SoC_inst|blinker_0|Add3~41, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[17]\, DE1_SoC_inst|blinker_0|count[17], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~37\, DE1_SoC_inst|blinker_0|Add3~37, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[18]\, DE1_SoC_inst|blinker_0|count[18], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~33\, DE1_SoC_inst|blinker_0|Add3~33, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[19]\, DE1_SoC_inst|blinker_0|count[19], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Equal2~1\, DE1_SoC_inst|blinker_0|Equal2~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Equal2~3\, DE1_SoC_inst|blinker_0|Equal2~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add4~2\, DE1_SoC_inst|blinker_0|Add4~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~61\, DE1_SoC_inst|blinker_0|Add3~61, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count~3\, DE1_SoC_inst|blinker_0|count~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[20]\, DE1_SoC_inst|blinker_0|count[20], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~57\, DE1_SoC_inst|blinker_0|Add3~57, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count~2\, DE1_SoC_inst|blinker_0|count~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[21]\, DE1_SoC_inst|blinker_0|count[21], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add4~1\, DE1_SoC_inst|blinker_0|Add4~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~53\, DE1_SoC_inst|blinker_0|Add3~53, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count~1\, DE1_SoC_inst|blinker_0|count~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[22]\, DE1_SoC_inst|blinker_0|count[22], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add3~49\, DE1_SoC_inst|blinker_0|Add3~49, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Add4~0\, DE1_SoC_inst|blinker_0|Add4~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count~0\, DE1_SoC_inst|blinker_0|count~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|count[23]\, DE1_SoC_inst|blinker_0|count[23], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Equal2~2\, DE1_SoC_inst|blinker_0|Equal2~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Equal2~4\, DE1_SoC_inst|blinker_0|Equal2~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|position[3]~1\, DE1_SoC_inst|blinker_0|position[3]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|position[0]\, DE1_SoC_inst|blinker_0|position[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|position~3\, DE1_SoC_inst|blinker_0|position~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|position[1]\, DE1_SoC_inst|blinker_0|position[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|position[2]~DUPLICATE\, DE1_SoC_inst|blinker_0|position[2]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \SW[3]~input\, SW[3]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|readdata[3]~7\, DE1_SoC_inst|blinker_0|readdata[3]~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[3]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[3]~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[3]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~3\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[3]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[3]~13\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[3]~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~3\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[3]~14\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[3]~14, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[1][3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[1][3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload~3\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|data_out[3]\, DE1_SoC_inst|displays_ctrl|data_out[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|readdata[3]~3\, DE1_SoC_inst|displays_ctrl|readdata[3]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|av_readdata_pre[3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|av_readdata_pre[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem~3\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[0][3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[0][3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[3]~15\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[3]~15, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[3]~16\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[3]~16, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[3]~17\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[3]~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[79]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[79], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]~feeder\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][86], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~14\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~14, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][86], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][84], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~13\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][84], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|LessThan15~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|LessThan15~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[2]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[2]~8\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[2]~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload~2\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|data_out[2]\, DE1_SoC_inst|displays_ctrl|data_out[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|readdata[2]~2\, DE1_SoC_inst|displays_ctrl|readdata[2]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|av_readdata_pre[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|av_readdata_pre[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[1][2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[1][2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[0][2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[0][2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[2]~10\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[2]~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~2\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[2]~9\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[2]~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[2]~11\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[2]~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[2]~12\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[2]~12, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|p1_ready~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|p1_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem_used[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[1][1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|Mux6~0\, DE1_SoC_inst|blinker_0|Mux6~0, DE1_SoC_top, 1
instance = comp, \SW[1]~input\, SW[1]~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|readdata[1]~1\, DE1_SoC_inst|blinker_0|readdata[1]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_readdata_pre[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem[0][1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[1]~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|out_data[1]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[1]~4\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[1]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|jtag_uart_0|ien_AE~DUPLICATE\, DE1_SoC_inst|jtag_uart_0|ien_AE~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[1][1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[1][1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload~1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|data_out[1]\, DE1_SoC_inst|displays_ctrl|data_out[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|readdata[1]~1\, DE1_SoC_inst|displays_ctrl|readdata[1]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|av_readdata_pre[1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|av_readdata_pre[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[0][1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[0][1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[1]~5\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[1]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[1]~6\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[1]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[1]~7\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[1]~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~4\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~5\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_payload~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~11\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|ShiftLeft0~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|ShiftLeft0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|data_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[0]~0\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|readdata[0]~0\, DE1_SoC_inst|displays_ctrl|readdata[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|av_readdata_pre[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|av_readdata_pre[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[1][0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[1][0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[0][0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rdata_fifo|mem[0][0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[0]~1\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[0]~2\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[0]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[0]~3\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_data[0]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[101]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][74], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~28\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~28, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][74], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[101]~11\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[101]~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[101]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[101], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[100]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[73]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[73], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~27\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~27, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][73]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][73], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[100]~10\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[100]~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[100]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[100], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src0_valid~0\, DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src0_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src0_valid~1\, DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src0_valid~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|grant[0]~1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|arb|grant[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|saved_grant[0]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|saved_grant[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~1\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][99]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[99]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux|src_data[99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~19\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~19, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][99]\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[99]~9\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[99]~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[99]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[99], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[98]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~25\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~25, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][71], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[98]~8\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[98]~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[98]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[98], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[97]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~24\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~24, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][70], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[97]~7\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[97]~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[97]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[97], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[96]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~23\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~23, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][69], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[96]~6\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[96]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[96]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[96], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[95]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~22\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~22, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][68], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[95]~5\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[95]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[95]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[95], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[94]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~21\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][67], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[94]~4\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[94]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[94]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[94], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[93]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~20\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~20, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][66], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[93]~3\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[93]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[93]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[93], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[92]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~19\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~19, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][65], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[92]~2\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[92]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[92]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[92], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[91]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~18\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~18, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][64], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[91]~1\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[91]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[91]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[91], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|Equal3~1\, DE1_SoC_inst|mm_interconnect_0|router|Equal3~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux|src1_valid~0\, DE1_SoC_inst|mm_interconnect_0|cmd_demux|src1_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|WideOr1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|WideOr1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|m0_write~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|m0_write~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|wait_latency_counter~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|wait_latency_counter~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|wait_latency_counter[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|wait_latency_counter[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|wait_latency_counter~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|wait_latency_counter~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|wait_latency_counter[1]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|wait_latency_counter[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_waitrequest_generated~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|av_waitrequest_generated~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][87], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][87], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|read~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|read~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rdata_fifo|mem_used[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|out_valid~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|out_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[90]~0\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[90]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[90]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|src_data[90], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~15\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~15, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~37\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~37, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~41\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~41, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~16\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~16, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~45\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~45, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~feeder\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~17\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~49\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~49, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~feeder\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~18\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~18, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~13\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~14\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~14, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~3\, DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~11\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~11, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[11]~12\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[11]~12, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[12]~9\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[12]~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[13]~10\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[13]~10, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~1\, DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[14]~7\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[14]~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[14]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[14], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[15]~8\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[15]~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[15]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[15], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~0\, DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~2\, DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~4\, DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~9\, DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~9, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|Equal0~2\, DE1_SoC_inst|mm_interconnect_0|router|Equal0~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src1_valid~4\, DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src1_valid~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[78]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[78], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][85], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~15\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~15, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~feeder\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]~feeder, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][85], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|always10~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|always10~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|always10~1\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|always10~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|always10~2\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_rsp_width_adapter|always10~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|sink_ready~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|sink_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[1][32], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~16\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem~16, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent_rsp_fifo|mem[0][32], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_demux_001|src0_valid~0\, DE1_SoC_inst|mm_interconnect_0|rsp_demux_001|src0_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|WideOr1\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|WideOr1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~5\, DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~5, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~6\, DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~57\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~57, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~61\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~61, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[17]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[17], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[17]~3\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[17]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[16]~2\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[16]~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~7\, DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~7, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~8\, DE1_SoC_inst|mm_interconnect_0|router|src_channel[3]~8, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux|sink_ready~1\, DE1_SoC_inst|mm_interconnect_0|cmd_demux|sink_ready~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux|WideOr0~0\, DE1_SoC_inst|mm_interconnect_0|cmd_demux|WideOr0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, DE1_SoC_inst|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|write~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|write~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem_used[1]~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|update_grant~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|update_grant~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|packet_in_progress\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|packet_in_progress, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router_001|src_channel[3]~1\, DE1_SoC_inst|mm_interconnect_0|router_001|src_channel[3]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[3]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src3_valid~0\, DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|src3_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~4\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|saved_grant[1]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|saved_grant[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[78]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[78], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[34]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[34], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[35]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[35], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[32]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[32], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[33]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_data[33], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|WideOr0~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|WideOr0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|m0_write\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|m0_write, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|read_latency_shift_reg~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|read_latency_shift_reg~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|wait_latency_counter[0]~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|wait_latency_counter[0]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|wait_latency_counter~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|wait_latency_counter~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|wait_latency_counter[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|wait_latency_counter[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|read_latency_shift_reg~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|read_latency_shift_reg~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|read_latency_shift_reg[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_translator|read_latency_shift_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_demux_003|src1_valid~0\, DE1_SoC_inst|mm_interconnect_0|rsp_demux_003|src1_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][115]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~6\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][115]\, DE1_SoC_inst|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~2\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~1\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload[0]~3\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload[0]~3, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload[0]\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|Equal3~0\, DE1_SoC_inst|mm_interconnect_0|router|Equal3~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|saved_grant[1]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|saved_grant[1], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[32]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[32], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[33]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[33], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[34]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[34], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[35]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_001|src_data[35], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Mux0~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_cmd_width_adapter|Mux0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|m0_read~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|m0_read~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|read_latency_shift_reg~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|read_latency_shift_reg~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|comb~0\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|comb~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4\, DE1_SoC_inst|mm_interconnect_0|blinker_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~0\, DE1_SoC_inst|mm_interconnect_0|rsp_mux_001|src_payload~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|rsp_mux|WideOr1\, DE1_SoC_inst|mm_interconnect_0|rsp_mux|WideOr1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[16]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[16], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|Equal0~0\, DE1_SoC_inst|mm_interconnect_0|router|Equal0~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router|Equal0~1\, DE1_SoC_inst|mm_interconnect_0|router|Equal0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[3]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[3], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router_001|Equal1~1\, DE1_SoC_inst|mm_interconnect_0|router_001|Equal1~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|router_001|src_channel[3]~0\, DE1_SoC_inst|mm_interconnect_0|router_001|src_channel[3]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_valid~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|cp_ready~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|cp_ready~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|cp_ready~2\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_agent|cp_ready~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|sink_ready~0\, DE1_SoC_inst|mm_interconnect_0|cmd_demux_001|sink_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[18]\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[18], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[18]~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[18]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[3]~0\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[3]~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[3]~1\, DE1_SoC_inst|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[3]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|saved_grant[0]\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|saved_grant[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload~0\, DE1_SoC_inst|mm_interconnect_0|cmd_mux_003|src_payload~0, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, DE1_SoC_inst|mm_interconnect_0|displays_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|displays_ctrl|data_out[0]\, DE1_SoC_inst|displays_ctrl|data_out[0], DE1_SoC_top, 1
instance = comp, \displays_test|segments~0\, displays_test|segments~0, DE1_SoC_top, 1
instance = comp, \displays_test|Add0~45\, displays_test|Add0~45, DE1_SoC_top, 1
instance = comp, \displays_test|counter[0]\, displays_test|counter[0], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~77\, displays_test|Add0~77, DE1_SoC_top, 1
instance = comp, \displays_test|counter[1]\, displays_test|counter[1], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~81\, displays_test|Add0~81, DE1_SoC_top, 1
instance = comp, \displays_test|counter[2]\, displays_test|counter[2], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~85\, displays_test|Add0~85, DE1_SoC_top, 1
instance = comp, \displays_test|counter[3]\, displays_test|counter[3], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~49\, displays_test|Add0~49, DE1_SoC_top, 1
instance = comp, \displays_test|counter[4]\, displays_test|counter[4], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~53\, displays_test|Add0~53, DE1_SoC_top, 1
instance = comp, \displays_test|counter[5]\, displays_test|counter[5], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~25\, displays_test|Add0~25, DE1_SoC_top, 1
instance = comp, \displays_test|counter[6]\, displays_test|counter[6], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~29\, displays_test|Add0~29, DE1_SoC_top, 1
instance = comp, \displays_test|counter[7]\, displays_test|counter[7], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~33\, displays_test|Add0~33, DE1_SoC_top, 1
instance = comp, \displays_test|counter[8]\, displays_test|counter[8], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~37\, displays_test|Add0~37, DE1_SoC_top, 1
instance = comp, \displays_test|counter[9]\, displays_test|counter[9], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~41\, displays_test|Add0~41, DE1_SoC_top, 1
instance = comp, \displays_test|counter[10]\, displays_test|counter[10], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~1\, displays_test|Add0~1, DE1_SoC_top, 1
instance = comp, \displays_test|counter[11]\, displays_test|counter[11], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~61\, displays_test|Add0~61, DE1_SoC_top, 1
instance = comp, \displays_test|counter[12]~DUPLICATE\, displays_test|counter[12]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \displays_test|Add0~5\, displays_test|Add0~5, DE1_SoC_top, 1
instance = comp, \displays_test|counter[13]\, displays_test|counter[13], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~73\, displays_test|Add0~73, DE1_SoC_top, 1
instance = comp, \displays_test|counter[14]\, displays_test|counter[14], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~69\, displays_test|Add0~69, DE1_SoC_top, 1
instance = comp, \displays_test|counter[15]\, displays_test|counter[15], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~65\, displays_test|Add0~65, DE1_SoC_top, 1
instance = comp, \displays_test|counter[16]\, displays_test|counter[16], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~89\, displays_test|Add0~89, DE1_SoC_top, 1
instance = comp, \displays_test|counter[17]\, displays_test|counter[17], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~57\, displays_test|Add0~57, DE1_SoC_top, 1
instance = comp, \displays_test|counter[18]\, displays_test|counter[18], DE1_SoC_top, 1
instance = comp, \displays_test|counter[12]\, displays_test|counter[12], DE1_SoC_top, 1
instance = comp, \displays_test|Equal0~2\, displays_test|Equal0~2, DE1_SoC_top, 1
instance = comp, \displays_test|Equal0~3\, displays_test|Equal0~3, DE1_SoC_top, 1
instance = comp, \displays_test|Equal0~4\, displays_test|Equal0~4, DE1_SoC_top, 1
instance = comp, \displays_test|Add0~21\, displays_test|Add0~21, DE1_SoC_top, 1
instance = comp, \displays_test|counter[19]~DUPLICATE\, displays_test|counter[19]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \displays_test|Add0~17\, displays_test|Add0~17, DE1_SoC_top, 1
instance = comp, \displays_test|counter[20]\, displays_test|counter[20], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~13\, displays_test|Add0~13, DE1_SoC_top, 1
instance = comp, \displays_test|counter[21]\, displays_test|counter[21], DE1_SoC_top, 1
instance = comp, \displays_test|Add0~9\, displays_test|Add0~9, DE1_SoC_top, 1
instance = comp, \displays_test|counter[22]\, displays_test|counter[22], DE1_SoC_top, 1
instance = comp, \displays_test|counter[19]\, displays_test|counter[19], DE1_SoC_top, 1
instance = comp, \displays_test|Equal0~0\, displays_test|Equal0~0, DE1_SoC_top, 1
instance = comp, \displays_test|Equal0~1\, displays_test|Equal0~1, DE1_SoC_top, 1
instance = comp, \displays_test|Equal0~5\, displays_test|Equal0~5, DE1_SoC_top, 1
instance = comp, \displays_test|segments[2]~DUPLICATE\, displays_test|segments[2]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \displays_test|segments~1\, displays_test|segments~1, DE1_SoC_top, 1
instance = comp, \displays_test|segments[3]~DUPLICATE\, displays_test|segments[3]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \displays_test|segments[3]\, displays_test|segments[3], DE1_SoC_top, 1
instance = comp, \displays_test|segments~2\, displays_test|segments~2, DE1_SoC_top, 1
instance = comp, \displays_test|segments[4]\, displays_test|segments[4], DE1_SoC_top, 1
instance = comp, \displays_test|segments~3\, displays_test|segments~3, DE1_SoC_top, 1
instance = comp, \displays_test|segments[5]\, displays_test|segments[5], DE1_SoC_top, 1
instance = comp, \displays_test|segments~4\, displays_test|segments~4, DE1_SoC_top, 1
instance = comp, \displays_test|segments[6]\, displays_test|segments[6], DE1_SoC_top, 1
instance = comp, \displays_test|segments[2]\, displays_test|segments[2], DE1_SoC_top, 1
instance = comp, \displays_test|Equal1~0\, displays_test|Equal1~0, DE1_SoC_top, 1
instance = comp, \displays_test|segments[1]\, displays_test|segments[1], DE1_SoC_top, 1
instance = comp, \displays_test|process_2~0\, displays_test|process_2~0, DE1_SoC_top, 1
instance = comp, \displays_test|num_disp[0]\, displays_test|num_disp[0], DE1_SoC_top, 1
instance = comp, \displays_test|num_disp[0]~2\, displays_test|num_disp[0]~2, DE1_SoC_top, 1
instance = comp, \displays_test|num_disp[0]~DUPLICATE\, displays_test|num_disp[0]~DUPLICATE, DE1_SoC_top, 1
instance = comp, \displays_test|num_disp~1\, displays_test|num_disp~1, DE1_SoC_top, 1
instance = comp, \displays_test|num_disp[1]\, displays_test|num_disp[1], DE1_SoC_top, 1
instance = comp, \displays_test|num_disp~0\, displays_test|num_disp~0, DE1_SoC_top, 1
instance = comp, \displays_test|num_disp[2]\, displays_test|num_disp[2], DE1_SoC_top, 1
instance = comp, \displays_test|disp0[1]~0\, displays_test|disp0[1]~0, DE1_SoC_top, 1
instance = comp, \displays_test|disp0[2]~1\, displays_test|disp0[2]~1, DE1_SoC_top, 1
instance = comp, \displays_test|disp0[3]~2\, displays_test|disp0[3]~2, DE1_SoC_top, 1
instance = comp, \displays_test|disp0[4]~3\, displays_test|disp0[4]~3, DE1_SoC_top, 1
instance = comp, \displays_test|disp0[5]~4\, displays_test|disp0[5]~4, DE1_SoC_top, 1
instance = comp, \displays_test|disp0[6]~5\, displays_test|disp0[6]~5, DE1_SoC_top, 1
instance = comp, \displays_test|disp1[0]~0\, displays_test|disp1[0]~0, DE1_SoC_top, 1
instance = comp, \displays_test|disp1[1]~1\, displays_test|disp1[1]~1, DE1_SoC_top, 1
instance = comp, \displays_test|disp1[2]~2\, displays_test|disp1[2]~2, DE1_SoC_top, 1
instance = comp, \displays_test|disp1[3]~3\, displays_test|disp1[3]~3, DE1_SoC_top, 1
instance = comp, \displays_test|disp1[4]~4\, displays_test|disp1[4]~4, DE1_SoC_top, 1
instance = comp, \displays_test|disp1[5]~5\, displays_test|disp1[5]~5, DE1_SoC_top, 1
instance = comp, \displays_test|disp1[6]~6\, displays_test|disp1[6]~6, DE1_SoC_top, 1
instance = comp, \displays_test|disp2[1]~0\, displays_test|disp2[1]~0, DE1_SoC_top, 1
instance = comp, \displays_test|disp2[1]~1\, displays_test|disp2[1]~1, DE1_SoC_top, 1
instance = comp, \displays_test|disp2[2]~2\, displays_test|disp2[2]~2, DE1_SoC_top, 1
instance = comp, \displays_test|disp2[3]~3\, displays_test|disp2[3]~3, DE1_SoC_top, 1
instance = comp, \displays_test|disp2[4]~4\, displays_test|disp2[4]~4, DE1_SoC_top, 1
instance = comp, \displays_test|disp2[5]~5\, displays_test|disp2[5]~5, DE1_SoC_top, 1
instance = comp, \displays_test|disp2[6]~6\, displays_test|disp2[6]~6, DE1_SoC_top, 1
instance = comp, \displays_test|disp3[0]~0\, displays_test|disp3[0]~0, DE1_SoC_top, 1
instance = comp, \displays_test|disp3[1]~1\, displays_test|disp3[1]~1, DE1_SoC_top, 1
instance = comp, \displays_test|disp3[2]~2\, displays_test|disp3[2]~2, DE1_SoC_top, 1
instance = comp, \displays_test|disp3[3]~3\, displays_test|disp3[3]~3, DE1_SoC_top, 1
instance = comp, \displays_test|disp3[4]~4\, displays_test|disp3[4]~4, DE1_SoC_top, 1
instance = comp, \displays_test|disp3[5]~5\, displays_test|disp3[5]~5, DE1_SoC_top, 1
instance = comp, \displays_test|disp3[6]~6\, displays_test|disp3[6]~6, DE1_SoC_top, 1
instance = comp, \displays_test|disp4[0]~0\, displays_test|disp4[0]~0, DE1_SoC_top, 1
instance = comp, \displays_test|disp4[1]~1\, displays_test|disp4[1]~1, DE1_SoC_top, 1
instance = comp, \displays_test|disp4[2]~2\, displays_test|disp4[2]~2, DE1_SoC_top, 1
instance = comp, \displays_test|disp4[3]~3\, displays_test|disp4[3]~3, DE1_SoC_top, 1
instance = comp, \displays_test|disp4[4]~4\, displays_test|disp4[4]~4, DE1_SoC_top, 1
instance = comp, \displays_test|disp4[5]~5\, displays_test|disp4[5]~5, DE1_SoC_top, 1
instance = comp, \displays_test|disp4[6]~6\, displays_test|disp4[6]~6, DE1_SoC_top, 1
instance = comp, \displays_test|disp5[0]~0\, displays_test|disp5[0]~0, DE1_SoC_top, 1
instance = comp, \displays_test|disp5[1]~1\, displays_test|disp5[1]~1, DE1_SoC_top, 1
instance = comp, \displays_test|disp5[2]~2\, displays_test|disp5[2]~2, DE1_SoC_top, 1
instance = comp, \displays_test|disp5[3]~3\, displays_test|disp5[3]~3, DE1_SoC_top, 1
instance = comp, \displays_test|disp5[4]~4\, displays_test|disp5[4]~4, DE1_SoC_top, 1
instance = comp, \displays_test|disp5[5]~5\, displays_test|disp5[5]~5, DE1_SoC_top, 1
instance = comp, \displays_test|disp5[6]~6\, displays_test|disp5[6]~6, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|leds~1\, DE1_SoC_inst|blinker_0|leds~1, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|blinker_0|leds~2\, DE1_SoC_inst|blinker_0|leds~2, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out\, DE1_SoC_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, DE1_SoC_top, 1
instance = comp, \HPS_UART_RX~input\, HPS_UART_RX~input, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|hps_io|border|uart0_inst\, DE1_SoC_inst|hps_0|hps_io|border|uart0_inst, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|fpga_interfaces|debug_apb\, DE1_SoC_inst|hps_0|fpga_interfaces|debug_apb, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|fpga_interfaces|tpiu\, DE1_SoC_inst|hps_0|fpga_interfaces|tpiu, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|fpga_interfaces|boot_from_fpga\, DE1_SoC_inst|hps_0|fpga_interfaces|boot_from_fpga, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|fpga_interfaces|fpga2hps\, DE1_SoC_inst|hps_0|fpga_interfaces|fpga2hps, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|fpga_interfaces|hps2fpga\, DE1_SoC_inst|hps_0|fpga_interfaces|hps2fpga, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|fpga_interfaces|f2sdram\, DE1_SoC_inst|hps_0|fpga_interfaces|f2sdram, DE1_SoC_top, 1
instance = comp, \DE1_SoC_inst|hps_0|fpga_interfaces|interrupts\, DE1_SoC_inst|hps_0|fpga_interfaces|interrupts, DE1_SoC_top, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, DE1_SoC_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, DE1_SoC_top, 1
instance = comp, \SW[8]~input\, SW[8]~input, DE1_SoC_top, 1
instance = comp, \SW[9]~input\, SW[9]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, DE1_SoC_top, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, DE1_SoC_top, 1
instance = comp, \HPS_SPIM_SS~input\, HPS_SPIM_SS~input, DE1_SoC_top, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, DE1_SoC_top, 1
