{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462134853768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462134853775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:34:13 2016 " "Processing started: Sun May 01 14:34:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462134853775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462134853775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462134853775 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462134855451 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu.v(26) " "Verilog HDL Event Control warning at cpu.v(26): Event Control contains a complex event expression" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 26 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1462134855864 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.v 3 3 " "Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462134855869 ""} { "Info" "ISGN_ENTITY_NAME" "2 setOpCodeDisplay " "Found entity 2: setOpCodeDisplay" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462134855869 ""} { "Info" "ISGN_ENTITY_NAME" "3 setBytes " "Found entity 3: setBytes" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462134855869 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1462134855869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462134855880 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bytes cpu.v(8) " "Verilog HDL or VHDL warning at cpu.v(8): object \"bytes\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462134855884 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registerID cpu.v(18) " "Verilog HDL or VHDL warning at cpu.v(18): object \"registerID\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462134855885 "|cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.v(27) " "Verilog HDL Case Statement information at cpu.v(27): all case item expressions in this case statement are onehot" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 27 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1462134855888 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setOpCodeDisplay setOpCodeDisplay:op1 " "Elaborating entity \"setOpCodeDisplay\" for hierarchy \"setOpCodeDisplay:op1\"" {  } { { "cpu.v" "op1" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462134855966 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds3\[7\] VCC " "Pin \"leds3\[7\]\" is stuck at VCC" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds2\[7\] GND " "Pin \"leds2\[7\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds2\[6\] GND " "Pin \"leds2\[6\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds2\[3\] GND " "Pin \"leds2\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds2\[1\] GND " "Pin \"leds2\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds1\[6\] VCC " "Pin \"leds1\[6\]\" is stuck at VCC" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds1\[5\] GND " "Pin \"leds1\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds1\[4\] GND " "Pin \"leds1\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds1\[3\] GND " "Pin \"leds1\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds1\[1\] VCC " "Pin \"leds1\[1\]\" is stuck at VCC" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds0\[7\] GND " "Pin \"leds0\[7\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds0\[5\] GND " "Pin \"leds0\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds0\[4\] GND " "Pin \"leds0\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds0\[3\] GND " "Pin \"leds0\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds0\[1\] VCC " "Pin \"leds0\[1\]\" is stuck at VCC" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462134858087 "|cpu|leds0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462134858087 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462134858595 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462134859072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462134859740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462134859740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462134859954 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462134859954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462134859954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462134859954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462134860076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 14:34:20 2016 " "Processing ended: Sun May 01 14:34:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462134860076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462134860076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462134860076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462134860076 ""}
