============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 10 2024  02:29:42 pm
  Module:                 single_port_ram
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-4417 ps) Late External Delay Assertion at pin data_pad[0]
          Group: I2O
     Startpoint: (R) data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[0]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6436                  
             Slack:=   -4417                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_120 
  output_delay             3931            RAM_Constraints.sdc_line_139 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[0]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: VIOLATED (-4417 ps) Late External Delay Assertion at pin data_pad[1]
          Group: I2O
     Startpoint: (R) data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[1]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6436                  
             Slack:=   -4417                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_119 
  output_delay             3931            RAM_Constraints.sdc_line_138 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[1]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 3: VIOLATED (-4417 ps) Late External Delay Assertion at pin data_pad[2]
          Group: I2O
     Startpoint: (R) data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[2]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6436                  
             Slack:=   -4417                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_118 
  output_delay             3931            RAM_Constraints.sdc_line_137 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[2]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 4: VIOLATED (-4417 ps) Late External Delay Assertion at pin data_pad[3]
          Group: I2O
     Startpoint: (R) data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[3]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6436                  
             Slack:=   -4417                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_117 
  output_delay             3931            RAM_Constraints.sdc_line_136 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[3]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 5: VIOLATED (-4417 ps) Late External Delay Assertion at pin data_pad[4]
          Group: I2O
     Startpoint: (R) data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[4]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6436                  
             Slack:=   -4417                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_116 
  output_delay             3931            RAM_Constraints.sdc_line_135 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[4]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 6: VIOLATED (-4417 ps) Late External Delay Assertion at pin data_pad[5]
          Group: I2O
     Startpoint: (R) data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[5]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6436                  
             Slack:=   -4417                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_115 
  output_delay             3931            RAM_Constraints.sdc_line_134 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[5]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 7: VIOLATED (-4417 ps) Late External Delay Assertion at pin data_pad[6]
          Group: I2O
     Startpoint: (R) data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[6]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6436                  
             Slack:=   -4417                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_114 
  output_delay             3931            RAM_Constraints.sdc_line_133 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[6]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 8: VIOLATED (-4417 ps) Late External Delay Assertion at pin data_pad[7]
          Group: I2O
     Startpoint: (R) data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[7]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6436                  
             Slack:=   -4417                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_113 
  output_delay             3931            RAM_Constraints.sdc_line_132 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[7]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 9: MET (3027 ps) Setup Check with Pin ram_1/tempMem_reg[7]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3210                  
             Slack:=    3027                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[0]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN           (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g978/z           (u)     in_1->z  F     unmapped_complex3      4   20.4     0   283    9875    (-,-) 
  ram_1/g947/z           (u)     in_0->z  F     unmapped_or2           8   40.8     0   319   10194    (-,-) 
  ram_1/g889/z           (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10319    (-,-) 
  ram_1/g890/z           (u)     in_15->z R     unmapped_nand16        1    5.3     0   516   10835    (-,-) 
  ram_1/g764/z           (u)     in_1->z  R     unmapped_complex2      1    5.3     0   125   10960    (-,-) 
  ram_1/tempMem_reg[7]/d -       -        R     unmapped_d_flop        1      -     -     0   10960    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (3027 ps) Setup Check with Pin ram_1/tempMem_reg[6]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3210                  
             Slack:=    3027                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[0]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN           (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g978/z           (u)     in_1->z  F     unmapped_complex3      4   20.4     0   283    9875    (-,-) 
  ram_1/g947/z           (u)     in_0->z  F     unmapped_or2           8   40.8     0   319   10194    (-,-) 
  ram_1/g780/z           (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10319    (-,-) 
  ram_1/g781/z           (u)     in_15->z R     unmapped_nand16        1    5.3     0   516   10835    (-,-) 
  ram_1/g760/z           (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10960    (-,-) 
  ram_1/tempMem_reg[6]/d -       -        R     unmapped_d_flop        1      -     -     0   10960    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (3027 ps) Setup Check with Pin ram_1/tempMem_reg[5]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3210                  
             Slack:=    3027                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[0]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN           (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g978/z           (u)     in_1->z  F     unmapped_complex3      4   20.4     0   283    9875    (-,-) 
  ram_1/g947/z           (u)     in_0->z  F     unmapped_or2           8   40.8     0   319   10194    (-,-) 
  ram_1/g870/z           (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10319    (-,-) 
  ram_1/g871/z           (u)     in_15->z R     unmapped_nand16        1    5.3     0   516   10835    (-,-) 
  ram_1/g763/z           (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10960    (-,-) 
  ram_1/tempMem_reg[5]/d -       -        R     unmapped_d_flop        1      -     -     0   10960    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (3027 ps) Setup Check with Pin ram_1/tempMem_reg[4]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3210                  
             Slack:=    3027                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[0]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN           (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g978/z           (u)     in_1->z  F     unmapped_complex3      4   20.4     0   283    9875    (-,-) 
  ram_1/g947/z           (u)     in_0->z  F     unmapped_or2           8   40.8     0   319   10194    (-,-) 
  ram_1/g852/z           (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10319    (-,-) 
  ram_1/g853/z           (u)     in_15->z R     unmapped_nand16        1    5.3     0   516   10835    (-,-) 
  ram_1/g758/z           (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10960    (-,-) 
  ram_1/tempMem_reg[4]/d -       -        R     unmapped_d_flop        1      -     -     0   10960    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (3027 ps) Setup Check with Pin ram_1/tempMem_reg[3]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3210                  
             Slack:=    3027                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[0]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN           (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g978/z           (u)     in_1->z  F     unmapped_complex3      4   20.4     0   283    9875    (-,-) 
  ram_1/g947/z           (u)     in_0->z  F     unmapped_or2           8   40.8     0   319   10194    (-,-) 
  ram_1/g834/z           (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10319    (-,-) 
  ram_1/g835/z           (u)     in_15->z R     unmapped_nand16        1    5.3     0   516   10835    (-,-) 
  ram_1/g761/z           (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10960    (-,-) 
  ram_1/tempMem_reg[3]/d -       -        R     unmapped_d_flop        1      -     -     0   10960    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (3027 ps) Setup Check with Pin ram_1/tempMem_reg[2]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3210                  
             Slack:=    3027                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[0]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN           (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g978/z           (u)     in_1->z  F     unmapped_complex3      4   20.4     0   283    9875    (-,-) 
  ram_1/g947/z           (u)     in_0->z  F     unmapped_or2           8   40.8     0   319   10194    (-,-) 
  ram_1/g816/z           (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10319    (-,-) 
  ram_1/g817/z           (u)     in_15->z R     unmapped_nand16        1    5.3     0   516   10835    (-,-) 
  ram_1/g757/z           (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10960    (-,-) 
  ram_1/tempMem_reg[2]/d -       -        R     unmapped_d_flop        1      -     -     0   10960    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (3027 ps) Setup Check with Pin ram_1/tempMem_reg[1]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3210                  
             Slack:=    3027                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[0]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN           (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g978/z           (u)     in_1->z  F     unmapped_complex3      4   20.4     0   283    9875    (-,-) 
  ram_1/g947/z           (u)     in_0->z  F     unmapped_or2           8   40.8     0   319   10194    (-,-) 
  ram_1/g798/z           (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10319    (-,-) 
  ram_1/g799/z           (u)     in_15->z R     unmapped_nand16        1    5.3     0   516   10835    (-,-) 
  ram_1/g762/z           (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10960    (-,-) 
  ram_1/tempMem_reg[1]/d -       -        R     unmapped_d_flop        1      -     -     0   10960    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (3027 ps) Setup Check with Pin ram_1/tempMem_reg[0]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3210                  
             Slack:=    3027                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[0]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN           (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g978/z           (u)     in_1->z  F     unmapped_complex3      4   20.4     0   283    9875    (-,-) 
  ram_1/g947/z           (u)     in_0->z  F     unmapped_or2           8   40.8     0   319   10194    (-,-) 
  ram_1/g907/z           (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10319    (-,-) 
  ram_1/g908/z           (u)     in_15->z R     unmapped_nand16        1    5.3     0   516   10835    (-,-) 
  ram_1/g759/z           (u)     in_1->z  R     unmapped_complex2      1    5.3     0   125   10960    (-,-) 
  ram_1/tempMem_reg[0]/d -       -        R     unmapped_d_flop        1      -     -     0   10960    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[15][7]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                          (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)            1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01              20  102.0   717  1842    9592    (-,-) 
  ram_1/g981/z              (u)     in_3->z  R     unmapped_nand4       1    5.3     0   275    9866    (-,-) 
  ram_1/g1001/z             (u)     in_0->z  F     unmapped_nor2        8   81.6     0   390   10256    (-,-) 
  ram_1/mem_reg[15][7]/sena -       -        F     unmapped_d_flop      8      -     -     0   10256    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[15][6]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                          (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)            1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01              20  102.0   717  1842    9592    (-,-) 
  ram_1/g981/z              (u)     in_3->z  R     unmapped_nand4       1    5.3     0   275    9866    (-,-) 
  ram_1/g1001/z             (u)     in_0->z  F     unmapped_nor2        8   81.6     0   390   10256    (-,-) 
  ram_1/mem_reg[15][6]/sena -       -        F     unmapped_d_flop      8      -     -     0   10256    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[15][5]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                          (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)            1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01              20  102.0   717  1842    9592    (-,-) 
  ram_1/g981/z              (u)     in_3->z  R     unmapped_nand4       1    5.3     0   275    9866    (-,-) 
  ram_1/g1001/z             (u)     in_0->z  F     unmapped_nor2        8   81.6     0   390   10256    (-,-) 
  ram_1/mem_reg[15][5]/sena -       -        F     unmapped_d_flop      8      -     -     0   10256    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[15][4]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                          (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)            1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01              20  102.0   717  1842    9592    (-,-) 
  ram_1/g981/z              (u)     in_3->z  R     unmapped_nand4       1    5.3     0   275    9866    (-,-) 
  ram_1/g1001/z             (u)     in_0->z  F     unmapped_nor2        8   81.6     0   390   10256    (-,-) 
  ram_1/mem_reg[15][4]/sena -       -        F     unmapped_d_flop      8      -     -     0   10256    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[15][3]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                          (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)            1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01              20  102.0   717  1842    9592    (-,-) 
  ram_1/g981/z              (u)     in_3->z  R     unmapped_nand4       1    5.3     0   275    9866    (-,-) 
  ram_1/g1001/z             (u)     in_0->z  F     unmapped_nor2        8   81.6     0   390   10256    (-,-) 
  ram_1/mem_reg[15][3]/sena -       -        F     unmapped_d_flop      8      -     -     0   10256    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[15][2]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                          (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)            1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01              20  102.0   717  1842    9592    (-,-) 
  ram_1/g981/z              (u)     in_3->z  R     unmapped_nand4       1    5.3     0   275    9866    (-,-) 
  ram_1/g1001/z             (u)     in_0->z  F     unmapped_nor2        8   81.6     0   390   10256    (-,-) 
  ram_1/mem_reg[15][2]/sena -       -        F     unmapped_d_flop      8      -     -     0   10256    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[15][1]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                          (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)            1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01              20  102.0   717  1842    9592    (-,-) 
  ram_1/g981/z              (u)     in_3->z  R     unmapped_nand4       1    5.3     0   275    9866    (-,-) 
  ram_1/g1001/z             (u)     in_0->z  F     unmapped_nor2        8   81.6     0   390   10256    (-,-) 
  ram_1/mem_reg[15][1]/sena -       -        F     unmapped_d_flop      8      -     -     0   10256    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[15][0]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                          (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)            1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01              20  102.0   717  1842    9592    (-,-) 
  ram_1/g981/z              (u)     in_3->z  R     unmapped_nand4       1    5.3     0   275    9866    (-,-) 
  ram_1/g1001/z             (u)     in_0->z  F     unmapped_nor2        8   81.6     0   390   10256    (-,-) 
  ram_1/mem_reg[15][0]/sena -       -        F     unmapped_d_flop      8      -     -     0   10256    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[14][7]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[14][7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g960/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g1000/z             (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[14][7]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[14][6]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[14][6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g960/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g1000/z             (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[14][6]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[14][5]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[14][5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g960/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g1000/z             (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[14][5]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[14][4]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[14][4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g960/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g1000/z             (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[14][4]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[14][3]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[14][3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g960/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g1000/z             (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[14][3]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[14][2]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[14][2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g960/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g1000/z             (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[14][2]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[14][1]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[14][1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g960/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g1000/z             (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[14][1]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[14][0]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[14][0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g960/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g1000/z             (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[14][0]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[13][7]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[13][7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_105 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[1]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g961/z              (u)     in_2->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g999/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[13][7]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[13][6]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[13][6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_105 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[1]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g961/z              (u)     in_2->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g999/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[13][6]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[13][5]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[13][5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_105 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[1]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g961/z              (u)     in_2->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g999/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[13][5]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[13][4]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[13][4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_105 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[1]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g961/z              (u)     in_2->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g999/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[13][4]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[13][3]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[13][3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_105 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[1]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g961/z              (u)     in_2->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g999/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[13][3]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[13][2]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[13][2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_105 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[1]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g961/z              (u)     in_2->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g999/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[13][2]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[13][1]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[13][1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_105 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[1]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g961/z              (u)     in_2->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g999/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[13][1]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[13][0]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[13][0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_105 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[1]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g961/z              (u)     in_2->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g999/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[13][0]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[12][7]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[12][7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g962/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g998/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[12][7]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[12][6]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[12][6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g962/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g998/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[12][6]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[12][5]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[12][5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g962/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g998/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[12][5]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[12][4]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[12][4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g962/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g998/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[12][4]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[12][3]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[12][3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g962/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g998/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[12][3]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[12][2]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[12][2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g962/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g998/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[12][2]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[12][1]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[12][1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g962/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g998/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[12][1]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[12][0]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[12][0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[0]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g962/z              (u)     in_3->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g998/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[12][0]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[11][7]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[11][7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[2]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g963/z              (u)     in_1->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g997/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[11][7]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (3502 ps) Setup Check with Pin ram_1/mem_reg[11][6]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[11][6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2506                  
             Slack:=    3502                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[2]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN              (u)     PAD->CIN F     pc3d01                20  102.0   717  1842    9592    (-,-) 
  ram_1/g963/z              (u)     in_1->z  F     unmapped_complex4      1    5.1     0   275    9866    (-,-) 
  ram_1/g997/z              (u)     in_1->z  R     unmapped_nor2          8   84.8     0   390   10256    (-,-) 
  ram_1/mem_reg[11][6]/sena -       -        R     unmapped_d_flop        8      -     -     0   10256    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

