dbg_ila.v,verilog,xil_defaultlib,../../../../srio_test.srcs/sources_1/ip/dbg_ila/sim/dbg_ila.v,incdir="../../../../srio_test.srcs/sources_1/ip/dbg_ila/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
