Loading plugins phase: Elapsed time ==> 0s.134ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\ISEP6-Viviana.cyprj -d CY8C5888LTI-LP097 -s C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.220ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.033ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ISEP6-Viviana.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\ISEP6-Viviana.cyprj -dcpsoc3 ISEP6-Viviana.v -verilog
======================================================================

======================================================================
Compiling:  ISEP6-Viviana.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\ISEP6-Viviana.cyprj -dcpsoc3 ISEP6-Viviana.v -verilog
======================================================================

======================================================================
Compiling:  ISEP6-Viviana.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\ISEP6-Viviana.cyprj -dcpsoc3 -verilog ISEP6-Viviana.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Nov 27 10:03:31 2023


======================================================================
Compiling:  ISEP6-Viviana.v
Program  :   vpp
Options  :    -yv2 -q10 ISEP6-Viviana.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Nov 27 10:03:31 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ISEP6-Viviana.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ISEP6-Viviana.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\ISEP6-Viviana.cyprj -dcpsoc3 -verilog ISEP6-Viviana.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Nov 27 10:03:31 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\codegentemp\ISEP6-Viviana.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\codegentemp\ISEP6-Viviana.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ISEP6-Viviana.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\ISEP6-Viviana.cyprj -dcpsoc3 -verilog ISEP6-Viviana.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Nov 27 10:03:31 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\codegentemp\ISEP6-Viviana.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\codegentemp\ISEP6-Viviana.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_291
	Net_50
	Net_51
	Net_52
	Net_54
	Net_55
	Net_56
	Net_57
	\BasicCounter_1:MODULE_1:b_31\
	\BasicCounter_1:MODULE_1:b_30\
	\BasicCounter_1:MODULE_1:b_29\
	\BasicCounter_1:MODULE_1:b_28\
	\BasicCounter_1:MODULE_1:b_27\
	\BasicCounter_1:MODULE_1:b_26\
	\BasicCounter_1:MODULE_1:b_25\
	\BasicCounter_1:MODULE_1:b_24\
	\BasicCounter_1:MODULE_1:b_23\
	\BasicCounter_1:MODULE_1:b_22\
	\BasicCounter_1:MODULE_1:b_21\
	\BasicCounter_1:MODULE_1:b_20\
	\BasicCounter_1:MODULE_1:b_19\
	\BasicCounter_1:MODULE_1:b_18\
	\BasicCounter_1:MODULE_1:b_17\
	\BasicCounter_1:MODULE_1:b_16\
	\BasicCounter_1:MODULE_1:b_15\
	\BasicCounter_1:MODULE_1:b_14\
	\BasicCounter_1:MODULE_1:b_13\
	\BasicCounter_1:MODULE_1:b_12\
	\BasicCounter_1:MODULE_1:b_11\
	\BasicCounter_1:MODULE_1:b_10\
	\BasicCounter_1:MODULE_1:b_9\
	\BasicCounter_1:MODULE_1:b_8\
	\BasicCounter_1:MODULE_1:b_7\
	\BasicCounter_1:MODULE_1:b_6\
	\BasicCounter_1:MODULE_1:b_5\
	\BasicCounter_1:MODULE_1:b_4\
	\BasicCounter_1:MODULE_1:b_3\
	\BasicCounter_1:MODULE_1:b_2\
	\BasicCounter_1:MODULE_1:b_1\
	\BasicCounter_1:MODULE_1:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:a_31\
	\BasicCounter_1:MODULE_1:g2:a0:a_30\
	\BasicCounter_1:MODULE_1:g2:a0:a_29\
	\BasicCounter_1:MODULE_1:g2:a0:a_28\
	\BasicCounter_1:MODULE_1:g2:a0:a_27\
	\BasicCounter_1:MODULE_1:g2:a0:a_26\
	\BasicCounter_1:MODULE_1:g2:a0:a_25\
	\BasicCounter_1:MODULE_1:g2:a0:a_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_31\
	\BasicCounter_1:MODULE_1:g2:a0:b_30\
	\BasicCounter_1:MODULE_1:g2:a0:b_29\
	\BasicCounter_1:MODULE_1:g2:a0:b_28\
	\BasicCounter_1:MODULE_1:g2:a0:b_27\
	\BasicCounter_1:MODULE_1:g2:a0:b_26\
	\BasicCounter_1:MODULE_1:g2:a0:b_25\
	\BasicCounter_1:MODULE_1:g2:a0:b_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_23\
	\BasicCounter_1:MODULE_1:g2:a0:b_22\
	\BasicCounter_1:MODULE_1:g2:a0:b_21\
	\BasicCounter_1:MODULE_1:g2:a0:b_20\
	\BasicCounter_1:MODULE_1:g2:a0:b_19\
	\BasicCounter_1:MODULE_1:g2:a0:b_18\
	\BasicCounter_1:MODULE_1:g2:a0:b_17\
	\BasicCounter_1:MODULE_1:g2:a0:b_16\
	\BasicCounter_1:MODULE_1:g2:a0:b_15\
	\BasicCounter_1:MODULE_1:g2:a0:b_14\
	\BasicCounter_1:MODULE_1:g2:a0:b_13\
	\BasicCounter_1:MODULE_1:g2:a0:b_12\
	\BasicCounter_1:MODULE_1:g2:a0:b_11\
	\BasicCounter_1:MODULE_1:g2:a0:b_10\
	\BasicCounter_1:MODULE_1:g2:a0:b_9\
	\BasicCounter_1:MODULE_1:g2:a0:b_8\
	\BasicCounter_1:MODULE_1:g2:a0:b_7\
	\BasicCounter_1:MODULE_1:g2:a0:b_6\
	\BasicCounter_1:MODULE_1:g2:a0:b_5\
	\BasicCounter_1:MODULE_1:g2:a0:b_4\
	\BasicCounter_1:MODULE_1:g2:a0:b_3\
	\BasicCounter_1:MODULE_1:g2:a0:b_2\
	\BasicCounter_1:MODULE_1:g2:a0:b_1\
	\BasicCounter_1:MODULE_1:g2:a0:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:s_31\
	\BasicCounter_1:MODULE_1:g2:a0:s_30\
	\BasicCounter_1:MODULE_1:g2:a0:s_29\
	\BasicCounter_1:MODULE_1:g2:a0:s_28\
	\BasicCounter_1:MODULE_1:g2:a0:s_27\
	\BasicCounter_1:MODULE_1:g2:a0:s_26\
	\BasicCounter_1:MODULE_1:g2:a0:s_25\
	\BasicCounter_1:MODULE_1:g2:a0:s_24\
	\BasicCounter_1:MODULE_1:g2:a0:s_23\
	\BasicCounter_1:MODULE_1:g2:a0:s_22\
	\BasicCounter_1:MODULE_1:g2:a0:s_21\
	\BasicCounter_1:MODULE_1:g2:a0:s_20\
	\BasicCounter_1:MODULE_1:g2:a0:s_19\
	\BasicCounter_1:MODULE_1:g2:a0:s_18\
	\BasicCounter_1:MODULE_1:g2:a0:s_17\
	\BasicCounter_1:MODULE_1:g2:a0:s_16\
	\BasicCounter_1:MODULE_1:g2:a0:s_15\
	\BasicCounter_1:MODULE_1:g2:a0:s_14\
	\BasicCounter_1:MODULE_1:g2:a0:s_13\
	\BasicCounter_1:MODULE_1:g2:a0:s_12\
	\BasicCounter_1:MODULE_1:g2:a0:s_11\
	\BasicCounter_1:MODULE_1:g2:a0:s_10\
	\BasicCounter_1:MODULE_1:g2:a0:s_9\
	\BasicCounter_1:MODULE_1:g2:a0:s_8\
	\BasicCounter_1:MODULE_1:g2:a0:s_7\
	\BasicCounter_1:MODULE_1:g2:a0:s_6\
	\BasicCounter_1:MODULE_1:g2:a0:s_5\
	\BasicCounter_1:MODULE_1:g2:a0:s_4\
	\BasicCounter_1:MODULE_1:g2:a0:s_3\
	\BasicCounter_1:MODULE_1:g2:a0:s_2\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_372
	Net_374
	\Timer_Lectura:Net_102\
	Net_230
	\UART_Atmega:BUART:reset_sr\
	Net_308
	\UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_301
	\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_Atmega:BUART:sRX:MODULE_6:lt\
	\UART_Atmega:BUART:sRX:MODULE_6:eq\
	\UART_Atmega:BUART:sRX:MODULE_6:gt\
	\UART_Atmega:BUART:sRX:MODULE_6:gte\
	\UART_Atmega:BUART:sRX:MODULE_6:lte\

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_1_31\
	\BasicCounter_1:add_vi_vv_MODGEN_1_30\
	\BasicCounter_1:add_vi_vv_MODGEN_1_29\
	\BasicCounter_1:add_vi_vv_MODGEN_1_28\
	\BasicCounter_1:add_vi_vv_MODGEN_1_27\
	\BasicCounter_1:add_vi_vv_MODGEN_1_26\
	\BasicCounter_1:add_vi_vv_MODGEN_1_25\
	\BasicCounter_1:add_vi_vv_MODGEN_1_24\
	\BasicCounter_1:add_vi_vv_MODGEN_1_23\
	\BasicCounter_1:add_vi_vv_MODGEN_1_22\
	\BasicCounter_1:add_vi_vv_MODGEN_1_21\
	\BasicCounter_1:add_vi_vv_MODGEN_1_20\
	\BasicCounter_1:add_vi_vv_MODGEN_1_19\
	\BasicCounter_1:add_vi_vv_MODGEN_1_18\
	\BasicCounter_1:add_vi_vv_MODGEN_1_17\
	\BasicCounter_1:add_vi_vv_MODGEN_1_16\
	\BasicCounter_1:add_vi_vv_MODGEN_1_15\
	\BasicCounter_1:add_vi_vv_MODGEN_1_14\
	\BasicCounter_1:add_vi_vv_MODGEN_1_13\
	\BasicCounter_1:add_vi_vv_MODGEN_1_12\
	\BasicCounter_1:add_vi_vv_MODGEN_1_11\
	\BasicCounter_1:add_vi_vv_MODGEN_1_10\
	\BasicCounter_1:add_vi_vv_MODGEN_1_9\
	\BasicCounter_1:add_vi_vv_MODGEN_1_8\
	\BasicCounter_1:add_vi_vv_MODGEN_1_7\
	\BasicCounter_1:add_vi_vv_MODGEN_1_6\
	\BasicCounter_1:add_vi_vv_MODGEN_1_5\
	\BasicCounter_1:add_vi_vv_MODGEN_1_4\
	\BasicCounter_1:add_vi_vv_MODGEN_1_3\
	\BasicCounter_1:add_vi_vv_MODGEN_1_2\

Deleted 147 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__P_net_0
Aliasing tmpOE__Echo_1_net_0 to tmpOE__P_net_0
Aliasing tmpOE__LED_F_net_0 to tmpOE__P_net_0
Aliasing tmpOE__LED_D_net_0 to tmpOE__P_net_0
Aliasing tmpOE__Segmento_net_7 to tmpOE__P_net_0
Aliasing tmpOE__Segmento_net_6 to tmpOE__P_net_0
Aliasing tmpOE__Segmento_net_5 to tmpOE__P_net_0
Aliasing tmpOE__Segmento_net_4 to tmpOE__P_net_0
Aliasing tmpOE__Segmento_net_3 to tmpOE__P_net_0
Aliasing tmpOE__Segmento_net_2 to tmpOE__P_net_0
Aliasing tmpOE__Segmento_net_1 to tmpOE__P_net_0
Aliasing tmpOE__Segmento_net_0 to tmpOE__P_net_0
Aliasing tmpOE__S_net_0 to tmpOE__P_net_0
Aliasing tmpOE__V1_net_0 to tmpOE__P_net_0
Aliasing tmpOE__V2_net_0 to tmpOE__P_net_0
Aliasing Net_12 to zero
Aliasing \Timer_Selector:Net_260\ to zero
Aliasing \Timer_Selector:Net_102\ to tmpOE__P_net_0
Aliasing \Trigger_out:clk\ to zero
Aliasing \Trigger_out:rst\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_4\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_3\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_2\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__P_net_0
Aliasing \Contador_Estado:status_7\ to zero
Aliasing \Contador_Estado:status_6\ to zero
Aliasing \Contador_Estado:status_5\ to zero
Aliasing \Contador_Estado:status_4\ to zero
Aliasing \Contador_Estado:status_3\ to zero
Aliasing \Contador_Estado:status_2\ to zero
Aliasing \Contador_Estado:status_1\ to \BasicCounter_1:MODIN1_1\
Aliasing \Contador_Estado:status_0\ to \BasicCounter_1:MODIN1_0\
Aliasing tmpOE__Echo_4_net_0 to tmpOE__P_net_0
Aliasing tmpOE__Echo_3_net_0 to tmpOE__P_net_0
Aliasing tmpOE__Echo_2_net_0 to tmpOE__P_net_0
Aliasing \Timer_Lectura:Net_260\ to zero
Aliasing \UART_Atmega:BUART:tx_hd_send_break\ to zero
Aliasing \UART_Atmega:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Atmega:BUART:FinalParityType_1\ to zero
Aliasing \UART_Atmega:BUART:FinalParityType_0\ to zero
Aliasing \UART_Atmega:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Atmega:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Atmega:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Atmega:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_Atmega:BUART:tx_status_6\ to zero
Aliasing \UART_Atmega:BUART:tx_status_5\ to zero
Aliasing \UART_Atmega:BUART:tx_status_4\ to zero
Aliasing \UART_Atmega:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__P_net_0
Aliasing \UART_Atmega:BUART:sRX:s23Poll:MODIN3_1\ to \UART_Atmega:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_Atmega:BUART:sRX:s23Poll:MODIN3_0\ to \UART_Atmega:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__P_net_0
Aliasing \UART_Atmega:BUART:sRX:s23Poll:MODIN4_1\ to \UART_Atmega:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_Atmega:BUART:sRX:s23Poll:MODIN4_0\ to \UART_Atmega:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__P_net_0
Aliasing \UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_Atmega:BUART:rx_status_1\ to zero
Aliasing \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__P_net_0
Aliasing \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__P_net_0
Aliasing \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__P_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__P_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__P_net_0
Aliasing tmpOE__t1_net_0 to tmpOE__P_net_0
Aliasing tmpOE__t2_net_0 to tmpOE__P_net_0
Aliasing tmpOE__t4_net_0 to tmpOE__P_net_0
Aliasing tmpOE__t3_net_0 to tmpOE__P_net_0
Aliasing Net_233D to zero
Aliasing Net_232D to zero
Aliasing \UART_Atmega:BUART:reset_reg\\D\ to zero
Aliasing \UART_Atmega:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__Echo_1_net_0[9] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__LED_F_net_0[15] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__LED_D_net_0[21] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__Segmento_net_7[27] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__Segmento_net_6[28] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__Segmento_net_5[29] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__Segmento_net_4[30] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__Segmento_net_3[31] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__Segmento_net_2[32] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__Segmento_net_1[33] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__Segmento_net_0[34] = tmpOE__P_net_0[1]
Removing Rhs of wire Net_304[54] = \UART_Atmega:BUART:rx_interrupt_out\[397]
Removing Lhs of wire tmpOE__S_net_0[56] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__V1_net_0[62] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__V2_net_0[68] = tmpOE__P_net_0[1]
Removing Lhs of wire Net_12[75] = zero[2]
Removing Lhs of wire \Timer_Selector:Net_260\[77] = zero[2]
Removing Lhs of wire \Timer_Selector:Net_266\[78] = tmpOE__P_net_0[1]
Removing Rhs of wire Net_287[82] = \Timer_Selector:Net_57\[81]
Removing Lhs of wire \Timer_Selector:Net_102\[84] = tmpOE__P_net_0[1]
Removing Lhs of wire \Trigger_out:clk\[86] = zero[2]
Removing Lhs of wire \Trigger_out:rst\[87] = zero[2]
Removing Rhs of wire Net_380[88] = \Trigger_out:control_out_0\[89]
Removing Rhs of wire Net_380[88] = \Trigger_out:control_0\[112]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_1\[114] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[275]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_0\[116] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[276]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_23\[157] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_22\[158] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_21\[159] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_20\[160] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_19\[161] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_18\[162] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_17\[163] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_16\[164] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_15\[165] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_14\[166] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_13\[167] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_12\[168] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_11\[169] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_10\[170] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_9\[171] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_8\[172] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_7\[173] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_6\[174] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_5\[175] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_4\[176] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_3\[177] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_2\[178] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_1\[179] = \BasicCounter_1:MODIN1_1\[180]
Removing Lhs of wire \BasicCounter_1:MODIN1_1\[180] = Net_358_1[113]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_0\[181] = \BasicCounter_1:MODIN1_0\[182]
Removing Lhs of wire \BasicCounter_1:MODIN1_0\[182] = Net_358_0[115]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[314] = tmpOE__P_net_0[1]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[315] = tmpOE__P_net_0[1]
Removing Rhs of wire Net_405[320] = \demux_1:tmp__demux_1_0_reg\[316]
Removing Rhs of wire Net_404[321] = \demux_1:tmp__demux_1_1_reg\[317]
Removing Rhs of wire Net_403[322] = \demux_1:tmp__demux_1_2_reg\[318]
Removing Rhs of wire Net_399[323] = \demux_1:tmp__demux_1_3_reg\[319]
Removing Lhs of wire \Contador_Estado:status_7\[324] = zero[2]
Removing Lhs of wire \Contador_Estado:status_6\[325] = zero[2]
Removing Lhs of wire \Contador_Estado:status_5\[326] = zero[2]
Removing Lhs of wire \Contador_Estado:status_4\[327] = zero[2]
Removing Lhs of wire \Contador_Estado:status_3\[328] = zero[2]
Removing Lhs of wire \Contador_Estado:status_2\[329] = zero[2]
Removing Lhs of wire \Contador_Estado:status_1\[330] = Net_358_1[113]
Removing Lhs of wire \Contador_Estado:status_0\[331] = Net_358_0[115]
Removing Lhs of wire tmpOE__Echo_4_net_0[334] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__Echo_3_net_0[340] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__Echo_2_net_0[346] = tmpOE__P_net_0[1]
Removing Rhs of wire Net_418[352] = \mux_1:tmp__mux_1_reg\[354]
Removing Lhs of wire \Timer_Lectura:Net_260\[358] = zero[2]
Removing Lhs of wire \Timer_Lectura:Net_266\[359] = Net_418[352]
Removing Lhs of wire \UART_Atmega:Net_61\[379] = \UART_Atmega:Net_9\[378]
Removing Lhs of wire \UART_Atmega:BUART:tx_hd_send_break\[383] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:HalfDuplexSend\[384] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:FinalParityType_1\[385] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:FinalParityType_0\[386] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:FinalAddrMode_2\[387] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:FinalAddrMode_1\[388] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:FinalAddrMode_0\[389] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:tx_ctrl_mark\[390] = zero[2]
Removing Rhs of wire \UART_Atmega:BUART:tx_bitclk_enable_pre\[401] = \UART_Atmega:BUART:tx_bitclk_dp\[437]
Removing Lhs of wire \UART_Atmega:BUART:tx_counter_tc\[447] = \UART_Atmega:BUART:tx_counter_dp\[438]
Removing Lhs of wire \UART_Atmega:BUART:tx_status_6\[448] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:tx_status_5\[449] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:tx_status_4\[450] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:tx_status_1\[452] = \UART_Atmega:BUART:tx_fifo_empty\[415]
Removing Lhs of wire \UART_Atmega:BUART:tx_status_3\[454] = \UART_Atmega:BUART:tx_fifo_notfull\[414]
Removing Lhs of wire \UART_Atmega:BUART:rx_count7_bit8_wire\[514] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[522] = \UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[533]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[524] = \UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[534]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[525] = \UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[550]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[526] = \UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[564]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[527] = \UART_Atmega:BUART:sRX:s23Poll:MODIN2_1\[528]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODIN2_1\[528] = \UART_Atmega:BUART:pollcount_1\[520]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[529] = \UART_Atmega:BUART:sRX:s23Poll:MODIN2_0\[530]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODIN2_0\[530] = \UART_Atmega:BUART:pollcount_0\[523]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[536] = tmpOE__P_net_0[1]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[537] = tmpOE__P_net_0[1]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[538] = \UART_Atmega:BUART:pollcount_1\[520]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODIN3_1\[539] = \UART_Atmega:BUART:pollcount_1\[520]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[540] = \UART_Atmega:BUART:pollcount_0\[523]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODIN3_0\[541] = \UART_Atmega:BUART:pollcount_0\[523]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[542] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[543] = tmpOE__P_net_0[1]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[544] = \UART_Atmega:BUART:pollcount_1\[520]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[545] = \UART_Atmega:BUART:pollcount_0\[523]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[546] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[547] = tmpOE__P_net_0[1]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[552] = \UART_Atmega:BUART:pollcount_1\[520]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODIN4_1\[553] = \UART_Atmega:BUART:pollcount_1\[520]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[554] = \UART_Atmega:BUART:pollcount_0\[523]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODIN4_0\[555] = \UART_Atmega:BUART:pollcount_0\[523]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[556] = tmpOE__P_net_0[1]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[557] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[558] = \UART_Atmega:BUART:pollcount_1\[520]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[559] = \UART_Atmega:BUART:pollcount_0\[523]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[560] = tmpOE__P_net_0[1]
Removing Lhs of wire \UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[561] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:rx_status_1\[568] = zero[2]
Removing Rhs of wire \UART_Atmega:BUART:rx_status_2\[569] = \UART_Atmega:BUART:rx_parity_error_status\[570]
Removing Rhs of wire \UART_Atmega:BUART:rx_status_3\[571] = \UART_Atmega:BUART:rx_stop_bit_error\[572]
Removing Lhs of wire \UART_Atmega:BUART:sRX:cmp_vv_vv_MODGEN_5\[582] = \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_0\[631]
Removing Lhs of wire \UART_Atmega:BUART:sRX:cmp_vv_vv_MODGEN_6\[586] = \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:xneq\[653]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newa_6\[587] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newa_5\[588] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newa_4\[589] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newa_3\[590] = \UART_Atmega:BUART:sRX:MODIN5_6\[591]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODIN5_6\[591] = \UART_Atmega:BUART:rx_count_6\[509]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newa_2\[592] = \UART_Atmega:BUART:sRX:MODIN5_5\[593]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODIN5_5\[593] = \UART_Atmega:BUART:rx_count_5\[510]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newa_1\[594] = \UART_Atmega:BUART:sRX:MODIN5_4\[595]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODIN5_4\[595] = \UART_Atmega:BUART:rx_count_4\[511]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newa_0\[596] = \UART_Atmega:BUART:sRX:MODIN5_3\[597]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODIN5_3\[597] = \UART_Atmega:BUART:rx_count_3\[512]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_6\[598] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_5\[599] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_4\[600] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_3\[601] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_2\[602] = tmpOE__P_net_0[1]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_1\[603] = tmpOE__P_net_0[1]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:newb_0\[604] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:dataa_6\[605] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:dataa_5\[606] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:dataa_4\[607] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:dataa_3\[608] = \UART_Atmega:BUART:rx_count_6\[509]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:dataa_2\[609] = \UART_Atmega:BUART:rx_count_5\[510]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:dataa_1\[610] = \UART_Atmega:BUART:rx_count_4\[511]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:dataa_0\[611] = \UART_Atmega:BUART:rx_count_3\[512]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:datab_6\[612] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:datab_5\[613] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:datab_4\[614] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:datab_3\[615] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:datab_2\[616] = tmpOE__P_net_0[1]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:datab_1\[617] = tmpOE__P_net_0[1]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_5:g2:a0:datab_0\[618] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:newa_0\[633] = \UART_Atmega:BUART:rx_postpoll\[468]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:newb_0\[634] = \UART_Atmega:BUART:rx_parity_bit\[585]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:dataa_0\[635] = \UART_Atmega:BUART:rx_postpoll\[468]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:datab_0\[636] = \UART_Atmega:BUART:rx_parity_bit\[585]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[637] = \UART_Atmega:BUART:rx_postpoll\[468]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[638] = \UART_Atmega:BUART:rx_parity_bit\[585]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[640] = tmpOE__P_net_0[1]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[641] = \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[639]
Removing Lhs of wire \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[642] = \UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[639]
Removing Lhs of wire tmpOE__Rx_1_net_0[664] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[669] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__t1_net_0[675] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__t2_net_0[681] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__t4_net_0[687] = tmpOE__P_net_0[1]
Removing Lhs of wire tmpOE__t3_net_0[693] = tmpOE__P_net_0[1]
Removing Lhs of wire \Deb1:DEBOUNCER[0]:d_sync_0\\D\[700] = Net_228[3]
Removing Lhs of wire \Deb1:DEBOUNCER[0]:d_sync_1\\D\[701] = \Deb1:DEBOUNCER[0]:d_sync_0\[369]
Removing Lhs of wire Net_233D[702] = zero[2]
Removing Lhs of wire Net_232D[704] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:reset_reg\\D\[705] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:rx_bitclk\\D\[720] = \UART_Atmega:BUART:rx_bitclk_pre\[503]
Removing Lhs of wire \UART_Atmega:BUART:rx_parity_error_pre\\D\[729] = \UART_Atmega:BUART:rx_parity_error_pre\[580]
Removing Lhs of wire \UART_Atmega:BUART:rx_break_status\\D\[730] = zero[2]

------------------------------------------------------
Aliased 0 equations, 180 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__P_net_0' (cost = 0):
tmpOE__P_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_358_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_358_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_358_1 and Net_358_0));

Note:  Expanding virtual equation for 'Net_418' (cost = 4):
Net_418 <= ((not Net_358_1 and Net_358_0 and Net_389)
	OR (not Net_358_0 and Net_358_1 and Net_390)
	OR (Net_358_1 and Net_358_0 and Net_391)
	OR (not Net_358_1 and not Net_358_0 and Net_388));

Note:  Expanding virtual equation for '\UART_Atmega:BUART:rx_addressmatch\' (cost = 0):
\UART_Atmega:BUART:rx_addressmatch\ <= (\UART_Atmega:BUART:rx_addressmatch2\
	OR \UART_Atmega:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Atmega:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Atmega:BUART:rx_bitclk_pre\ <= ((not \UART_Atmega:BUART:rx_count_2\ and not \UART_Atmega:BUART:rx_count_1\ and not \UART_Atmega:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Atmega:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Atmega:BUART:rx_bitclk_pre16x\ <= ((not \UART_Atmega:BUART:rx_count_2\ and \UART_Atmega:BUART:rx_count_1\ and \UART_Atmega:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Atmega:BUART:rx_poll_bit1\' (cost = 1):
\UART_Atmega:BUART:rx_poll_bit1\ <= ((not \UART_Atmega:BUART:rx_count_2\ and not \UART_Atmega:BUART:rx_count_1\ and \UART_Atmega:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Atmega:BUART:rx_poll_bit2\' (cost = 1):
\UART_Atmega:BUART:rx_poll_bit2\ <= ((not \UART_Atmega:BUART:rx_count_2\ and not \UART_Atmega:BUART:rx_count_1\ and not \UART_Atmega:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Atmega:BUART:pollingrange\' (cost = 4):
\UART_Atmega:BUART:pollingrange\ <= ((not \UART_Atmega:BUART:rx_count_2\ and not \UART_Atmega:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Atmega:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_Atmega:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_Atmega:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_Atmega:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_Atmega:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_Atmega:BUART:rx_count_6\ and not \UART_Atmega:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_Atmega:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_Atmega:BUART:rx_count_6\ and not \UART_Atmega:BUART:rx_count_4\)
	OR (not \UART_Atmega:BUART:rx_count_6\ and not \UART_Atmega:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_Atmega:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_Atmega:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_Atmega:BUART:rx_count_6\ and not \UART_Atmega:BUART:rx_count_4\)
	OR (not \UART_Atmega:BUART:rx_count_6\ and not \UART_Atmega:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_358_0 and Net_358_1)
	OR (not Net_358_1 and Net_358_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_Atmega:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_Atmega:BUART:pollcount_1\ and not \UART_Atmega:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_Atmega:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_Atmega:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_Atmega:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_Atmega:BUART:pollcount_0\ and \UART_Atmega:BUART:pollcount_1\)
	OR (not \UART_Atmega:BUART:pollcount_1\ and \UART_Atmega:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Atmega:BUART:rx_postpoll\' (cost = 72):
\UART_Atmega:BUART:rx_postpoll\ <= (\UART_Atmega:BUART:pollcount_1\
	OR (Net_249 and \UART_Atmega:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_Atmega:BUART:pollcount_1\ and not Net_249 and not \UART_Atmega:BUART:rx_parity_bit\)
	OR (not \UART_Atmega:BUART:pollcount_1\ and not \UART_Atmega:BUART:pollcount_0\ and not \UART_Atmega:BUART:rx_parity_bit\)
	OR (\UART_Atmega:BUART:pollcount_1\ and \UART_Atmega:BUART:rx_parity_bit\)
	OR (Net_249 and \UART_Atmega:BUART:pollcount_0\ and \UART_Atmega:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_Atmega:BUART:pollcount_1\ and not Net_249 and not \UART_Atmega:BUART:rx_parity_bit\)
	OR (not \UART_Atmega:BUART:pollcount_1\ and not \UART_Atmega:BUART:pollcount_0\ and not \UART_Atmega:BUART:rx_parity_bit\)
	OR (\UART_Atmega:BUART:pollcount_1\ and \UART_Atmega:BUART:rx_parity_bit\)
	OR (Net_249 and \UART_Atmega:BUART:pollcount_0\ and \UART_Atmega:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 57 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_Atmega:BUART:rx_status_0\ to zero
Aliasing \UART_Atmega:BUART:rx_status_6\ to zero
Aliasing \UART_Atmega:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Atmega:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Atmega:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[285] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[295] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[305] = zero[2]
Removing Rhs of wire \UART_Atmega:BUART:rx_bitclk_enable\[467] = \UART_Atmega:BUART:rx_bitclk\[515]
Removing Lhs of wire \UART_Atmega:BUART:rx_status_0\[566] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:rx_status_6\[575] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:tx_ctrl_mark_last\\D\[712] = \UART_Atmega:BUART:tx_ctrl_mark_last\[458]
Removing Lhs of wire \UART_Atmega:BUART:rx_markspace_status\\D\[724] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:rx_parity_error_status\\D\[725] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:rx_addr_match_status\\D\[727] = zero[2]
Removing Lhs of wire \UART_Atmega:BUART:rx_markspace_pre\\D\[728] = \UART_Atmega:BUART:rx_markspace_pre\[579]
Removing Lhs of wire \UART_Atmega:BUART:rx_parity_bit\\D\[733] = \UART_Atmega:BUART:rx_parity_bit\[585]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_Atmega:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_Atmega:BUART:rx_parity_bit\ and Net_249 and \UART_Atmega:BUART:pollcount_0\)
	OR (not \UART_Atmega:BUART:pollcount_1\ and not \UART_Atmega:BUART:pollcount_0\ and \UART_Atmega:BUART:rx_parity_bit\)
	OR (not \UART_Atmega:BUART:pollcount_1\ and not Net_249 and \UART_Atmega:BUART:rx_parity_bit\)
	OR (not \UART_Atmega:BUART:rx_parity_bit\ and \UART_Atmega:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\ISEP6-Viviana.cyprj -dcpsoc3 ISEP6-Viviana.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.712ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 27 November 2023 10:03:32
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\ISEP6-Viviana.cyprj -d CY8C5888LTI-LP097 ISEP6-Viviana.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_233 from registered to combinatorial
    Converted constant MacroCell: Net_232 from registered to combinatorial
    Converted constant MacroCell: \UART_Atmega:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Atmega:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Atmega:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Atmega:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Atmega:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clk2'. Fanout=1, Signal=Net_417
    Digital Clock 1: Automatic-assigning  clock 'UART_Atmega_IntClock'. Fanout=1, Signal=\UART_Atmega:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clk_200Hz'. Fanout=1, Signal=Net_229
    Digital Clock 3: Automatic-assigning  clock 'Clk_100Hz'. Fanout=3, Signal=Net_203
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Deb1:ClkSync\: with output requested to be synchronous
        ClockIn: Clk_200Hz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_200Hz, EnableOut: Constant 1
    UDB Clk/Enable \UART_Atmega:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Atmega_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Atmega_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 24 pin(s) will be assigned a location by the fitter: Echo_1(0), Echo_2(0), Echo_3(0), Echo_4(0), LED_D(0), LED_F(0), P(0), Rx_1(0), S(0), Segmento(0), Segmento(1), Segmento(2), Segmento(3), Segmento(4), Segmento(5), Segmento(6), Segmento(7), t1(0), t2(0), t3(0), t4(0), Tx_1(0), V1(0), V2(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Atmega:BUART:rx_parity_bit\, Duplicate of \UART_Atmega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Atmega:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Atmega:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Atmega:BUART:rx_address_detected\, Duplicate of \UART_Atmega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Atmega:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Atmega:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_Atmega:BUART:rx_parity_error_pre\, Duplicate of \UART_Atmega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Atmega:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Atmega:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Atmega:BUART:rx_markspace_pre\, Duplicate of \UART_Atmega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Atmega:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Atmega:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_Atmega:BUART:rx_state_1\, Duplicate of \UART_Atmega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Atmega:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Atmega:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Atmega:BUART:tx_parity_bit\, Duplicate of \UART_Atmega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Atmega:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Atmega:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Atmega:BUART:tx_mark\, Duplicate of \UART_Atmega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Atmega:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Atmega:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P(0)__PA ,
            fb => Net_228 ,
            pad => P(0)_PAD );

    Pin : Name = Echo_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_1(0)__PA ,
            fb => Net_388 ,
            pad => Echo_1(0)_PAD );

    Pin : Name = LED_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_F(0)__PA ,
            pad => LED_F(0)_PAD );

    Pin : Name = LED_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_D(0)__PA ,
            pad => LED_D(0)_PAD );

    Pin : Name = Segmento(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Segmento(0)__PA ,
            pad => Segmento(0)_PAD );

    Pin : Name = Segmento(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Segmento(1)__PA ,
            pad => Segmento(1)_PAD );

    Pin : Name = Segmento(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Segmento(2)__PA ,
            pad => Segmento(2)_PAD );

    Pin : Name = Segmento(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Segmento(3)__PA ,
            pad => Segmento(3)_PAD );

    Pin : Name = Segmento(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Segmento(4)__PA ,
            pad => Segmento(4)_PAD );

    Pin : Name = Segmento(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Segmento(5)__PA ,
            pad => Segmento(5)_PAD );

    Pin : Name = Segmento(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Segmento(6)__PA ,
            pad => Segmento(6)_PAD );

    Pin : Name = Segmento(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Segmento(7)__PA ,
            pad => Segmento(7)_PAD );

    Pin : Name = S(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S(0)__PA ,
            pad => S(0)_PAD );

    Pin : Name = V1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => V1(0)__PA ,
            pad => V1(0)_PAD );

    Pin : Name = V2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => V2(0)__PA ,
            pad => V2(0)_PAD );

    Pin : Name = Echo_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_4(0)__PA ,
            fb => Net_391 ,
            pad => Echo_4(0)_PAD );

    Pin : Name = Echo_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_3(0)__PA ,
            fb => Net_390 ,
            pad => Echo_3(0)_PAD );

    Pin : Name = Echo_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_2(0)__PA ,
            fb => Net_389 ,
            pad => Echo_2(0)_PAD );

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_249 ,
            pad => Rx_1(0)_PAD );

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_297 ,
            pad => Tx_1(0)_PAD );

    Pin : Name = t1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => t1(0)__PA ,
            pin_input => Net_405 ,
            pad => t1(0)_PAD );

    Pin : Name = t2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => t2(0)__PA ,
            pin_input => Net_404 ,
            pad => t2(0)_PAD );

    Pin : Name = t4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => t4(0)__PA ,
            pin_input => Net_399 ,
            pad => t4(0)_PAD );

    Pin : Name = t3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => t3(0)__PA ,
            pin_input => Net_403 ,
            pad => t3(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_405, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_380 * !Net_358_1 * !Net_358_0
        );
        Output = Net_405 (fanout=1)

    MacroCell: Name=Net_404, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_380 * !Net_358_1 * Net_358_0
        );
        Output = Net_404 (fanout=1)

    MacroCell: Name=Net_403, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_380 * Net_358_1 * !Net_358_0
        );
        Output = Net_403 (fanout=1)

    MacroCell: Name=Net_399, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_380 * Net_358_1 * Net_358_0
        );
        Output = Net_399 (fanout=1)

    MacroCell: Name=Net_398, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_388 * !Net_358_1 * !Net_358_0
            + !Net_358_1 * Net_358_0 * !Net_389
            + Net_358_1 * !Net_358_0 * !Net_390
            + Net_358_1 * Net_358_0 * !Net_391
        );
        Output = Net_398 (fanout=1)

    MacroCell: Name=Net_418, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_388 * !Net_358_1 * !Net_358_0
            + !Net_358_1 * Net_358_0 * Net_389
            + Net_358_1 * !Net_358_0 * Net_390
            + Net_358_1 * Net_358_0 * Net_391
        );
        Output = Net_418 (fanout=1)

    MacroCell: Name=Net_297, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Atmega:BUART:txn\
        );
        Output = Net_297 (fanout=1)

    MacroCell: Name=\UART_Atmega:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\
            + !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_state_2\
        );
        Output = \UART_Atmega:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Atmega:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Atmega:BUART:tx_fifo_empty\ * 
              \UART_Atmega:BUART:tx_state_2\
        );
        Output = \UART_Atmega:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Atmega:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Atmega:BUART:tx_fifo_notfull\
        );
        Output = \UART_Atmega:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Atmega:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\
        );
        Output = \UART_Atmega:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Atmega:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Atmega:BUART:pollcount_1\
            + Net_249 * \UART_Atmega:BUART:pollcount_0\
        );
        Output = \UART_Atmega:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Atmega:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Atmega:BUART:rx_load_fifo\ * 
              \UART_Atmega:BUART:rx_fifofull\
        );
        Output = \UART_Atmega:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Atmega:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Atmega:BUART:rx_fifonotempty\ * 
              \UART_Atmega:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Atmega:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_358_1, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_203) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_287 * Net_358_0
        );
        Output = Net_358_1 (fanout=7)

    MacroCell: Name=Net_358_0, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_203) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_287
        );
        Output = Net_358_0 (fanout=8)

    MacroCell: Name=\Deb1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_228
        );
        Output = \Deb1:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Deb1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Deb1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Deb1:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_231, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Deb1:DEBOUNCER[0]:d_sync_0\ * \Deb1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_231 (fanout=1)

    MacroCell: Name=\UART_Atmega:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Atmega:BUART:txn\ * \UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_bitclk\
            + \UART_Atmega:BUART:txn\ * \UART_Atmega:BUART:tx_state_2\
            + !\UART_Atmega:BUART:tx_state_1\ * 
              \UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_shift_out\ * 
              !\UART_Atmega:BUART:tx_state_2\
            + !\UART_Atmega:BUART:tx_state_1\ * 
              \UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_state_2\ * 
              !\UART_Atmega:BUART:tx_bitclk\
            + \UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_shift_out\ * 
              !\UART_Atmega:BUART:tx_state_2\ * 
              !\UART_Atmega:BUART:tx_counter_dp\ * 
              \UART_Atmega:BUART:tx_bitclk\
        );
        Output = \UART_Atmega:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Atmega:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Atmega:BUART:tx_state_1\ * \UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Atmega:BUART:tx_state_2\
            + \UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_2\ * 
              \UART_Atmega:BUART:tx_counter_dp\ * 
              \UART_Atmega:BUART:tx_bitclk\
            + \UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_state_2\ * \UART_Atmega:BUART:tx_bitclk\
        );
        Output = \UART_Atmega:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_Atmega:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Atmega:BUART:tx_fifo_empty\
            + !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_fifo_empty\ * 
              !\UART_Atmega:BUART:tx_state_2\
            + \UART_Atmega:BUART:tx_state_1\ * \UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Atmega:BUART:tx_fifo_empty\ * 
              \UART_Atmega:BUART:tx_state_2\
            + \UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_state_2\ * \UART_Atmega:BUART:tx_bitclk\
        );
        Output = \UART_Atmega:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Atmega:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Atmega:BUART:tx_state_2\
            + \UART_Atmega:BUART:tx_state_1\ * \UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Atmega:BUART:tx_state_2\
            + \UART_Atmega:BUART:tx_state_1\ * \UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_state_2\ * \UART_Atmega:BUART:tx_bitclk\
            + \UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_2\ * 
              \UART_Atmega:BUART:tx_counter_dp\ * 
              \UART_Atmega:BUART:tx_bitclk\
        );
        Output = \UART_Atmega:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Atmega:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_state_2\
            + !\UART_Atmega:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Atmega:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_Atmega:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Atmega:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_Atmega:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              \UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:pollcount_1\ * !Net_249
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              \UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:pollcount_1\ * 
              !\UART_Atmega:BUART:pollcount_0\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_5\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_4\
        );
        Output = \UART_Atmega:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Atmega:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              \UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_5\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_4\
        );
        Output = \UART_Atmega:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Atmega:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              \UART_Atmega:BUART:rx_state_3\ * \UART_Atmega:BUART:rx_state_2\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_5\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_4\
        );
        Output = \UART_Atmega:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Atmega:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              \UART_Atmega:BUART:rx_state_3\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              \UART_Atmega:BUART:rx_state_2\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * !Net_249 * 
              \UART_Atmega:BUART:rx_last\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_5\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_4\
        );
        Output = \UART_Atmega:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Atmega:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Atmega:BUART:rx_count_2\ * 
              !\UART_Atmega:BUART:rx_count_1\ * 
              !\UART_Atmega:BUART:rx_count_0\
        );
        Output = \UART_Atmega:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Atmega:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_state_3\ * \UART_Atmega:BUART:rx_state_2\
        );
        Output = \UART_Atmega:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Atmega:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Atmega:BUART:rx_count_2\ * 
              !\UART_Atmega:BUART:rx_count_1\ * 
              !\UART_Atmega:BUART:pollcount_1\ * Net_249 * 
              \UART_Atmega:BUART:pollcount_0\
            + !\UART_Atmega:BUART:rx_count_2\ * 
              !\UART_Atmega:BUART:rx_count_1\ * 
              \UART_Atmega:BUART:pollcount_1\ * !Net_249
            + !\UART_Atmega:BUART:rx_count_2\ * 
              !\UART_Atmega:BUART:rx_count_1\ * 
              \UART_Atmega:BUART:pollcount_1\ * 
              !\UART_Atmega:BUART:pollcount_0\
        );
        Output = \UART_Atmega:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Atmega:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Atmega:BUART:rx_count_2\ * 
              !\UART_Atmega:BUART:rx_count_1\ * !Net_249 * 
              \UART_Atmega:BUART:pollcount_0\
            + !\UART_Atmega:BUART:rx_count_2\ * 
              !\UART_Atmega:BUART:rx_count_1\ * Net_249 * 
              !\UART_Atmega:BUART:pollcount_0\
        );
        Output = \UART_Atmega:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_Atmega:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              \UART_Atmega:BUART:rx_state_3\ * \UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:pollcount_1\ * !Net_249
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              \UART_Atmega:BUART:rx_state_3\ * \UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:pollcount_1\ * 
              !\UART_Atmega:BUART:pollcount_0\
        );
        Output = \UART_Atmega:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Atmega:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_249
        );
        Output = \UART_Atmega:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_Atmega:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Atmega:Net_9\ ,
            cs_addr_2 => \UART_Atmega:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Atmega:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Atmega:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Atmega:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Atmega:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Atmega:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Atmega:Net_9\ ,
            cs_addr_0 => \UART_Atmega:BUART:counter_load_not\ ,
            ce0_reg => \UART_Atmega:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_Atmega:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Atmega:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Atmega:Net_9\ ,
            cs_addr_2 => \UART_Atmega:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_Atmega:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Atmega:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Atmega:BUART:rx_postpoll\ ,
            f0_load => \UART_Atmega:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Atmega:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Atmega:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Contador_Estado:sts:sts_reg\
        PORT MAP (
            status_1 => Net_358_1 ,
            status_0 => Net_358_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_Atmega:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Atmega:Net_9\ ,
            status_3 => \UART_Atmega:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Atmega:BUART:tx_status_2\ ,
            status_1 => \UART_Atmega:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Atmega:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Atmega:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Atmega:Net_9\ ,
            status_5 => \UART_Atmega:BUART:rx_status_5\ ,
            status_4 => \UART_Atmega:BUART:rx_status_4\ ,
            status_3 => \UART_Atmega:BUART:rx_status_3\ ,
            interrupt => Net_304 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Trigger_out:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Trigger_out:control_7\ ,
            control_6 => \Trigger_out:control_6\ ,
            control_5 => \Trigger_out:control_5\ ,
            control_4 => \Trigger_out:control_4\ ,
            control_3 => \Trigger_out:control_3\ ,
            control_2 => \Trigger_out:control_2\ ,
            control_1 => \Trigger_out:control_1\ ,
            control_0 => Net_380 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_Atmega:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Atmega:Net_9\ ,
            load => \UART_Atmega:BUART:rx_counter_load\ ,
            count_6 => \UART_Atmega:BUART:rx_count_6\ ,
            count_5 => \UART_Atmega:BUART:rx_count_5\ ,
            count_4 => \UART_Atmega:BUART:rx_count_4\ ,
            count_3 => \UART_Atmega:BUART:rx_count_3\ ,
            count_2 => \UART_Atmega:BUART:rx_count_2\ ,
            count_1 => \UART_Atmega:BUART:rx_count_1\ ,
            count_0 => \UART_Atmega:BUART:rx_count_0\ ,
            tc => \UART_Atmega:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =UART_RX_ISR
        PORT MAP (
            interrupt => Net_304 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =irq_Activacion_triger
        PORT MAP (
            interrupt => Net_287 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =irq_Activacion_Lectura
        PORT MAP (
            interrupt => Net_398 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =irq_P
        PORT MAP (
            interrupt => Net_231 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   27 :   21 :   48 : 56.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   36 :  156 :  192 : 18.75 %
  Unique P-terms              :   61 :  323 :  384 : 15.89 %
  Total P-terms               :   70 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.119ms
Tech Mapping phase: Elapsed time ==> 0s.176ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
Analog Placement phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.207ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.75
                   Pterms :            5.50
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          7 :       8.71 :       5.14
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Atmega:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              \UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:pollcount_1\ * !Net_249
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              \UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:pollcount_1\ * 
              !\UART_Atmega:BUART:pollcount_0\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_5\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_4\
        );
        Output = \UART_Atmega:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Atmega:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\
        );
        Output = \UART_Atmega:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Atmega:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              \UART_Atmega:BUART:rx_state_3\ * \UART_Atmega:BUART:rx_state_2\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_5\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_4\
        );
        Output = \UART_Atmega:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Atmega:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Atmega:BUART:tx_fifo_notfull\
        );
        Output = \UART_Atmega:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Atmega:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              \UART_Atmega:BUART:rx_state_3\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              \UART_Atmega:BUART:rx_state_2\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * !Net_249 * 
              \UART_Atmega:BUART:rx_last\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_5\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_4\
        );
        Output = \UART_Atmega:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Atmega:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              \UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_5\
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              \UART_Atmega:BUART:rx_state_0\ * 
              !\UART_Atmega:BUART:rx_state_3\ * 
              !\UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:rx_count_6\ * 
              !\UART_Atmega:BUART:rx_count_4\
        );
        Output = \UART_Atmega:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Atmega:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              \UART_Atmega:BUART:rx_state_3\ * \UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:pollcount_1\ * !Net_249
            + !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_bitclk_enable\ * 
              \UART_Atmega:BUART:rx_state_3\ * \UART_Atmega:BUART:rx_state_2\ * 
              !\UART_Atmega:BUART:pollcount_1\ * 
              !\UART_Atmega:BUART:pollcount_0\
        );
        Output = \UART_Atmega:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Atmega:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Atmega:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Atmega:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Atmega:Net_9\ ,
        cs_addr_2 => \UART_Atmega:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Atmega:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Atmega:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Atmega:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Atmega:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Atmega:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_Atmega:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Atmega:Net_9\ ,
        load => \UART_Atmega:BUART:rx_counter_load\ ,
        count_6 => \UART_Atmega:BUART:rx_count_6\ ,
        count_5 => \UART_Atmega:BUART:rx_count_5\ ,
        count_4 => \UART_Atmega:BUART:rx_count_4\ ,
        count_3 => \UART_Atmega:BUART:rx_count_3\ ,
        count_2 => \UART_Atmega:BUART:rx_count_2\ ,
        count_1 => \UART_Atmega:BUART:rx_count_1\ ,
        count_0 => \UART_Atmega:BUART:rx_count_0\ ,
        tc => \UART_Atmega:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Atmega:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Atmega:BUART:tx_fifo_empty\
            + !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_fifo_empty\ * 
              !\UART_Atmega:BUART:tx_state_2\
            + \UART_Atmega:BUART:tx_state_1\ * \UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Atmega:BUART:tx_fifo_empty\ * 
              \UART_Atmega:BUART:tx_state_2\
            + \UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_state_2\ * \UART_Atmega:BUART:tx_bitclk\
        );
        Output = \UART_Atmega:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Atmega:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Atmega:BUART:tx_fifo_empty\ * 
              \UART_Atmega:BUART:tx_state_2\
        );
        Output = \UART_Atmega:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Atmega:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_state_2\
            + !\UART_Atmega:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Atmega:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Atmega:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Atmega:BUART:rx_count_2\ * 
              !\UART_Atmega:BUART:rx_count_1\ * 
              !\UART_Atmega:BUART:pollcount_1\ * Net_249 * 
              \UART_Atmega:BUART:pollcount_0\
            + !\UART_Atmega:BUART:rx_count_2\ * 
              !\UART_Atmega:BUART:rx_count_1\ * 
              \UART_Atmega:BUART:pollcount_1\ * !Net_249
            + !\UART_Atmega:BUART:rx_count_2\ * 
              !\UART_Atmega:BUART:rx_count_1\ * 
              \UART_Atmega:BUART:pollcount_1\ * 
              !\UART_Atmega:BUART:pollcount_0\
        );
        Output = \UART_Atmega:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Atmega:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Atmega:BUART:pollcount_1\
            + Net_249 * \UART_Atmega:BUART:pollcount_0\
        );
        Output = \UART_Atmega:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Atmega:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Atmega:BUART:rx_count_2\ * 
              !\UART_Atmega:BUART:rx_count_1\ * !Net_249 * 
              \UART_Atmega:BUART:pollcount_0\
            + !\UART_Atmega:BUART:rx_count_2\ * 
              !\UART_Atmega:BUART:rx_count_1\ * Net_249 * 
              !\UART_Atmega:BUART:pollcount_0\
        );
        Output = \UART_Atmega:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Atmega:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_249
        );
        Output = \UART_Atmega:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Atmega:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Atmega:Net_9\ ,
        cs_addr_2 => \UART_Atmega:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_Atmega:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Atmega:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Atmega:BUART:rx_postpoll\ ,
        f0_load => \UART_Atmega:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Atmega:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Atmega:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Atmega:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Atmega:Net_9\ ,
        status_3 => \UART_Atmega:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Atmega:BUART:tx_status_2\ ,
        status_1 => \UART_Atmega:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Atmega:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Atmega:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Atmega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Atmega:BUART:rx_state_0\ * 
              \UART_Atmega:BUART:rx_state_3\ * \UART_Atmega:BUART:rx_state_2\
        );
        Output = \UART_Atmega:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_404, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_380 * !Net_358_1 * Net_358_0
        );
        Output = Net_404 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_399, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_380 * Net_358_1 * Net_358_0
        );
        Output = Net_399 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Atmega:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Atmega:BUART:rx_load_fifo\ * 
              \UART_Atmega:BUART:rx_fifofull\
        );
        Output = \UART_Atmega:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_403, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_380 * Net_358_1 * !Net_358_0
        );
        Output = Net_403 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_405, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_380 * !Net_358_1 * !Net_358_0
        );
        Output = Net_405 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_398, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_388 * !Net_358_1 * !Net_358_0
            + !Net_358_1 * Net_358_0 * !Net_389
            + Net_358_1 * !Net_358_0 * !Net_390
            + Net_358_1 * Net_358_0 * !Net_391
        );
        Output = Net_398 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_Atmega:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Atmega:Net_9\ ,
        status_5 => \UART_Atmega:BUART:rx_status_5\ ,
        status_4 => \UART_Atmega:BUART:rx_status_4\ ,
        status_3 => \UART_Atmega:BUART:rx_status_3\ ,
        interrupt => Net_304 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Trigger_out:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Trigger_out:control_7\ ,
        control_6 => \Trigger_out:control_6\ ,
        control_5 => \Trigger_out:control_5\ ,
        control_4 => \Trigger_out:control_4\ ,
        control_3 => \Trigger_out:control_3\ ,
        control_2 => \Trigger_out:control_2\ ,
        control_1 => \Trigger_out:control_1\ ,
        control_0 => Net_380 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Atmega:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Atmega:BUART:rx_count_2\ * 
              !\UART_Atmega:BUART:rx_count_1\ * 
              !\UART_Atmega:BUART:rx_count_0\
        );
        Output = \UART_Atmega:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Atmega:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Atmega:BUART:txn\ * \UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_bitclk\
            + \UART_Atmega:BUART:txn\ * \UART_Atmega:BUART:tx_state_2\
            + !\UART_Atmega:BUART:tx_state_1\ * 
              \UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_shift_out\ * 
              !\UART_Atmega:BUART:tx_state_2\
            + !\UART_Atmega:BUART:tx_state_1\ * 
              \UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_state_2\ * 
              !\UART_Atmega:BUART:tx_bitclk\
            + \UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_shift_out\ * 
              !\UART_Atmega:BUART:tx_state_2\ * 
              !\UART_Atmega:BUART:tx_counter_dp\ * 
              \UART_Atmega:BUART:tx_bitclk\
        );
        Output = \UART_Atmega:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Atmega:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Atmega:BUART:tx_state_1\ * \UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Atmega:BUART:tx_state_2\
            + \UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_2\ * 
              \UART_Atmega:BUART:tx_counter_dp\ * 
              \UART_Atmega:BUART:tx_bitclk\
            + \UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_state_2\ * \UART_Atmega:BUART:tx_bitclk\
        );
        Output = \UART_Atmega:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_Atmega:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Atmega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Atmega:BUART:tx_state_2\
            + \UART_Atmega:BUART:tx_state_1\ * \UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Atmega:BUART:tx_state_2\
            + \UART_Atmega:BUART:tx_state_1\ * \UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_state_2\ * \UART_Atmega:BUART:tx_bitclk\
            + \UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_2\ * 
              \UART_Atmega:BUART:tx_counter_dp\ * 
              \UART_Atmega:BUART:tx_bitclk\
        );
        Output = \UART_Atmega:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Atmega:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              \UART_Atmega:BUART:tx_bitclk_enable_pre\
            + !\UART_Atmega:BUART:tx_state_1\ * 
              !\UART_Atmega:BUART:tx_state_0\ * 
              !\UART_Atmega:BUART:tx_state_2\
        );
        Output = \UART_Atmega:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Atmega:Net_9\ ,
        cs_addr_0 => \UART_Atmega:BUART:counter_load_not\ ,
        ce0_reg => \UART_Atmega:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_Atmega:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_418, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_388 * !Net_358_1 * !Net_358_0
            + !Net_358_1 * Net_358_0 * Net_389
            + Net_358_1 * !Net_358_0 * Net_390
            + Net_358_1 * Net_358_0 * Net_391
        );
        Output = Net_418 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_358_1, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_203) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_287 * Net_358_0
        );
        Output = Net_358_1 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_358_0, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_203) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_287
        );
        Output = Net_358_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Atmega:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Atmega:BUART:rx_fifonotempty\ * 
              \UART_Atmega:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Atmega:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_231, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Deb1:DEBOUNCER[0]:d_sync_0\ * \Deb1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_231 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Deb1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Deb1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Deb1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Deb1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_228
        );
        Output = \Deb1:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_297, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Atmega:BUART:txn\
        );
        Output = Net_297 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Contador_Estado:sts:sts_reg\
    PORT MAP (
        status_1 => Net_358_1 ,
        status_0 => Net_358_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =UART_RX_ISR
        PORT MAP (
            interrupt => Net_304 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =irq_Activacion_Lectura
        PORT MAP (
            interrupt => Net_398 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =irq_P
        PORT MAP (
            interrupt => Net_231 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =irq_Activacion_triger
        PORT MAP (
            interrupt => Net_287 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Segmento(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Segmento(0)__PA ,
        pad => Segmento(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Segmento(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Segmento(1)__PA ,
        pad => Segmento(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Segmento(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Segmento(2)__PA ,
        pad => Segmento(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Segmento(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Segmento(3)__PA ,
        pad => Segmento(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Segmento(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Segmento(4)__PA ,
        pad => Segmento(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Segmento(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Segmento(5)__PA ,
        pad => Segmento(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Segmento(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Segmento(6)__PA ,
        pad => Segmento(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Segmento(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Segmento(7)__PA ,
        pad => Segmento(7)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_249 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_F(0)__PA ,
        pad => LED_F(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Echo_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_4(0)__PA ,
        fb => Net_391 ,
        pad => Echo_4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Echo_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_3(0)__PA ,
        fb => Net_390 ,
        pad => Echo_3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = t4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => t4(0)__PA ,
        pin_input => Net_399 ,
        pad => t4(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = t3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => t3(0)__PA ,
        pin_input => Net_403 ,
        pad => t3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_D(0)__PA ,
        pad => LED_D(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Echo_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_2(0)__PA ,
        fb => Net_389 ,
        pad => Echo_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_297 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = t1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => t1(0)__PA ,
        pin_input => Net_405 ,
        pad => t1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = S(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S(0)__PA ,
        pad => S(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = V1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => V1(0)__PA ,
        pad => V1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = V2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => V2(0)__PA ,
        pad => V2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P(0)__PA ,
        fb => Net_228 ,
        pad => P(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=5]: 
Pin : Name = Echo_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_1(0)__PA ,
        fb => Net_388 ,
        pad => Echo_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = t2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => t2(0)__PA ,
        pin_input => Net_404 ,
        pad => t2(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_417 ,
            dclk_0 => Net_417_local ,
            dclk_glb_1 => \UART_Atmega:Net_9\ ,
            dclk_1 => \UART_Atmega:Net_9_local\ ,
            dclk_glb_2 => Net_229 ,
            dclk_2 => Net_229_local ,
            dclk_glb_3 => Net_203 ,
            dclk_3 => Net_203_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_Lectura:TimerHW\
        PORT MAP (
            clock => Net_417 ,
            enable => Net_418 ,
            timer_reset => Net_380 ,
            tc => \Timer_Lectura:Net_51\ ,
            cmp => \Timer_Lectura:Net_261\ ,
            irq => \Timer_Lectura:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_Selector:TimerHW\
        PORT MAP (
            clock => Net_203 ,
            enable => __ONE__ ,
            tc => \Timer_Selector:Net_51\ ,
            cmp => \Timer_Selector:Net_261\ ,
            irq => Net_287 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+------------
   0 |   0 |       |      NONE |         CMOS_OUT | Segmento(0) | 
     |   1 |       |      NONE |         CMOS_OUT | Segmento(1) | 
     |   2 |       |      NONE |         CMOS_OUT | Segmento(2) | 
     |   3 |       |      NONE |         CMOS_OUT | Segmento(3) | 
     |   4 |       |      NONE |         CMOS_OUT | Segmento(4) | 
     |   5 |       |      NONE |         CMOS_OUT | Segmento(5) | 
     |   6 |       |      NONE |         CMOS_OUT | Segmento(6) | 
     |   7 |       |      NONE |         CMOS_OUT | Segmento(7) | 
-----+-----+-------+-----------+------------------+-------------+------------
   1 |   2 |       |      NONE |     HI_Z_DIGITAL |     Rx_1(0) | FB(Net_249)
     |   4 |       |      NONE |         CMOS_OUT |    LED_F(0) | 
     |   5 |       |      NONE |     HI_Z_DIGITAL |   Echo_4(0) | FB(Net_391)
     |   6 |       |      NONE |     HI_Z_DIGITAL |   Echo_3(0) | FB(Net_390)
     |   7 |       |      NONE |         CMOS_OUT |       t4(0) | In(Net_399)
-----+-----+-------+-----------+------------------+-------------+------------
   2 |   2 |       |      NONE |         CMOS_OUT |       t3(0) | In(Net_403)
     |   3 |       |      NONE |         CMOS_OUT |    LED_D(0) | 
     |   4 |       |      NONE |     HI_Z_DIGITAL |   Echo_2(0) | FB(Net_389)
     |   5 |       |      NONE |         CMOS_OUT |     Tx_1(0) | In(Net_297)
     |   7 |       |      NONE |         CMOS_OUT |       t1(0) | In(Net_405)
-----+-----+-------+-----------+------------------+-------------+------------
   3 |   0 |       |      NONE |         CMOS_OUT |        S(0) | 
     |   1 |       |      NONE |         CMOS_OUT |       V1(0) | 
     |   2 |       |      NONE |         CMOS_OUT |       V2(0) | 
-----+-----+-------+-----------+------------------+-------------+------------
  12 |   6 |       |      NONE |    RES_PULL_DOWN |        P(0) | FB(Net_228)
-----+-----+-------+-----------+------------------+-------------+------------
  15 |   5 |       |      NONE |     HI_Z_DIGITAL |   Echo_1(0) | FB(Net_388)
     |   7 |       |      NONE |         CMOS_OUT |       t2(0) | In(Net_404)
-----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.047ms
Digital Placement phase: Elapsed time ==> 1s.206ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ISEP6-Viviana_r.vh2" --pcf-path "ISEP6-Viviana.pco" --des-name "ISEP6-Viviana" --dsf-path "ISEP6-Viviana.dsf" --sdc-path "ISEP6-Viviana.sdc" --lib-path "ISEP6-Viviana_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.367ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.119ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: ISEP6-Viviana_timing.html: Warning-1350: Asynchronous path(s) exist from "ClockBlock/dclk_glb_ff_3" to "Clk_100Hz". See the timing report for details. (File=C:\Users\pedro\Documents\Embebidos\ISEP6-Viviana\ISEP6-Viviana.cydsn\ISEP6-Viviana_timing.html)
Timing report is in ISEP6-Viviana_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.188ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.642ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.643ms
API generation phase: Elapsed time ==> 1s.013ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.000ms
