verilator
build
riscv-isa-sim
riscv-opcodes

benchs/build
benchs/asm/build
commit.log
log
*.vcd
uart_output.log

synth/*
!synth/synth.tcl
synth.flist
