# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_reg.srcs/sources_1/new/banc_registre.vhd" \
"../../../../project_reg.srcs/sim_1/new/TestBancRegistre.vhd" \

# Do not sort compile order
nosort
