# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_4_basys.srcs/sources_1/ip/mnist_rom/sim/mnist_rom.v" \
"../../../../lab_4_basys.srcs/sources_1/new/image_cycle.v" \
"../../../../lab_4_basys.srcs/sim_1/new/image_cycle_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
