// Seed: 3137930623
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output uwire id_5,
    output logic id_6,
    input logic id_7,
    output logic id_8,
    output id_9,
    output logic id_10,
    input id_11,
    output id_12,
    input logic id_13
);
  assign id_5[1'd0] = id_2;
  logic id_14;
  logic id_15;
endmodule
