# //  ModelSim SE-64 10.0c Jul 21 2011 Linux 2.6.18-274.7.1.el5
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
#  
do run3
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/bitAdder.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bitadder
# -- Compiling architecture dataflow_Adder of bitadder
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/Add32.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add32
# -- Compiling architecture Add32_behav of Add32
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/alu.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture alu_behav of alu
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/AluCont.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AluCont
# -- Compiling architecture AluCont_behav of AluCont
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/CLU.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CLU
# -- Compiling architecture CLU_behav of CLU
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/DataRtn.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity DataRtn
# -- Compiling architecture Behav_DataRtn of DataRtn
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/Decode.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decode
# -- Compiling architecture Decode_behav of Decode
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/PcBlock.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PcBlock
# -- Compiling architecture behav_pc of PcBlock
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/registerFile.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registerFile
# -- Compiling architecture regfile_arch of registerFile
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/ShiftXtd.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftXtd
# -- Compiling architecture ShiftXtd_behav of ShiftXtd
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/J_JAL.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity J_JAL
# -- Compiling architecture JJAL_behav of J_JAL
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/MemCont.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemCont
# -- Compiling architecture MemCont_behav of MemCont
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/IFID_REG.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IFID_REG
# -- Compiling architecture IFID_behav of IFID_REG
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/IDEX_REG.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IDEX_REG
# -- Compiling architecture IDEX_behav of IDEX_REG
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/EXMEM_REG.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EXMEM_REG
# -- Compiling architecture EXMEM_behav of EXMEM_REG
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/MEMWB_REG.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MEMWB_REG
# -- Compiling architecture MEMWB_behav of MEMWB_REG
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/icache.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity icache
# -- Compiling architecture instr_cache of icache
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/dCacheCLU.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dCacheCLU
# -- Compiling architecture behav of dCacheCLU
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/data16x184.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data16x126
# -- Compiling architecture internalRAM of data16x126
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/dcache.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dcache
# -- Compiling architecture struct of dcache
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/FwdUnit.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FwdUnit
# -- Compiling architecture FwdUnit_behav of FwdUnit
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/icache_ctrl.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity icache_ctrl
# -- Compiling architecture instr_cache_ctrl of icache_ctrl
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/mycpu.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity myCpu
# -- Loading package NUMERIC_STD
# -- Compiling architecture struct of myCpu
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/ram.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/VarLatRAM.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VarLatRAM
# -- Compiling architecture VarLatRAM_arch of VarLatRAM
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/cpu.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu
# -- Compiling architecture behavioral of cpu
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/bintohexDecoder.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity bintohexDecoder
# -- Compiling architecture BinToHex of bintohexDecoder
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/cpuTest.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpuTest
# -- Compiling architecture behavioral of cpuTest
# if [ ! -d ./work ]; then vlib ./work; vmap lpm ./work; fi
# vcom -93 ./source/tb_cpu.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity tb_cpu
# -- Compiling architecture tb_arch of tb_cpu
# vsim -novopt work.tb_cpu 
# Loading std.standard
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.tb_cpu(tb_arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_cpu(tb_arch)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.cpu(behavioral)
# Loading work.cpu(behavioral)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.mycpu(struct)
# Loading work.mycpu(struct)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.alucont(alucont_behav)
# Loading work.alucont(alucont_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.clu(clu_behav)
# Loading work.clu(clu_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.datartn(behav_datartn)
# Loading work.datartn(behav_datartn)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.decode(decode_behav)
# Loading work.decode(decode_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.exmem_reg(exmem_behav)
# Loading work.exmem_reg(exmem_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.fwdunit(fwdunit_behav)
# Loading work.fwdunit(fwdunit_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.idex_reg(idex_behav)
# Loading work.idex_reg(idex_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.ifid_reg(ifid_behav)
# Loading work.ifid_reg(ifid_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.j_jal(jjal_behav)
# Loading work.j_jal(jjal_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.memwb_reg(memwb_behav)
# Loading work.memwb_reg(memwb_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.memcont(memcont_behav)
# Loading work.memcont(memcont_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.pcblock(behav_pc)
# Loading work.pcblock(behav_pc)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.add32(add32_behav)
# Loading work.add32(add32_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.bitadder(dataflow_adder)
# Loading work.bitadder(dataflow_adder)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.shiftxtd(shiftxtd_behav)
# Loading work.shiftxtd(shiftxtd_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.alu(alu_behav)
# Loading work.alu(alu_behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.dcache(struct)
# Loading work.dcache(struct)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.data16x126(internalram)
# Loading work.data16x126(internalram)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.dcacheclu(behav)
# Loading work.dcacheclu(behav)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.icache(instr_cache)
# Loading work.icache(instr_cache)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.icache_ctrl(instr_cache_ctrl)
# Loading work.icache_ctrl(instr_cache_ctrl)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.registerfile(regfile_arch)
# Loading work.registerfile(regfile_arch)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.varlatram(varlatram_arch)
# Loading work.varlatram(varlatram_arch)
# Refreshing /home/ecegrid/a/mg255/ece437/project3/work.ram(syn)
# Loading work.ram(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_cpu/DUT/theCPU/icacheBlk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_cpu/DUT/theCPU/icacheBlk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_cpu/DUT/theCPU/icacheBlk
# starting memory initialization
# initialized memory
# ** Note: New Cycle: 
#    Time: 6800 ns  Iteration: 0  Instance: /tb_cpu
# Cycle #32
# ** Note: New Cycle: 
#    Time: 10 us  Iteration: 0  Instance: /tb_cpu
# Cycle #64
# ** Note: New Cycle: 
#    Time: 13200 ns  Iteration: 0  Instance: /tb_cpu
# Cycle #96
# ** Note: New Cycle: 
#    Time: 16400 ns  Iteration: 0  Instance: /tb_cpu
# Cycle #128
# ** Note: New Cycle: 
#    Time: 19600 ns  Iteration: 0  Instance: /tb_cpu
# Cycle #160
# ** Note: New Cycle: 
#    Time: 22800 ns  Iteration: 0  Instance: /tb_cpu
# Cycle #192
# Halted, cycles=196
# writing address 0
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
# Causality operation skipped due to absense of debug database file
