{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 13:03:35 2024 " "Info: Processing started: Sun Dec 01 13:03:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fan_light_pass -c fan_light_pass " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fan_light_pass -c fan_light_pass" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 4 -1 0 } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/text book and notes(eee)/intel quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timer\[8\] register seconds_remaining\[0\] 9.16 MHz 109.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 9.16 MHz between source register \"timer\[8\]\" and destination register \"seconds_remaining\[0\]\" (period= 109.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "107.000 ns + Longest register register " "Info: + Longest register to register delay is 107.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer\[8\] 1 REG LC3_B16 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_B16; Fanout = 7; REG Node = 'timer\[8\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer[8] } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 2.000 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[5\]~263 2 COMB LC2_B16 2 " "Info: 2: + IC(0.600 ns) + CELL(1.400 ns) = 2.000 ns; Loc. = LC2_B16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[5\]~263'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { timer[8] lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~263 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 4.000 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[6\]~237 3 COMB LC1_B16 2 " "Info: 3: + IC(0.600 ns) + CELL(1.400 ns) = 4.000 ns; Loc. = LC1_B16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[6\]~237'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~263 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~237 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 7.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[7\]~281 4 COMB LC4_B13 2 " "Info: 4: + IC(1.800 ns) + CELL(1.400 ns) = 7.200 ns; Loc. = LC4_B13; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[7\]~281'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~237 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~281 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 9.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[8\]~225 5 COMB LC2_B13 2 " "Info: 5: + IC(0.600 ns) + CELL(1.400 ns) = 9.200 ns; Loc. = LC2_B13; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[8\]~225'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~281 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~225 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 11.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[9\]~249 6 COMB LC7_B13 2 " "Info: 6: + IC(0.600 ns) + CELL(1.400 ns) = 11.200 ns; Loc. = LC7_B13; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[9\]~249'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~225 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~249 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 13.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[10\]~231 7 COMB LC1_B13 2 " "Info: 7: + IC(0.600 ns) + CELL(1.400 ns) = 13.200 ns; Loc. = LC1_B13; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[10\]~231'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~249 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~231 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.400 ns) 17.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[11\]~255 8 COMB LC1_A15 2 " "Info: 8: + IC(2.600 ns) + CELL(1.400 ns) = 17.200 ns; Loc. = LC1_A15; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[11\]~255'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~231 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~255 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 19.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[12\]~243 9 COMB LC3_A15 2 " "Info: 9: + IC(0.600 ns) + CELL(1.400 ns) = 19.200 ns; Loc. = LC3_A15; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[12\]~243'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~255 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~243 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 21.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[13\]~261 10 COMB LC6_A15 2 " "Info: 10: + IC(0.600 ns) + CELL(1.400 ns) = 21.200 ns; Loc. = LC6_A15; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[13\]~261'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~243 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~261 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 23.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[14\]~269 11 COMB LC2_A15 2 " "Info: 11: + IC(0.600 ns) + CELL(1.400 ns) = 23.200 ns; Loc. = LC2_A15; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[14\]~269'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~261 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~269 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 25.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[15\]~275 12 COMB LC8_A15 2 " "Info: 12: + IC(0.600 ns) + CELL(1.400 ns) = 25.200 ns; Loc. = LC8_A15; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[15\]~275'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~269 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~275 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 28.400 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~219 13 COMB LC4_A14 35 " "Info: 13: + IC(1.800 ns) + CELL(1.400 ns) = 28.400 ns; Loc. = LC4_A14; Fanout = 35; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~219'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~275 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~219 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.900 ns) 32.700 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|StageOut\[294\]~3102 14 COMB LC3_A13 2 " "Info: 14: + IC(2.400 ns) + CELL(1.900 ns) = 32.700 ns; Loc. = LC3_A13; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|StageOut\[294\]~3102'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~219 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[294]~3102 } "NODE_NAME" } } { "db/alt_u_div_cqe.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/alt_u_div_cqe.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 35.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[7\]~328 15 COMB LC7_A13 2 " "Info: 15: + IC(0.600 ns) + CELL(1.900 ns) = 35.200 ns; Loc. = LC7_A13; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[7\]~328'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[294]~3102 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[7]~328 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 37.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[8\]~384 16 COMB LC1_A13 2 " "Info: 16: + IC(0.600 ns) + CELL(1.400 ns) = 37.200 ns; Loc. = LC1_A13; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[8\]~384'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[7]~328 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[8]~384 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 40.400 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[9\]~312 17 COMB LC6_A18 2 " "Info: 17: + IC(1.800 ns) + CELL(1.400 ns) = 40.400 ns; Loc. = LC6_A18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[9\]~312'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[8]~384 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[9]~312 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 43.600 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[10\]~344 18 COMB LC5_A19 2 " "Info: 18: + IC(1.800 ns) + CELL(1.400 ns) = 43.600 ns; Loc. = LC5_A19; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[10\]~344'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[9]~312 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[10]~344 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 46.800 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[11\]~320 19 COMB LC2_A22 2 " "Info: 19: + IC(1.800 ns) + CELL(1.400 ns) = 46.800 ns; Loc. = LC2_A22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[11\]~320'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[10]~344 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[11]~320 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 50.000 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[12\]~352 20 COMB LC1_A24 2 " "Info: 20: + IC(1.800 ns) + CELL(1.400 ns) = 50.000 ns; Loc. = LC1_A24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[12\]~352'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[11]~320 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[12]~352 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 52.000 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[13\]~336 21 COMB LC7_A24 2 " "Info: 21: + IC(0.600 ns) + CELL(1.400 ns) = 52.000 ns; Loc. = LC7_A24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[13\]~336'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[12]~352 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[13]~336 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 55.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[14\]~360 22 COMB LC5_A20 2 " "Info: 22: + IC(1.800 ns) + CELL(1.400 ns) = 55.200 ns; Loc. = LC5_A20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[14\]~360'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[13]~336 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[14]~360 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 58.500 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[15\]~368 23 COMB LC3_A17 2 " "Info: 23: + IC(1.900 ns) + CELL(1.400 ns) = 58.500 ns; Loc. = LC3_A17; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[15\]~368'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[14]~360 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[15]~368 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 60.500 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[16\]~376 24 COMB LC6_A17 1 " "Info: 24: + IC(0.600 ns) + CELL(1.400 ns) = 60.500 ns; Loc. = LC6_A17; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[16\]~376'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[15]~368 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[16]~376 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 62.500 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[17\]~300 25 COMB LC1_A17 2 " "Info: 25: + IC(0.600 ns) + CELL(1.400 ns) = 62.500 ns; Loc. = LC1_A17; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[17\]~300'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[16]~376 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~300 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.900 ns) 66.900 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[17\]~399 26 COMB LC3_A6 35 " "Info: 26: + IC(2.500 ns) + CELL(1.900 ns) = 66.900 ns; Loc. = LC3_A6; Fanout = 35; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[17\]~399'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~300 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~399 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.900 ns) 72.900 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|StageOut\[314\]~3100 27 COMB LC8_A14 3 " "Info: 27: + IC(4.100 ns) + CELL(1.900 ns) = 72.900 ns; Loc. = LC8_A14; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|StageOut\[314\]~3100'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~399 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[314]~3100 } "NODE_NAME" } } { "db/alt_u_div_cqe.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/alt_u_div_cqe.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.900 ns) 76.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[9\]~COUT 28 COMB LC8_A6 2 " "Info: 28: + IC(2.500 ns) + CELL(0.900 ns) = 76.300 ns; Loc. = LC8_A6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[9\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[314]~3100 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[9]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.200 ns) 77.000 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[10\]~COUT 29 COMB LC1_A8 2 " "Info: 29: + IC(0.500 ns) + CELL(0.200 ns) = 77.000 ns; Loc. = LC1_A8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[10\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[9]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[10]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 77.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[11\]~COUT 30 COMB LC2_A8 2 " "Info: 30: + IC(0.000 ns) + CELL(0.200 ns) = 77.200 ns; Loc. = LC2_A8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[11\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[10]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[11]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 77.400 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[12\]~COUT 31 COMB LC3_A8 2 " "Info: 31: + IC(0.000 ns) + CELL(0.200 ns) = 77.400 ns; Loc. = LC3_A8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[12\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[11]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[12]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 77.600 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[13\]~COUT 32 COMB LC4_A8 2 " "Info: 32: + IC(0.000 ns) + CELL(0.200 ns) = 77.600 ns; Loc. = LC4_A8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[13\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[12]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[13]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 77.800 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[14\]~COUT 33 COMB LC5_A8 2 " "Info: 33: + IC(0.000 ns) + CELL(0.200 ns) = 77.800 ns; Loc. = LC5_A8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[14\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[13]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[14]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 78.000 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[15\]~COUT 34 COMB LC6_A8 2 " "Info: 34: + IC(0.000 ns) + CELL(0.200 ns) = 78.000 ns; Loc. = LC6_A8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[15\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[14]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[15]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 78.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[16\]~COUT 35 COMB LC7_A8 1 " "Info: 35: + IC(0.000 ns) + CELL(0.200 ns) = 78.200 ns; Loc. = LC7_A8; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[16\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[15]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[16]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 78.400 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|cout 36 COMB LC8_A8 2 " "Info: 36: + IC(0.000 ns) + CELL(0.200 ns) = 78.400 ns; Loc. = LC8_A8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|cout'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[16]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|cout } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 80.000 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[17\]~503 37 COMB LC1_A10 26 " "Info: 37: + IC(0.500 ns) + CELL(1.100 ns) = 80.000 ns; Loc. = LC1_A10; Fanout = 26; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[17\]~503'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|cout lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[17]~503 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 85.500 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|StageOut\[334\]~3056 38 COMB LC7_A18 3 " "Info: 38: + IC(4.100 ns) + CELL(1.400 ns) = 85.500 ns; Loc. = LC7_A18; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|StageOut\[334\]~3056'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[17]~503 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[334]~3056 } "NODE_NAME" } } { "db/alt_u_div_cqe.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/alt_u_div_cqe.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.900 ns) 89.100 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[11\]~COUT 39 COMB LC8_A10 2 " "Info: 39: + IC(2.700 ns) + CELL(0.900 ns) = 89.100 ns; Loc. = LC8_A10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[11\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[334]~3056 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[11]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.200 ns) 89.800 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[12\]~COUT 40 COMB LC1_A12 2 " "Info: 40: + IC(0.500 ns) + CELL(0.200 ns) = 89.800 ns; Loc. = LC1_A12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[12\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[11]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[12]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 90.000 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[13\]~COUT 41 COMB LC2_A12 2 " "Info: 41: + IC(0.000 ns) + CELL(0.200 ns) = 90.000 ns; Loc. = LC2_A12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[13\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[12]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[13]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 90.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[14\]~COUT 42 COMB LC3_A12 2 " "Info: 42: + IC(0.000 ns) + CELL(0.200 ns) = 90.200 ns; Loc. = LC3_A12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[14\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[13]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[14]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 90.400 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[15\]~COUT 43 COMB LC4_A12 2 " "Info: 43: + IC(0.000 ns) + CELL(0.200 ns) = 90.400 ns; Loc. = LC4_A12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[15\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[14]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[15]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 90.600 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[16\]~COUT 44 COMB LC5_A12 1 " "Info: 44: + IC(0.000 ns) + CELL(0.200 ns) = 90.600 ns; Loc. = LC5_A12; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[16\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[15]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[16]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 90.800 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|cout 45 COMB LC6_A12 1 " "Info: 45: + IC(0.000 ns) + CELL(0.200 ns) = 90.800 ns; Loc. = LC6_A12; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|cout'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[16]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|cout } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 91.900 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[17\]~545 46 COMB LC7_A12 17 " "Info: 46: + IC(0.000 ns) + CELL(1.100 ns) = 91.900 ns; Loc. = LC7_A12; Fanout = 17; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[17\]~545'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|cout lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[17]~545 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.900 ns) 96.000 ns always4~299 47 COMB LC5_A11 1 " "Info: 47: + IC(2.200 ns) + CELL(1.900 ns) = 96.000 ns; Loc. = LC5_A11; Fanout = 1; COMB Node = 'always4~299'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[17]~545 always4~299 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 98.500 ns always4~300 48 COMB LC1_A11 1 " "Info: 48: + IC(0.600 ns) + CELL(1.900 ns) = 98.500 ns; Loc. = LC1_A11; Fanout = 1; COMB Node = 'always4~300'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { always4~299 always4~300 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 101.700 ns always4~301 49 COMB LC1_A9 1 " "Info: 49: + IC(1.800 ns) + CELL(1.400 ns) = 101.700 ns; Loc. = LC1_A9; Fanout = 1; COMB Node = 'always4~301'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { always4~300 always4~301 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 105.400 ns seconds_remaining~210 50 COMB LC6_A5 4 " "Info: 50: + IC(1.800 ns) + CELL(1.900 ns) = 105.400 ns; Loc. = LC6_A5; Fanout = 4; COMB Node = 'seconds_remaining~210'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { always4~301 seconds_remaining~210 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 107.000 ns seconds_remaining\[0\] 51 REG LC7_A5 5 " "Info: 51: + IC(0.600 ns) + CELL(1.000 ns) = 107.000 ns; Loc. = LC7_A5; Fanout = 5; REG Node = 'seconds_remaining\[0\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { seconds_remaining~210 seconds_remaining[0] } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "54.700 ns ( 51.12 % ) " "Info: Total cell delay = 54.700 ns ( 51.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "52.300 ns ( 48.88 % ) " "Info: Total interconnect delay = 52.300 ns ( 48.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "107.000 ns" { timer[8] lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~263 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~237 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~281 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~225 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~249 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~231 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~255 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~243 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~261 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~269 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~275 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~219 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[294]~3102 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[7]~328 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[8]~384 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[9]~312 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[10]~344 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[11]~320 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[12]~352 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[13]~336 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[14]~360 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[15]~368 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[16]~376 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~300 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~399 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[314]~3100 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[9]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[10]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[11]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[12]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[13]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[14]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[15]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[16]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|cout lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[17]~503 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[334]~3056 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[11]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[12]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[13]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[14]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[15]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[16]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|cout lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[17]~545 always4~299 always4~300 always4~301 seconds_remaining~210 seconds_remaining[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "107.000 ns" { timer[8] {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~263 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~237 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~281 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~225 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~249 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~231 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~255 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~243 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~261 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~269 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~275 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~219 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[294]~3102 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[7]~328 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[8]~384 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[9]~312 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[10]~344 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[11]~320 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[12]~352 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[13]~336 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[14]~360 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[15]~368 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[16]~376 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~300 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~399 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[314]~3100 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[9]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[10]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[11]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[12]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[13]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[14]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[15]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[16]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|cout {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[17]~503 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[334]~3056 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[11]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[12]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[13]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[14]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[15]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[16]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|cout {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[17]~545 {} always4~299 {} always4~300 {} always4~301 {} seconds_remaining~210 {} seconds_remaining[0] {} } { 0.000ns 0.600ns 0.600ns 1.800ns 0.600ns 0.600ns 0.600ns 2.600ns 0.600ns 0.600ns 0.600ns 0.600ns 1.800ns 2.400ns 0.600ns 0.600ns 1.800ns 1.800ns 1.800ns 1.800ns 0.600ns 1.800ns 1.900ns 0.600ns 0.600ns 2.500ns 4.100ns 2.500ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 4.100ns 2.700ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.200ns 0.600ns 1.800ns 1.800ns 0.600ns } { 0.000ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.900ns 1.900ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.900ns 1.900ns 0.900ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 1.100ns 1.400ns 0.900ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 1.100ns 1.900ns 1.900ns 1.400ns 1.900ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns seconds_remaining\[0\] 2 REG LC7_A5 5 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC7_A5; Fanout = 5; REG Node = 'seconds_remaining\[0\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk seconds_remaining[0] } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk seconds_remaining[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} seconds_remaining[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.900 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns timer\[8\] 2 REG LC3_B16 7 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC3_B16; Fanout = 7; REG Node = 'timer\[8\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk timer[8] } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk timer[8] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} timer[8] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk seconds_remaining[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} seconds_remaining[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk timer[8] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} timer[8] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "107.000 ns" { timer[8] lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~263 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~237 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~281 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~225 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~249 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~231 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~255 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~243 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~261 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~269 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~275 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~219 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[294]~3102 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[7]~328 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[8]~384 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[9]~312 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[10]~344 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[11]~320 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[12]~352 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[13]~336 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[14]~360 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[15]~368 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[16]~376 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~300 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~399 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[314]~3100 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[9]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[10]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[11]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[12]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[13]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[14]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[15]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[16]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|cout lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[17]~503 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[334]~3056 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[11]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[12]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[13]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[14]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[15]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[16]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|cout lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[17]~545 always4~299 always4~300 always4~301 seconds_remaining~210 seconds_remaining[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "107.000 ns" { timer[8] {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~263 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~237 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~281 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~225 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~249 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~231 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~255 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~243 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~261 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~269 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~275 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~219 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[294]~3102 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[7]~328 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[8]~384 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[9]~312 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[10]~344 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[11]~320 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[12]~352 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[13]~336 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[14]~360 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[15]~368 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[16]~376 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~300 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~399 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[314]~3100 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[9]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[10]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[11]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[12]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[13]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[14]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[15]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[16]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|cout {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[17]~503 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[334]~3056 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[11]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[12]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[13]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[14]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[15]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[16]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|cout {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[17]~545 {} always4~299 {} always4~300 {} always4~301 {} seconds_remaining~210 {} seconds_remaining[0] {} } { 0.000ns 0.600ns 0.600ns 1.800ns 0.600ns 0.600ns 0.600ns 2.600ns 0.600ns 0.600ns 0.600ns 0.600ns 1.800ns 2.400ns 0.600ns 0.600ns 1.800ns 1.800ns 1.800ns 1.800ns 0.600ns 1.800ns 1.900ns 0.600ns 0.600ns 2.500ns 4.100ns 2.500ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 4.100ns 2.700ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.200ns 0.600ns 1.800ns 1.800ns 0.600ns } { 0.000ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.900ns 1.900ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.900ns 1.900ns 0.900ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 1.100ns 1.400ns 0.900ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 1.100ns 1.900ns 1.900ns 1.400ns 1.900ns 1.000ns } "" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk seconds_remaining[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} seconds_remaining[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk timer[8] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} timer[8] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "gate_open~reg0 password\[2\] clk 13.100 ns register " "Info: tsu for register \"gate_open~reg0\" (data pin = \"password\[2\]\", clock pin = \"clk\") is 13.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.700 ns + Longest pin register " "Info: + Longest pin to register delay is 15.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns password\[2\] 1 PIN PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'password\[2\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { password[2] } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.900 ns) 7.400 ns Equal0~38 2 COMB LC4_B5 28 " "Info: 2: + IC(2.400 ns) + CELL(1.900 ns) = 7.400 ns; Loc. = LC4_B5; Fanout = 28; COMB Node = 'Equal0~38'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { password[2] Equal0~38 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.900 ns) 14.100 ns gate_open~28 3 COMB LC2_B23 2 " "Info: 3: + IC(4.800 ns) + CELL(1.900 ns) = 14.100 ns; Loc. = LC2_B23; Fanout = 2; COMB Node = 'gate_open~28'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { Equal0~38 gate_open~28 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 15.700 ns gate_open~reg0 4 REG LC3_B23 1 " "Info: 4: + IC(0.600 ns) + CELL(1.000 ns) = 15.700 ns; Loc. = LC3_B23; Fanout = 1; REG Node = 'gate_open~reg0'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { gate_open~28 gate_open~reg0 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 50.32 % ) " "Info: Total cell delay = 7.900 ns ( 50.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.800 ns ( 49.68 % ) " "Info: Total interconnect delay = 7.800 ns ( 49.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { password[2] Equal0~38 gate_open~28 gate_open~reg0 } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { password[2] {} password[2]~out {} Equal0~38 {} gate_open~28 {} gate_open~reg0 {} } { 0.000ns 0.000ns 2.400ns 4.800ns 0.600ns } { 0.000ns 3.100ns 1.900ns 1.900ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns gate_open~reg0 2 REG LC3_B23 1 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC3_B23; Fanout = 1; REG Node = 'gate_open~reg0'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk gate_open~reg0 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk gate_open~reg0 } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} gate_open~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { password[2] Equal0~38 gate_open~28 gate_open~reg0 } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { password[2] {} password[2]~out {} Equal0~38 {} gate_open~28 {} gate_open~reg0 {} } { 0.000ns 0.000ns 2.400ns 4.800ns 0.600ns } { 0.000ns 3.100ns 1.900ns 1.900ns 1.000ns } "" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk gate_open~reg0 } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} gate_open~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk fan lpm_counter:count_in_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] 20.300 ns register " "Info: tco from clock \"clk\" to destination pin \"fan\" through register \"lpm_counter:count_in_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]\" is 20.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns lpm_counter:count_in_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC4_C2 5 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC4_C2; Fanout = 5; REG Node = 'lpm_counter:count_in_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.500 ns + Longest register pin " "Info: + Longest register to pin delay is 15.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:count_in_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] 1 REG LC4_C2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_C2; Fanout = 5; REG Node = 'lpm_counter:count_in_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.900 ns) 2.700 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[1\] 2 COMB LC1_C1 2 " "Info: 2: + IC(1.800 ns) + CELL(0.900 ns) = 2.700 ns; Loc. = LC1_C1; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[1\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter|q[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 2.900 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\] 3 COMB LC2_C1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.200 ns) = 2.900 ns; Loc. = LC2_C1; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 4.000 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] 4 COMB LC3_C1 3 " "Info: 4: + IC(0.000 ns) + CELL(1.100 ns) = 4.000 ns; Loc. = LC3_C1; Fanout = 3; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.900 ns) 7.900 ns Mux0~249 5 COMB LC2_C5 1 " "Info: 5: + IC(2.000 ns) + CELL(1.900 ns) = 7.900 ns; Loc. = LC2_C5; Fanout = 1; COMB Node = 'Mux0~249'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Mux0~249 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 10.400 ns Mux0~250 6 COMB LC4_C5 1 " "Info: 6: + IC(0.600 ns) + CELL(1.900 ns) = 10.400 ns; Loc. = LC4_C5; Fanout = 1; COMB Node = 'Mux0~250'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux0~249 Mux0~250 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(3.900 ns) 15.500 ns fan 7 PIN PIN_80 0 " "Info: 7: + IC(1.200 ns) + CELL(3.900 ns) = 15.500 ns; Loc. = PIN_80; Fanout = 0; PIN Node = 'fan'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { Mux0~250 fan } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 63.87 % ) " "Info: Total cell delay = 9.900 ns ( 63.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.600 ns ( 36.13 % ) " "Info: Total interconnect delay = 5.600 ns ( 36.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter|q[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Mux0~249 Mux0~250 fan } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] {} Mux0~249 {} Mux0~250 {} fan {} } { 0.000ns 1.800ns 0.000ns 0.000ns 2.000ns 0.600ns 1.200ns } { 0.000ns 0.900ns 0.200ns 1.100ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter|q[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Mux0~249 Mux0~250 fan } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { lpm_counter:count_in_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] {} Mux0~249 {} Mux0~250 {} fan {} } { 0.000ns 1.800ns 0.000ns 0.000ns 2.000ns 0.600ns 1.200ns } { 0.000ns 0.900ns 0.200ns 1.100ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ntc fan 10.500 ns Longest " "Info: Longest tpd from source pin \"ntc\" to destination pin \"fan\" is 10.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns ntc 1 PIN PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_56; Fanout = 1; PIN Node = 'ntc'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ntc } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 5.400 ns Mux0~250 2 COMB LC4_C5 1 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 5.400 ns; Loc. = LC4_C5; Fanout = 1; COMB Node = 'Mux0~250'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { ntc Mux0~250 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(3.900 ns) 10.500 ns fan 3 PIN PIN_80 0 " "Info: 3: + IC(1.200 ns) + CELL(3.900 ns) = 10.500 ns; Loc. = PIN_80; Fanout = 0; PIN Node = 'fan'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { Mux0~250 fan } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 73.33 % ) " "Info: Total cell delay = 7.700 ns ( 73.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 26.67 % ) " "Info: Total interconnect delay = 2.800 ns ( 26.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { ntc Mux0~250 fan } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { ntc {} ntc~out {} Mux0~250 {} fan {} } { 0.000ns 0.000ns 1.600ns 1.200ns } { 0.000ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "exit_state.10 ir2 clk 0.900 ns register " "Info: th for register \"exit_state.10\" (data pin = \"ir2\", clock pin = \"clk\") is 0.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns exit_state.10 2 REG LC3_C6 3 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC3_C6; Fanout = 3; REG Node = 'exit_state.10'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk exit_state.10 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk exit_state.10 } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} exit_state.10 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.400 ns + " "Info: + Micro hold delay of destination is 1.400 ns" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 54 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns ir2 1 PIN PIN_124 8 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_124; Fanout = 8; PIN Node = 'ir2'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir2 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.900 ns) 4.400 ns exit_state.10 2 REG LC3_C6 3 " "Info: 2: + IC(1.600 ns) + CELL(0.900 ns) = 4.400 ns; Loc. = LC3_C6; Fanout = 3; REG Node = 'exit_state.10'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ir2 exit_state.10 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 63.64 % ) " "Info: Total cell delay = 2.800 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 36.36 % ) " "Info: Total interconnect delay = 1.600 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { ir2 exit_state.10 } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { ir2 {} ir2~out {} exit_state.10 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.900ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk exit_state.10 } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} exit_state.10 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { ir2 exit_state.10 } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { ir2 {} ir2~out {} exit_state.10 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.900ns 0.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 13:03:35 2024 " "Info: Processing ended: Sun Dec 01 13:03:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
