
59_Optical_Gate_Test.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001e7a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  00001e7a  00001f0e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  0080006a  0080006a  00001f18  2**0
                  ALLOC
  3 .stab         000014d0  00000000  00000000  00001f18  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000009da  00000000  00000000  000033e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00003dc2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00003f02  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00004072  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00005cbb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00006ba6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00007954  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00007ab4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00007d41  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000850f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 f9 0d 	jmp	0x1bf2	; 0x1bf2 <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 24 0e 	jmp	0x1c48	; 0x1c48 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e7       	ldi	r30, 0x7A	; 122
      68:	fe e1       	ldi	r31, 0x1E	; 30
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 36       	cpi	r26, 0x6A	; 106
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e6       	ldi	r26, 0x6A	; 106
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a6 37       	cpi	r26, 0x76	; 118
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 6f 0d 	call	0x1ade	; 0x1ade <main>
      8a:	0c 94 3b 0f 	jmp	0x1e76	; 0x1e76 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 04 0f 	jmp	0x1e08	; 0x1e08 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 20 0f 	jmp	0x1e40	; 0x1e40 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 10 0f 	jmp	0x1e20	; 0x1e20 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 2c 0f 	jmp	0x1e58	; 0x1e58 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 10 0f 	jmp	0x1e20	; 0x1e20 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 2c 0f 	jmp	0x1e58	; 0x1e58 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 04 0f 	jmp	0x1e08	; 0x1e08 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 20 0f 	jmp	0x1e40	; 0x1e40 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 10 0f 	jmp	0x1e20	; 0x1e20 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 2c 0f 	jmp	0x1e58	; 0x1e58 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 10 0f 	jmp	0x1e20	; 0x1e20 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 2c 0f 	jmp	0x1e58	; 0x1e58 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 10 0f 	jmp	0x1e20	; 0x1e20 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 2c 0f 	jmp	0x1e58	; 0x1e58 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 14 0f 	jmp	0x1e28	; 0x1e28 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 30 0f 	jmp	0x1e60	; 0x1e60 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <SetPinDirection>:
*/
#include"DDIO.h" // This header file includes the appropriate IO definitions for the device that has been specified by the -MCU= compiler command-line switch.

// Function (1):  to set the pin number (0 to 31) direction as Input(floating)/Output/Input(pull up)
void SetPinDirection(u8 PinNumber, u8 PinDirection)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <SetPinDirection+0x6>
     b4c:	0f 92       	push	r0
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
     b52:	8a 83       	std	Y+2, r24	; 0x02
     b54:	6b 83       	std	Y+3, r22	; 0x03
	u8 PortLetter = PinNumber/NUM; // to get the Port letter (0 for A, 1 for B, 2 for C, 3 for D)
     b56:	8a 81       	ldd	r24, Y+2	; 0x02
     b58:	86 95       	lsr	r24
     b5a:	86 95       	lsr	r24
     b5c:	86 95       	lsr	r24
     b5e:	89 83       	std	Y+1, r24	; 0x01
	// PinNumber%NUM gives the number of the pin in the port from 0 to 7

	// 0 for port A
		if (PortLetter == PortA_Letter)
     b60:	89 81       	ldd	r24, Y+1	; 0x01
     b62:	88 23       	and	r24, r24
     b64:	09 f0       	breq	.+2      	; 0xb68 <SetPinDirection+0x22>
     b66:	66 c0       	rjmp	.+204    	; 0xc34 <SetPinDirection+0xee>
		{
			//DDRA
			if (PinDirection == INPUT) // Input (floating)
     b68:	8b 81       	ldd	r24, Y+3	; 0x03
     b6a:	88 23       	and	r24, r24
     b6c:	c1 f4       	brne	.+48     	; 0xb9e <SetPinDirection+0x58>
			{
				CLR_BIT(DDRA, PinNumber%NUM);
     b6e:	aa e3       	ldi	r26, 0x3A	; 58
     b70:	b0 e0       	ldi	r27, 0x00	; 0
     b72:	ea e3       	ldi	r30, 0x3A	; 58
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	80 81       	ld	r24, Z
     b78:	48 2f       	mov	r20, r24
     b7a:	8a 81       	ldd	r24, Y+2	; 0x02
     b7c:	88 2f       	mov	r24, r24
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	9c 01       	movw	r18, r24
     b82:	27 70       	andi	r18, 0x07	; 7
     b84:	30 70       	andi	r19, 0x00	; 0
     b86:	81 e0       	ldi	r24, 0x01	; 1
     b88:	90 e0       	ldi	r25, 0x00	; 0
     b8a:	02 2e       	mov	r0, r18
     b8c:	02 c0       	rjmp	.+4      	; 0xb92 <SetPinDirection+0x4c>
     b8e:	88 0f       	add	r24, r24
     b90:	99 1f       	adc	r25, r25
     b92:	0a 94       	dec	r0
     b94:	e2 f7       	brpl	.-8      	; 0xb8e <SetPinDirection+0x48>
     b96:	80 95       	com	r24
     b98:	84 23       	and	r24, r20
     b9a:	8c 93       	st	X, r24
     b9c:	87 c1       	rjmp	.+782    	; 0xeac <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
     b9e:	8b 81       	ldd	r24, Y+3	; 0x03
     ba0:	81 30       	cpi	r24, 0x01	; 1
     ba2:	b9 f4       	brne	.+46     	; 0xbd2 <SetPinDirection+0x8c>
			{
				SET_BIT(DDRA, PinNumber%NUM);
     ba4:	aa e3       	ldi	r26, 0x3A	; 58
     ba6:	b0 e0       	ldi	r27, 0x00	; 0
     ba8:	ea e3       	ldi	r30, 0x3A	; 58
     baa:	f0 e0       	ldi	r31, 0x00	; 0
     bac:	80 81       	ld	r24, Z
     bae:	48 2f       	mov	r20, r24
     bb0:	8a 81       	ldd	r24, Y+2	; 0x02
     bb2:	88 2f       	mov	r24, r24
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	9c 01       	movw	r18, r24
     bb8:	27 70       	andi	r18, 0x07	; 7
     bba:	30 70       	andi	r19, 0x00	; 0
     bbc:	81 e0       	ldi	r24, 0x01	; 1
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	02 2e       	mov	r0, r18
     bc2:	02 c0       	rjmp	.+4      	; 0xbc8 <SetPinDirection+0x82>
     bc4:	88 0f       	add	r24, r24
     bc6:	99 1f       	adc	r25, r25
     bc8:	0a 94       	dec	r0
     bca:	e2 f7       	brpl	.-8      	; 0xbc4 <SetPinDirection+0x7e>
     bcc:	84 2b       	or	r24, r20
     bce:	8c 93       	st	X, r24
     bd0:	6d c1       	rjmp	.+730    	; 0xeac <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
     bd2:	8b 81       	ldd	r24, Y+3	; 0x03
     bd4:	82 30       	cpi	r24, 0x02	; 2
     bd6:	09 f0       	breq	.+2      	; 0xbda <SetPinDirection+0x94>
     bd8:	69 c1       	rjmp	.+722    	; 0xeac <SetPinDirection+0x366>
			{
				CLR_BIT(DDRA, PinNumber%NUM); // define as input
     bda:	aa e3       	ldi	r26, 0x3A	; 58
     bdc:	b0 e0       	ldi	r27, 0x00	; 0
     bde:	ea e3       	ldi	r30, 0x3A	; 58
     be0:	f0 e0       	ldi	r31, 0x00	; 0
     be2:	80 81       	ld	r24, Z
     be4:	48 2f       	mov	r20, r24
     be6:	8a 81       	ldd	r24, Y+2	; 0x02
     be8:	88 2f       	mov	r24, r24
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	9c 01       	movw	r18, r24
     bee:	27 70       	andi	r18, 0x07	; 7
     bf0:	30 70       	andi	r19, 0x00	; 0
     bf2:	81 e0       	ldi	r24, 0x01	; 1
     bf4:	90 e0       	ldi	r25, 0x00	; 0
     bf6:	02 c0       	rjmp	.+4      	; 0xbfc <SetPinDirection+0xb6>
     bf8:	88 0f       	add	r24, r24
     bfa:	99 1f       	adc	r25, r25
     bfc:	2a 95       	dec	r18
     bfe:	e2 f7       	brpl	.-8      	; 0xbf8 <SetPinDirection+0xb2>
     c00:	80 95       	com	r24
     c02:	84 23       	and	r24, r20
     c04:	8c 93       	st	X, r24
				SET_BIT(PORTA, PinNumber%NUM); // write high to be Input (pull up)
     c06:	ab e3       	ldi	r26, 0x3B	; 59
     c08:	b0 e0       	ldi	r27, 0x00	; 0
     c0a:	eb e3       	ldi	r30, 0x3B	; 59
     c0c:	f0 e0       	ldi	r31, 0x00	; 0
     c0e:	80 81       	ld	r24, Z
     c10:	48 2f       	mov	r20, r24
     c12:	8a 81       	ldd	r24, Y+2	; 0x02
     c14:	88 2f       	mov	r24, r24
     c16:	90 e0       	ldi	r25, 0x00	; 0
     c18:	9c 01       	movw	r18, r24
     c1a:	27 70       	andi	r18, 0x07	; 7
     c1c:	30 70       	andi	r19, 0x00	; 0
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	90 e0       	ldi	r25, 0x00	; 0
     c22:	02 2e       	mov	r0, r18
     c24:	02 c0       	rjmp	.+4      	; 0xc2a <SetPinDirection+0xe4>
     c26:	88 0f       	add	r24, r24
     c28:	99 1f       	adc	r25, r25
     c2a:	0a 94       	dec	r0
     c2c:	e2 f7       	brpl	.-8      	; 0xc26 <SetPinDirection+0xe0>
     c2e:	84 2b       	or	r24, r20
     c30:	8c 93       	st	X, r24
     c32:	3c c1       	rjmp	.+632    	; 0xeac <SetPinDirection+0x366>
			}
		}

	// 1 for port B
		else if (PortLetter == PortB_Letter)
     c34:	89 81       	ldd	r24, Y+1	; 0x01
     c36:	81 30       	cpi	r24, 0x01	; 1
     c38:	09 f0       	breq	.+2      	; 0xc3c <SetPinDirection+0xf6>
     c3a:	66 c0       	rjmp	.+204    	; 0xd08 <SetPinDirection+0x1c2>
		{
			//DDRB
			if (PinDirection == INPUT) // Input (floating)
     c3c:	8b 81       	ldd	r24, Y+3	; 0x03
     c3e:	88 23       	and	r24, r24
     c40:	c1 f4       	brne	.+48     	; 0xc72 <SetPinDirection+0x12c>
			{
				CLR_BIT(DDRB, PinNumber%NUM);
     c42:	a7 e3       	ldi	r26, 0x37	; 55
     c44:	b0 e0       	ldi	r27, 0x00	; 0
     c46:	e7 e3       	ldi	r30, 0x37	; 55
     c48:	f0 e0       	ldi	r31, 0x00	; 0
     c4a:	80 81       	ld	r24, Z
     c4c:	48 2f       	mov	r20, r24
     c4e:	8a 81       	ldd	r24, Y+2	; 0x02
     c50:	88 2f       	mov	r24, r24
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	9c 01       	movw	r18, r24
     c56:	27 70       	andi	r18, 0x07	; 7
     c58:	30 70       	andi	r19, 0x00	; 0
     c5a:	81 e0       	ldi	r24, 0x01	; 1
     c5c:	90 e0       	ldi	r25, 0x00	; 0
     c5e:	02 2e       	mov	r0, r18
     c60:	02 c0       	rjmp	.+4      	; 0xc66 <SetPinDirection+0x120>
     c62:	88 0f       	add	r24, r24
     c64:	99 1f       	adc	r25, r25
     c66:	0a 94       	dec	r0
     c68:	e2 f7       	brpl	.-8      	; 0xc62 <SetPinDirection+0x11c>
     c6a:	80 95       	com	r24
     c6c:	84 23       	and	r24, r20
     c6e:	8c 93       	st	X, r24
     c70:	1d c1       	rjmp	.+570    	; 0xeac <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
     c72:	8b 81       	ldd	r24, Y+3	; 0x03
     c74:	81 30       	cpi	r24, 0x01	; 1
     c76:	b9 f4       	brne	.+46     	; 0xca6 <SetPinDirection+0x160>
			{
				SET_BIT(DDRB, PinNumber%NUM);
     c78:	a7 e3       	ldi	r26, 0x37	; 55
     c7a:	b0 e0       	ldi	r27, 0x00	; 0
     c7c:	e7 e3       	ldi	r30, 0x37	; 55
     c7e:	f0 e0       	ldi	r31, 0x00	; 0
     c80:	80 81       	ld	r24, Z
     c82:	48 2f       	mov	r20, r24
     c84:	8a 81       	ldd	r24, Y+2	; 0x02
     c86:	88 2f       	mov	r24, r24
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	9c 01       	movw	r18, r24
     c8c:	27 70       	andi	r18, 0x07	; 7
     c8e:	30 70       	andi	r19, 0x00	; 0
     c90:	81 e0       	ldi	r24, 0x01	; 1
     c92:	90 e0       	ldi	r25, 0x00	; 0
     c94:	02 2e       	mov	r0, r18
     c96:	02 c0       	rjmp	.+4      	; 0xc9c <SetPinDirection+0x156>
     c98:	88 0f       	add	r24, r24
     c9a:	99 1f       	adc	r25, r25
     c9c:	0a 94       	dec	r0
     c9e:	e2 f7       	brpl	.-8      	; 0xc98 <SetPinDirection+0x152>
     ca0:	84 2b       	or	r24, r20
     ca2:	8c 93       	st	X, r24
     ca4:	03 c1       	rjmp	.+518    	; 0xeac <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
     ca6:	8b 81       	ldd	r24, Y+3	; 0x03
     ca8:	82 30       	cpi	r24, 0x02	; 2
     caa:	09 f0       	breq	.+2      	; 0xcae <SetPinDirection+0x168>
     cac:	ff c0       	rjmp	.+510    	; 0xeac <SetPinDirection+0x366>
			{
				CLR_BIT(DDRB, PinNumber%NUM); // define as input
     cae:	a7 e3       	ldi	r26, 0x37	; 55
     cb0:	b0 e0       	ldi	r27, 0x00	; 0
     cb2:	e7 e3       	ldi	r30, 0x37	; 55
     cb4:	f0 e0       	ldi	r31, 0x00	; 0
     cb6:	80 81       	ld	r24, Z
     cb8:	48 2f       	mov	r20, r24
     cba:	8a 81       	ldd	r24, Y+2	; 0x02
     cbc:	88 2f       	mov	r24, r24
     cbe:	90 e0       	ldi	r25, 0x00	; 0
     cc0:	9c 01       	movw	r18, r24
     cc2:	27 70       	andi	r18, 0x07	; 7
     cc4:	30 70       	andi	r19, 0x00	; 0
     cc6:	81 e0       	ldi	r24, 0x01	; 1
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	02 c0       	rjmp	.+4      	; 0xcd0 <SetPinDirection+0x18a>
     ccc:	88 0f       	add	r24, r24
     cce:	99 1f       	adc	r25, r25
     cd0:	2a 95       	dec	r18
     cd2:	e2 f7       	brpl	.-8      	; 0xccc <SetPinDirection+0x186>
     cd4:	80 95       	com	r24
     cd6:	84 23       	and	r24, r20
     cd8:	8c 93       	st	X, r24
				SET_BIT(PORTB, PinNumber%NUM); // write high to be Input (pull up)
     cda:	a8 e3       	ldi	r26, 0x38	; 56
     cdc:	b0 e0       	ldi	r27, 0x00	; 0
     cde:	e8 e3       	ldi	r30, 0x38	; 56
     ce0:	f0 e0       	ldi	r31, 0x00	; 0
     ce2:	80 81       	ld	r24, Z
     ce4:	48 2f       	mov	r20, r24
     ce6:	8a 81       	ldd	r24, Y+2	; 0x02
     ce8:	88 2f       	mov	r24, r24
     cea:	90 e0       	ldi	r25, 0x00	; 0
     cec:	9c 01       	movw	r18, r24
     cee:	27 70       	andi	r18, 0x07	; 7
     cf0:	30 70       	andi	r19, 0x00	; 0
     cf2:	81 e0       	ldi	r24, 0x01	; 1
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	02 2e       	mov	r0, r18
     cf8:	02 c0       	rjmp	.+4      	; 0xcfe <SetPinDirection+0x1b8>
     cfa:	88 0f       	add	r24, r24
     cfc:	99 1f       	adc	r25, r25
     cfe:	0a 94       	dec	r0
     d00:	e2 f7       	brpl	.-8      	; 0xcfa <SetPinDirection+0x1b4>
     d02:	84 2b       	or	r24, r20
     d04:	8c 93       	st	X, r24
     d06:	d2 c0       	rjmp	.+420    	; 0xeac <SetPinDirection+0x366>
			}
		}

	// 2 for port C
		else if (PortLetter == PortC_Letter)
     d08:	89 81       	ldd	r24, Y+1	; 0x01
     d0a:	82 30       	cpi	r24, 0x02	; 2
     d0c:	09 f0       	breq	.+2      	; 0xd10 <SetPinDirection+0x1ca>
     d0e:	66 c0       	rjmp	.+204    	; 0xddc <SetPinDirection+0x296>
		{
			//DDRC
			if (PinDirection == INPUT) // Input (floating)
     d10:	8b 81       	ldd	r24, Y+3	; 0x03
     d12:	88 23       	and	r24, r24
     d14:	c1 f4       	brne	.+48     	; 0xd46 <SetPinDirection+0x200>
			{
				CLR_BIT(DDRC, PinNumber%NUM);
     d16:	a4 e3       	ldi	r26, 0x34	; 52
     d18:	b0 e0       	ldi	r27, 0x00	; 0
     d1a:	e4 e3       	ldi	r30, 0x34	; 52
     d1c:	f0 e0       	ldi	r31, 0x00	; 0
     d1e:	80 81       	ld	r24, Z
     d20:	48 2f       	mov	r20, r24
     d22:	8a 81       	ldd	r24, Y+2	; 0x02
     d24:	88 2f       	mov	r24, r24
     d26:	90 e0       	ldi	r25, 0x00	; 0
     d28:	9c 01       	movw	r18, r24
     d2a:	27 70       	andi	r18, 0x07	; 7
     d2c:	30 70       	andi	r19, 0x00	; 0
     d2e:	81 e0       	ldi	r24, 0x01	; 1
     d30:	90 e0       	ldi	r25, 0x00	; 0
     d32:	02 2e       	mov	r0, r18
     d34:	02 c0       	rjmp	.+4      	; 0xd3a <SetPinDirection+0x1f4>
     d36:	88 0f       	add	r24, r24
     d38:	99 1f       	adc	r25, r25
     d3a:	0a 94       	dec	r0
     d3c:	e2 f7       	brpl	.-8      	; 0xd36 <SetPinDirection+0x1f0>
     d3e:	80 95       	com	r24
     d40:	84 23       	and	r24, r20
     d42:	8c 93       	st	X, r24
     d44:	b3 c0       	rjmp	.+358    	; 0xeac <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
     d46:	8b 81       	ldd	r24, Y+3	; 0x03
     d48:	81 30       	cpi	r24, 0x01	; 1
     d4a:	b9 f4       	brne	.+46     	; 0xd7a <SetPinDirection+0x234>
			{
				SET_BIT(DDRC, PinNumber%NUM);
     d4c:	a4 e3       	ldi	r26, 0x34	; 52
     d4e:	b0 e0       	ldi	r27, 0x00	; 0
     d50:	e4 e3       	ldi	r30, 0x34	; 52
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	80 81       	ld	r24, Z
     d56:	48 2f       	mov	r20, r24
     d58:	8a 81       	ldd	r24, Y+2	; 0x02
     d5a:	88 2f       	mov	r24, r24
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	9c 01       	movw	r18, r24
     d60:	27 70       	andi	r18, 0x07	; 7
     d62:	30 70       	andi	r19, 0x00	; 0
     d64:	81 e0       	ldi	r24, 0x01	; 1
     d66:	90 e0       	ldi	r25, 0x00	; 0
     d68:	02 2e       	mov	r0, r18
     d6a:	02 c0       	rjmp	.+4      	; 0xd70 <SetPinDirection+0x22a>
     d6c:	88 0f       	add	r24, r24
     d6e:	99 1f       	adc	r25, r25
     d70:	0a 94       	dec	r0
     d72:	e2 f7       	brpl	.-8      	; 0xd6c <SetPinDirection+0x226>
     d74:	84 2b       	or	r24, r20
     d76:	8c 93       	st	X, r24
     d78:	99 c0       	rjmp	.+306    	; 0xeac <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
     d7a:	8b 81       	ldd	r24, Y+3	; 0x03
     d7c:	82 30       	cpi	r24, 0x02	; 2
     d7e:	09 f0       	breq	.+2      	; 0xd82 <SetPinDirection+0x23c>
     d80:	95 c0       	rjmp	.+298    	; 0xeac <SetPinDirection+0x366>
			{
				CLR_BIT(DDRC, PinNumber%NUM); // define as input
     d82:	a4 e3       	ldi	r26, 0x34	; 52
     d84:	b0 e0       	ldi	r27, 0x00	; 0
     d86:	e4 e3       	ldi	r30, 0x34	; 52
     d88:	f0 e0       	ldi	r31, 0x00	; 0
     d8a:	80 81       	ld	r24, Z
     d8c:	48 2f       	mov	r20, r24
     d8e:	8a 81       	ldd	r24, Y+2	; 0x02
     d90:	88 2f       	mov	r24, r24
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	9c 01       	movw	r18, r24
     d96:	27 70       	andi	r18, 0x07	; 7
     d98:	30 70       	andi	r19, 0x00	; 0
     d9a:	81 e0       	ldi	r24, 0x01	; 1
     d9c:	90 e0       	ldi	r25, 0x00	; 0
     d9e:	02 c0       	rjmp	.+4      	; 0xda4 <SetPinDirection+0x25e>
     da0:	88 0f       	add	r24, r24
     da2:	99 1f       	adc	r25, r25
     da4:	2a 95       	dec	r18
     da6:	e2 f7       	brpl	.-8      	; 0xda0 <SetPinDirection+0x25a>
     da8:	80 95       	com	r24
     daa:	84 23       	and	r24, r20
     dac:	8c 93       	st	X, r24
				SET_BIT(PORTC, PinNumber%NUM); // write high to be Input (pull up)
     dae:	a5 e3       	ldi	r26, 0x35	; 53
     db0:	b0 e0       	ldi	r27, 0x00	; 0
     db2:	e5 e3       	ldi	r30, 0x35	; 53
     db4:	f0 e0       	ldi	r31, 0x00	; 0
     db6:	80 81       	ld	r24, Z
     db8:	48 2f       	mov	r20, r24
     dba:	8a 81       	ldd	r24, Y+2	; 0x02
     dbc:	88 2f       	mov	r24, r24
     dbe:	90 e0       	ldi	r25, 0x00	; 0
     dc0:	9c 01       	movw	r18, r24
     dc2:	27 70       	andi	r18, 0x07	; 7
     dc4:	30 70       	andi	r19, 0x00	; 0
     dc6:	81 e0       	ldi	r24, 0x01	; 1
     dc8:	90 e0       	ldi	r25, 0x00	; 0
     dca:	02 2e       	mov	r0, r18
     dcc:	02 c0       	rjmp	.+4      	; 0xdd2 <SetPinDirection+0x28c>
     dce:	88 0f       	add	r24, r24
     dd0:	99 1f       	adc	r25, r25
     dd2:	0a 94       	dec	r0
     dd4:	e2 f7       	brpl	.-8      	; 0xdce <SetPinDirection+0x288>
     dd6:	84 2b       	or	r24, r20
     dd8:	8c 93       	st	X, r24
     dda:	68 c0       	rjmp	.+208    	; 0xeac <SetPinDirection+0x366>
			}
		}

	// 3 for port D
		else if (PortLetter == PortD_Letter)
     ddc:	89 81       	ldd	r24, Y+1	; 0x01
     dde:	83 30       	cpi	r24, 0x03	; 3
     de0:	09 f0       	breq	.+2      	; 0xde4 <SetPinDirection+0x29e>
     de2:	64 c0       	rjmp	.+200    	; 0xeac <SetPinDirection+0x366>
		{
			//DDRA
			if (PinDirection == INPUT) // Input (floating)
     de4:	8b 81       	ldd	r24, Y+3	; 0x03
     de6:	88 23       	and	r24, r24
     de8:	c1 f4       	brne	.+48     	; 0xe1a <SetPinDirection+0x2d4>
			{
				CLR_BIT(DDRD, PinNumber%NUM);
     dea:	a1 e3       	ldi	r26, 0x31	; 49
     dec:	b0 e0       	ldi	r27, 0x00	; 0
     dee:	e1 e3       	ldi	r30, 0x31	; 49
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	80 81       	ld	r24, Z
     df4:	48 2f       	mov	r20, r24
     df6:	8a 81       	ldd	r24, Y+2	; 0x02
     df8:	88 2f       	mov	r24, r24
     dfa:	90 e0       	ldi	r25, 0x00	; 0
     dfc:	9c 01       	movw	r18, r24
     dfe:	27 70       	andi	r18, 0x07	; 7
     e00:	30 70       	andi	r19, 0x00	; 0
     e02:	81 e0       	ldi	r24, 0x01	; 1
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	02 2e       	mov	r0, r18
     e08:	02 c0       	rjmp	.+4      	; 0xe0e <SetPinDirection+0x2c8>
     e0a:	88 0f       	add	r24, r24
     e0c:	99 1f       	adc	r25, r25
     e0e:	0a 94       	dec	r0
     e10:	e2 f7       	brpl	.-8      	; 0xe0a <SetPinDirection+0x2c4>
     e12:	80 95       	com	r24
     e14:	84 23       	and	r24, r20
     e16:	8c 93       	st	X, r24
     e18:	49 c0       	rjmp	.+146    	; 0xeac <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
     e1a:	8b 81       	ldd	r24, Y+3	; 0x03
     e1c:	81 30       	cpi	r24, 0x01	; 1
     e1e:	b9 f4       	brne	.+46     	; 0xe4e <SetPinDirection+0x308>
			{
				SET_BIT(DDRD, PinNumber%NUM);
     e20:	a1 e3       	ldi	r26, 0x31	; 49
     e22:	b0 e0       	ldi	r27, 0x00	; 0
     e24:	e1 e3       	ldi	r30, 0x31	; 49
     e26:	f0 e0       	ldi	r31, 0x00	; 0
     e28:	80 81       	ld	r24, Z
     e2a:	48 2f       	mov	r20, r24
     e2c:	8a 81       	ldd	r24, Y+2	; 0x02
     e2e:	88 2f       	mov	r24, r24
     e30:	90 e0       	ldi	r25, 0x00	; 0
     e32:	9c 01       	movw	r18, r24
     e34:	27 70       	andi	r18, 0x07	; 7
     e36:	30 70       	andi	r19, 0x00	; 0
     e38:	81 e0       	ldi	r24, 0x01	; 1
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	02 2e       	mov	r0, r18
     e3e:	02 c0       	rjmp	.+4      	; 0xe44 <SetPinDirection+0x2fe>
     e40:	88 0f       	add	r24, r24
     e42:	99 1f       	adc	r25, r25
     e44:	0a 94       	dec	r0
     e46:	e2 f7       	brpl	.-8      	; 0xe40 <SetPinDirection+0x2fa>
     e48:	84 2b       	or	r24, r20
     e4a:	8c 93       	st	X, r24
     e4c:	2f c0       	rjmp	.+94     	; 0xeac <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
     e4e:	8b 81       	ldd	r24, Y+3	; 0x03
     e50:	82 30       	cpi	r24, 0x02	; 2
     e52:	61 f5       	brne	.+88     	; 0xeac <SetPinDirection+0x366>
			{
				CLR_BIT(DDRD, PinNumber%NUM); // define as input
     e54:	a1 e3       	ldi	r26, 0x31	; 49
     e56:	b0 e0       	ldi	r27, 0x00	; 0
     e58:	e1 e3       	ldi	r30, 0x31	; 49
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	80 81       	ld	r24, Z
     e5e:	48 2f       	mov	r20, r24
     e60:	8a 81       	ldd	r24, Y+2	; 0x02
     e62:	88 2f       	mov	r24, r24
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	9c 01       	movw	r18, r24
     e68:	27 70       	andi	r18, 0x07	; 7
     e6a:	30 70       	andi	r19, 0x00	; 0
     e6c:	81 e0       	ldi	r24, 0x01	; 1
     e6e:	90 e0       	ldi	r25, 0x00	; 0
     e70:	02 c0       	rjmp	.+4      	; 0xe76 <SetPinDirection+0x330>
     e72:	88 0f       	add	r24, r24
     e74:	99 1f       	adc	r25, r25
     e76:	2a 95       	dec	r18
     e78:	e2 f7       	brpl	.-8      	; 0xe72 <SetPinDirection+0x32c>
     e7a:	80 95       	com	r24
     e7c:	84 23       	and	r24, r20
     e7e:	8c 93       	st	X, r24
				SET_BIT(PORTD, PinNumber%NUM); // write high to be Input (pull up)
     e80:	a2 e3       	ldi	r26, 0x32	; 50
     e82:	b0 e0       	ldi	r27, 0x00	; 0
     e84:	e2 e3       	ldi	r30, 0x32	; 50
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	80 81       	ld	r24, Z
     e8a:	48 2f       	mov	r20, r24
     e8c:	8a 81       	ldd	r24, Y+2	; 0x02
     e8e:	88 2f       	mov	r24, r24
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	9c 01       	movw	r18, r24
     e94:	27 70       	andi	r18, 0x07	; 7
     e96:	30 70       	andi	r19, 0x00	; 0
     e98:	81 e0       	ldi	r24, 0x01	; 1
     e9a:	90 e0       	ldi	r25, 0x00	; 0
     e9c:	02 2e       	mov	r0, r18
     e9e:	02 c0       	rjmp	.+4      	; 0xea4 <SetPinDirection+0x35e>
     ea0:	88 0f       	add	r24, r24
     ea2:	99 1f       	adc	r25, r25
     ea4:	0a 94       	dec	r0
     ea6:	e2 f7       	brpl	.-8      	; 0xea0 <SetPinDirection+0x35a>
     ea8:	84 2b       	or	r24, r20
     eaa:	8c 93       	st	X, r24
			}
		}

}
     eac:	0f 90       	pop	r0
     eae:	0f 90       	pop	r0
     eb0:	0f 90       	pop	r0
     eb2:	cf 91       	pop	r28
     eb4:	df 91       	pop	r29
     eb6:	08 95       	ret

00000eb8 <SetPinValue>:

// Function (2): to set the output of the output pins (0-31)
void SetPinValue(u8 PinNumber, u8 PinValue)
{
     eb8:	df 93       	push	r29
     eba:	cf 93       	push	r28
     ebc:	00 d0       	rcall	.+0      	; 0xebe <SetPinValue+0x6>
     ebe:	0f 92       	push	r0
     ec0:	cd b7       	in	r28, 0x3d	; 61
     ec2:	de b7       	in	r29, 0x3e	; 62
     ec4:	8a 83       	std	Y+2, r24	; 0x02
     ec6:	6b 83       	std	Y+3, r22	; 0x03
	u8 PortLetter = PinNumber/NUM; // to get the Port letter (0 for A, 1 for B, 2 for C, 3 for D)
     ec8:	8a 81       	ldd	r24, Y+2	; 0x02
     eca:	86 95       	lsr	r24
     ecc:	86 95       	lsr	r24
     ece:	86 95       	lsr	r24
     ed0:	89 83       	std	Y+1, r24	; 0x01
	// PinNumber%NUM gives the number of the pin in the port from 0 to 7


	if (PortLetter == PortA_Letter) // 0 for port A
     ed2:	89 81       	ldd	r24, Y+1	; 0x01
     ed4:	88 23       	and	r24, r24
     ed6:	b1 f5       	brne	.+108    	; 0xf44 <SetPinValue+0x8c>
	{
		//PORTA
		if (PinValue == LOW) // Low
     ed8:	8b 81       	ldd	r24, Y+3	; 0x03
     eda:	88 23       	and	r24, r24
     edc:	c1 f4       	brne	.+48     	; 0xf0e <SetPinValue+0x56>
		{
			CLR_BIT(PORTA, PinNumber%NUM);
     ede:	ab e3       	ldi	r26, 0x3B	; 59
     ee0:	b0 e0       	ldi	r27, 0x00	; 0
     ee2:	eb e3       	ldi	r30, 0x3B	; 59
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	80 81       	ld	r24, Z
     ee8:	48 2f       	mov	r20, r24
     eea:	8a 81       	ldd	r24, Y+2	; 0x02
     eec:	88 2f       	mov	r24, r24
     eee:	90 e0       	ldi	r25, 0x00	; 0
     ef0:	9c 01       	movw	r18, r24
     ef2:	27 70       	andi	r18, 0x07	; 7
     ef4:	30 70       	andi	r19, 0x00	; 0
     ef6:	81 e0       	ldi	r24, 0x01	; 1
     ef8:	90 e0       	ldi	r25, 0x00	; 0
     efa:	02 2e       	mov	r0, r18
     efc:	02 c0       	rjmp	.+4      	; 0xf02 <SetPinValue+0x4a>
     efe:	88 0f       	add	r24, r24
     f00:	99 1f       	adc	r25, r25
     f02:	0a 94       	dec	r0
     f04:	e2 f7       	brpl	.-8      	; 0xefe <SetPinValue+0x46>
     f06:	80 95       	com	r24
     f08:	84 23       	and	r24, r20
     f0a:	8c 93       	st	X, r24
     f0c:	c4 c0       	rjmp	.+392    	; 0x1096 <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
     f0e:	8b 81       	ldd	r24, Y+3	; 0x03
     f10:	81 30       	cpi	r24, 0x01	; 1
     f12:	09 f0       	breq	.+2      	; 0xf16 <SetPinValue+0x5e>
     f14:	c0 c0       	rjmp	.+384    	; 0x1096 <SetPinValue+0x1de>
		{
			SET_BIT(PORTA, PinNumber%NUM);
     f16:	ab e3       	ldi	r26, 0x3B	; 59
     f18:	b0 e0       	ldi	r27, 0x00	; 0
     f1a:	eb e3       	ldi	r30, 0x3B	; 59
     f1c:	f0 e0       	ldi	r31, 0x00	; 0
     f1e:	80 81       	ld	r24, Z
     f20:	48 2f       	mov	r20, r24
     f22:	8a 81       	ldd	r24, Y+2	; 0x02
     f24:	88 2f       	mov	r24, r24
     f26:	90 e0       	ldi	r25, 0x00	; 0
     f28:	9c 01       	movw	r18, r24
     f2a:	27 70       	andi	r18, 0x07	; 7
     f2c:	30 70       	andi	r19, 0x00	; 0
     f2e:	81 e0       	ldi	r24, 0x01	; 1
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	02 2e       	mov	r0, r18
     f34:	02 c0       	rjmp	.+4      	; 0xf3a <SetPinValue+0x82>
     f36:	88 0f       	add	r24, r24
     f38:	99 1f       	adc	r25, r25
     f3a:	0a 94       	dec	r0
     f3c:	e2 f7       	brpl	.-8      	; 0xf36 <SetPinValue+0x7e>
     f3e:	84 2b       	or	r24, r20
     f40:	8c 93       	st	X, r24
     f42:	a9 c0       	rjmp	.+338    	; 0x1096 <SetPinValue+0x1de>
		}
	}

	else if (PortLetter == PortB_Letter) // 1 for port B
     f44:	89 81       	ldd	r24, Y+1	; 0x01
     f46:	81 30       	cpi	r24, 0x01	; 1
     f48:	b1 f5       	brne	.+108    	; 0xfb6 <SetPinValue+0xfe>
	{
		//PORTB
		if (PinValue == LOW) // Low
     f4a:	8b 81       	ldd	r24, Y+3	; 0x03
     f4c:	88 23       	and	r24, r24
     f4e:	c1 f4       	brne	.+48     	; 0xf80 <SetPinValue+0xc8>
		{
			CLR_BIT(PORTB, PinNumber%NUM);
     f50:	a8 e3       	ldi	r26, 0x38	; 56
     f52:	b0 e0       	ldi	r27, 0x00	; 0
     f54:	e8 e3       	ldi	r30, 0x38	; 56
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	80 81       	ld	r24, Z
     f5a:	48 2f       	mov	r20, r24
     f5c:	8a 81       	ldd	r24, Y+2	; 0x02
     f5e:	88 2f       	mov	r24, r24
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	9c 01       	movw	r18, r24
     f64:	27 70       	andi	r18, 0x07	; 7
     f66:	30 70       	andi	r19, 0x00	; 0
     f68:	81 e0       	ldi	r24, 0x01	; 1
     f6a:	90 e0       	ldi	r25, 0x00	; 0
     f6c:	02 2e       	mov	r0, r18
     f6e:	02 c0       	rjmp	.+4      	; 0xf74 <SetPinValue+0xbc>
     f70:	88 0f       	add	r24, r24
     f72:	99 1f       	adc	r25, r25
     f74:	0a 94       	dec	r0
     f76:	e2 f7       	brpl	.-8      	; 0xf70 <SetPinValue+0xb8>
     f78:	80 95       	com	r24
     f7a:	84 23       	and	r24, r20
     f7c:	8c 93       	st	X, r24
     f7e:	8b c0       	rjmp	.+278    	; 0x1096 <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
     f80:	8b 81       	ldd	r24, Y+3	; 0x03
     f82:	81 30       	cpi	r24, 0x01	; 1
     f84:	09 f0       	breq	.+2      	; 0xf88 <SetPinValue+0xd0>
     f86:	87 c0       	rjmp	.+270    	; 0x1096 <SetPinValue+0x1de>
		{
			SET_BIT(PORTB, PinNumber%NUM);
     f88:	a8 e3       	ldi	r26, 0x38	; 56
     f8a:	b0 e0       	ldi	r27, 0x00	; 0
     f8c:	e8 e3       	ldi	r30, 0x38	; 56
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	48 2f       	mov	r20, r24
     f94:	8a 81       	ldd	r24, Y+2	; 0x02
     f96:	88 2f       	mov	r24, r24
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	9c 01       	movw	r18, r24
     f9c:	27 70       	andi	r18, 0x07	; 7
     f9e:	30 70       	andi	r19, 0x00	; 0
     fa0:	81 e0       	ldi	r24, 0x01	; 1
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	02 2e       	mov	r0, r18
     fa6:	02 c0       	rjmp	.+4      	; 0xfac <SetPinValue+0xf4>
     fa8:	88 0f       	add	r24, r24
     faa:	99 1f       	adc	r25, r25
     fac:	0a 94       	dec	r0
     fae:	e2 f7       	brpl	.-8      	; 0xfa8 <SetPinValue+0xf0>
     fb0:	84 2b       	or	r24, r20
     fb2:	8c 93       	st	X, r24
     fb4:	70 c0       	rjmp	.+224    	; 0x1096 <SetPinValue+0x1de>
		}
	}


	else if (PortLetter == PortC_Letter) // 2 for port C
     fb6:	89 81       	ldd	r24, Y+1	; 0x01
     fb8:	82 30       	cpi	r24, 0x02	; 2
     fba:	b1 f5       	brne	.+108    	; 0x1028 <SetPinValue+0x170>
	{
		//PORTC
		if (PinValue == LOW) // Low
     fbc:	8b 81       	ldd	r24, Y+3	; 0x03
     fbe:	88 23       	and	r24, r24
     fc0:	c1 f4       	brne	.+48     	; 0xff2 <SetPinValue+0x13a>
		{
			CLR_BIT(PORTC, PinNumber%NUM);
     fc2:	a5 e3       	ldi	r26, 0x35	; 53
     fc4:	b0 e0       	ldi	r27, 0x00	; 0
     fc6:	e5 e3       	ldi	r30, 0x35	; 53
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	48 2f       	mov	r20, r24
     fce:	8a 81       	ldd	r24, Y+2	; 0x02
     fd0:	88 2f       	mov	r24, r24
     fd2:	90 e0       	ldi	r25, 0x00	; 0
     fd4:	9c 01       	movw	r18, r24
     fd6:	27 70       	andi	r18, 0x07	; 7
     fd8:	30 70       	andi	r19, 0x00	; 0
     fda:	81 e0       	ldi	r24, 0x01	; 1
     fdc:	90 e0       	ldi	r25, 0x00	; 0
     fde:	02 2e       	mov	r0, r18
     fe0:	02 c0       	rjmp	.+4      	; 0xfe6 <SetPinValue+0x12e>
     fe2:	88 0f       	add	r24, r24
     fe4:	99 1f       	adc	r25, r25
     fe6:	0a 94       	dec	r0
     fe8:	e2 f7       	brpl	.-8      	; 0xfe2 <SetPinValue+0x12a>
     fea:	80 95       	com	r24
     fec:	84 23       	and	r24, r20
     fee:	8c 93       	st	X, r24
     ff0:	52 c0       	rjmp	.+164    	; 0x1096 <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
     ff2:	8b 81       	ldd	r24, Y+3	; 0x03
     ff4:	81 30       	cpi	r24, 0x01	; 1
     ff6:	09 f0       	breq	.+2      	; 0xffa <SetPinValue+0x142>
     ff8:	4e c0       	rjmp	.+156    	; 0x1096 <SetPinValue+0x1de>
		{
			SET_BIT(PORTC, PinNumber%NUM);
     ffa:	a5 e3       	ldi	r26, 0x35	; 53
     ffc:	b0 e0       	ldi	r27, 0x00	; 0
     ffe:	e5 e3       	ldi	r30, 0x35	; 53
    1000:	f0 e0       	ldi	r31, 0x00	; 0
    1002:	80 81       	ld	r24, Z
    1004:	48 2f       	mov	r20, r24
    1006:	8a 81       	ldd	r24, Y+2	; 0x02
    1008:	88 2f       	mov	r24, r24
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	9c 01       	movw	r18, r24
    100e:	27 70       	andi	r18, 0x07	; 7
    1010:	30 70       	andi	r19, 0x00	; 0
    1012:	81 e0       	ldi	r24, 0x01	; 1
    1014:	90 e0       	ldi	r25, 0x00	; 0
    1016:	02 2e       	mov	r0, r18
    1018:	02 c0       	rjmp	.+4      	; 0x101e <SetPinValue+0x166>
    101a:	88 0f       	add	r24, r24
    101c:	99 1f       	adc	r25, r25
    101e:	0a 94       	dec	r0
    1020:	e2 f7       	brpl	.-8      	; 0x101a <SetPinValue+0x162>
    1022:	84 2b       	or	r24, r20
    1024:	8c 93       	st	X, r24
    1026:	37 c0       	rjmp	.+110    	; 0x1096 <SetPinValue+0x1de>
		}
	}

	else if (PortLetter == PortD_Letter) // 3 for port D
    1028:	89 81       	ldd	r24, Y+1	; 0x01
    102a:	83 30       	cpi	r24, 0x03	; 3
    102c:	a1 f5       	brne	.+104    	; 0x1096 <SetPinValue+0x1de>
	{
		//PORTD
		if (PinValue == LOW) // Low
    102e:	8b 81       	ldd	r24, Y+3	; 0x03
    1030:	88 23       	and	r24, r24
    1032:	c1 f4       	brne	.+48     	; 0x1064 <SetPinValue+0x1ac>
		{
			CLR_BIT(PORTD, PinNumber%NUM);
    1034:	a2 e3       	ldi	r26, 0x32	; 50
    1036:	b0 e0       	ldi	r27, 0x00	; 0
    1038:	e2 e3       	ldi	r30, 0x32	; 50
    103a:	f0 e0       	ldi	r31, 0x00	; 0
    103c:	80 81       	ld	r24, Z
    103e:	48 2f       	mov	r20, r24
    1040:	8a 81       	ldd	r24, Y+2	; 0x02
    1042:	88 2f       	mov	r24, r24
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	9c 01       	movw	r18, r24
    1048:	27 70       	andi	r18, 0x07	; 7
    104a:	30 70       	andi	r19, 0x00	; 0
    104c:	81 e0       	ldi	r24, 0x01	; 1
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	02 2e       	mov	r0, r18
    1052:	02 c0       	rjmp	.+4      	; 0x1058 <SetPinValue+0x1a0>
    1054:	88 0f       	add	r24, r24
    1056:	99 1f       	adc	r25, r25
    1058:	0a 94       	dec	r0
    105a:	e2 f7       	brpl	.-8      	; 0x1054 <SetPinValue+0x19c>
    105c:	80 95       	com	r24
    105e:	84 23       	and	r24, r20
    1060:	8c 93       	st	X, r24
    1062:	19 c0       	rjmp	.+50     	; 0x1096 <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    1064:	8b 81       	ldd	r24, Y+3	; 0x03
    1066:	81 30       	cpi	r24, 0x01	; 1
    1068:	b1 f4       	brne	.+44     	; 0x1096 <SetPinValue+0x1de>
		{
			SET_BIT(PORTD, PinNumber%NUM);
    106a:	a2 e3       	ldi	r26, 0x32	; 50
    106c:	b0 e0       	ldi	r27, 0x00	; 0
    106e:	e2 e3       	ldi	r30, 0x32	; 50
    1070:	f0 e0       	ldi	r31, 0x00	; 0
    1072:	80 81       	ld	r24, Z
    1074:	48 2f       	mov	r20, r24
    1076:	8a 81       	ldd	r24, Y+2	; 0x02
    1078:	88 2f       	mov	r24, r24
    107a:	90 e0       	ldi	r25, 0x00	; 0
    107c:	9c 01       	movw	r18, r24
    107e:	27 70       	andi	r18, 0x07	; 7
    1080:	30 70       	andi	r19, 0x00	; 0
    1082:	81 e0       	ldi	r24, 0x01	; 1
    1084:	90 e0       	ldi	r25, 0x00	; 0
    1086:	02 2e       	mov	r0, r18
    1088:	02 c0       	rjmp	.+4      	; 0x108e <SetPinValue+0x1d6>
    108a:	88 0f       	add	r24, r24
    108c:	99 1f       	adc	r25, r25
    108e:	0a 94       	dec	r0
    1090:	e2 f7       	brpl	.-8      	; 0x108a <SetPinValue+0x1d2>
    1092:	84 2b       	or	r24, r20
    1094:	8c 93       	st	X, r24
		}
	}
}
    1096:	0f 90       	pop	r0
    1098:	0f 90       	pop	r0
    109a:	0f 90       	pop	r0
    109c:	cf 91       	pop	r28
    109e:	df 91       	pop	r29
    10a0:	08 95       	ret

000010a2 <GetPinValue>:



// Fucntion (3): to get the value of the input pin
u8 GetPinValue(u8 PinNumber) // return the value of pin 0 - 31
{
    10a2:	df 93       	push	r29
    10a4:	cf 93       	push	r28
    10a6:	00 d0       	rcall	.+0      	; 0x10a8 <GetPinValue+0x6>
    10a8:	00 d0       	rcall	.+0      	; 0x10aa <GetPinValue+0x8>
    10aa:	cd b7       	in	r28, 0x3d	; 61
    10ac:	de b7       	in	r29, 0x3e	; 62
    10ae:	8a 83       	std	Y+2, r24	; 0x02
	u8 PortLetter = PinNumber/NUM; // to get the Port letter (0 for A, 1 for B, 2 for C, 3 for D)
    10b0:	8a 81       	ldd	r24, Y+2	; 0x02
    10b2:	86 95       	lsr	r24
    10b4:	86 95       	lsr	r24
    10b6:	86 95       	lsr	r24
    10b8:	89 83       	std	Y+1, r24	; 0x01
	// PinNumber%NUM gives the number of the pin in the port from 0 to 7

	if (PortLetter == PortA_Letter) // 0 for port A
    10ba:	89 81       	ldd	r24, Y+1	; 0x01
    10bc:	88 23       	and	r24, r24
    10be:	a9 f4       	brne	.+42     	; 0x10ea <GetPinValue+0x48>
	{
		//PINA
		return GET_BIT(PINA, PinNumber%NUM);
    10c0:	e9 e3       	ldi	r30, 0x39	; 57
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
    10c6:	28 2f       	mov	r18, r24
    10c8:	30 e0       	ldi	r19, 0x00	; 0
    10ca:	8a 81       	ldd	r24, Y+2	; 0x02
    10cc:	88 2f       	mov	r24, r24
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	87 70       	andi	r24, 0x07	; 7
    10d2:	90 70       	andi	r25, 0x00	; 0
    10d4:	a9 01       	movw	r20, r18
    10d6:	02 c0       	rjmp	.+4      	; 0x10dc <GetPinValue+0x3a>
    10d8:	55 95       	asr	r21
    10da:	47 95       	ror	r20
    10dc:	8a 95       	dec	r24
    10de:	e2 f7       	brpl	.-8      	; 0x10d8 <GetPinValue+0x36>
    10e0:	ca 01       	movw	r24, r20
    10e2:	58 2f       	mov	r21, r24
    10e4:	51 70       	andi	r21, 0x01	; 1
    10e6:	5b 83       	std	Y+3, r21	; 0x03
    10e8:	49 c0       	rjmp	.+146    	; 0x117c <GetPinValue+0xda>
	}
	else if (PortLetter == PortB_Letter) // 1 for port B
    10ea:	89 81       	ldd	r24, Y+1	; 0x01
    10ec:	81 30       	cpi	r24, 0x01	; 1
    10ee:	a9 f4       	brne	.+42     	; 0x111a <GetPinValue+0x78>
	{
		//PINB
		return GET_BIT(PINB, PinNumber%NUM);
    10f0:	e6 e3       	ldi	r30, 0x36	; 54
    10f2:	f0 e0       	ldi	r31, 0x00	; 0
    10f4:	80 81       	ld	r24, Z
    10f6:	28 2f       	mov	r18, r24
    10f8:	30 e0       	ldi	r19, 0x00	; 0
    10fa:	8a 81       	ldd	r24, Y+2	; 0x02
    10fc:	88 2f       	mov	r24, r24
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	87 70       	andi	r24, 0x07	; 7
    1102:	90 70       	andi	r25, 0x00	; 0
    1104:	a9 01       	movw	r20, r18
    1106:	02 c0       	rjmp	.+4      	; 0x110c <GetPinValue+0x6a>
    1108:	55 95       	asr	r21
    110a:	47 95       	ror	r20
    110c:	8a 95       	dec	r24
    110e:	e2 f7       	brpl	.-8      	; 0x1108 <GetPinValue+0x66>
    1110:	ca 01       	movw	r24, r20
    1112:	58 2f       	mov	r21, r24
    1114:	51 70       	andi	r21, 0x01	; 1
    1116:	5b 83       	std	Y+3, r21	; 0x03
    1118:	31 c0       	rjmp	.+98     	; 0x117c <GetPinValue+0xda>
	}

	else if (PortLetter == PortC_Letter) // 2 for port C
    111a:	89 81       	ldd	r24, Y+1	; 0x01
    111c:	82 30       	cpi	r24, 0x02	; 2
    111e:	a9 f4       	brne	.+42     	; 0x114a <GetPinValue+0xa8>
	{
		//PINC
		return GET_BIT(PINC, PinNumber%NUM);
    1120:	e3 e3       	ldi	r30, 0x33	; 51
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	80 81       	ld	r24, Z
    1126:	28 2f       	mov	r18, r24
    1128:	30 e0       	ldi	r19, 0x00	; 0
    112a:	8a 81       	ldd	r24, Y+2	; 0x02
    112c:	88 2f       	mov	r24, r24
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	87 70       	andi	r24, 0x07	; 7
    1132:	90 70       	andi	r25, 0x00	; 0
    1134:	a9 01       	movw	r20, r18
    1136:	02 c0       	rjmp	.+4      	; 0x113c <GetPinValue+0x9a>
    1138:	55 95       	asr	r21
    113a:	47 95       	ror	r20
    113c:	8a 95       	dec	r24
    113e:	e2 f7       	brpl	.-8      	; 0x1138 <GetPinValue+0x96>
    1140:	ca 01       	movw	r24, r20
    1142:	58 2f       	mov	r21, r24
    1144:	51 70       	andi	r21, 0x01	; 1
    1146:	5b 83       	std	Y+3, r21	; 0x03
    1148:	19 c0       	rjmp	.+50     	; 0x117c <GetPinValue+0xda>
	}

	else if (PortLetter == PortD_Letter) // 3 for port D
    114a:	89 81       	ldd	r24, Y+1	; 0x01
    114c:	83 30       	cpi	r24, 0x03	; 3
    114e:	a9 f4       	brne	.+42     	; 0x117a <GetPinValue+0xd8>
	{
		//PIND
		return GET_BIT(PIND, PinNumber%NUM);
    1150:	e0 e3       	ldi	r30, 0x30	; 48
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	80 81       	ld	r24, Z
    1156:	28 2f       	mov	r18, r24
    1158:	30 e0       	ldi	r19, 0x00	; 0
    115a:	8a 81       	ldd	r24, Y+2	; 0x02
    115c:	88 2f       	mov	r24, r24
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	87 70       	andi	r24, 0x07	; 7
    1162:	90 70       	andi	r25, 0x00	; 0
    1164:	a9 01       	movw	r20, r18
    1166:	02 c0       	rjmp	.+4      	; 0x116c <GetPinValue+0xca>
    1168:	55 95       	asr	r21
    116a:	47 95       	ror	r20
    116c:	8a 95       	dec	r24
    116e:	e2 f7       	brpl	.-8      	; 0x1168 <GetPinValue+0xc6>
    1170:	ca 01       	movw	r24, r20
    1172:	58 2f       	mov	r21, r24
    1174:	51 70       	andi	r21, 0x01	; 1
    1176:	5b 83       	std	Y+3, r21	; 0x03
    1178:	01 c0       	rjmp	.+2      	; 0x117c <GetPinValue+0xda>
    117a:	02 c0       	rjmp	.+4      	; 0x1180 <GetPinValue+0xde>
	}
}
    117c:	8b 81       	ldd	r24, Y+3	; 0x03
    117e:	8c 83       	std	Y+4, r24	; 0x04
    1180:	8c 81       	ldd	r24, Y+4	; 0x04
    1182:	0f 90       	pop	r0
    1184:	0f 90       	pop	r0
    1186:	0f 90       	pop	r0
    1188:	0f 90       	pop	r0
    118a:	cf 91       	pop	r28
    118c:	df 91       	pop	r29
    118e:	08 95       	ret

00001190 <LCD_vidwriteCommand>:

#include"HLCD.h" // This header file includes the set of pins selected to connect LCD with MCU and 3 function prototypes above that used to control and display commands and data on LCD screen, repectively


void LCD_vidwriteCommand(u8 command)
{
    1190:	df 93       	push	r29
    1192:	cf 93       	push	r28
    1194:	cd b7       	in	r28, 0x3d	; 61
    1196:	de b7       	in	r29, 0x3e	; 62
    1198:	2f 97       	sbiw	r28, 0x0f	; 15
    119a:	0f b6       	in	r0, 0x3f	; 63
    119c:	f8 94       	cli
    119e:	de bf       	out	0x3e, r29	; 62
    11a0:	0f be       	out	0x3f, r0	; 63
    11a2:	cd bf       	out	0x3d, r28	; 61
    11a4:	8f 87       	std	Y+15, r24	; 0x0f
	//RS=0
	SetPinDirection(LCD_RS, OUTPUT);
    11a6:	80 e1       	ldi	r24, 0x10	; 16
    11a8:	61 e0       	ldi	r22, 0x01	; 1
    11aa:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_RS, LOW);
    11ae:	80 e1       	ldi	r24, 0x10	; 16
    11b0:	60 e0       	ldi	r22, 0x00	; 0
    11b2:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	//RW=0
	SetPinDirection(LCD_RW, OUTPUT);
    11b6:	81 e1       	ldi	r24, 0x11	; 17
    11b8:	61 e0       	ldi	r22, 0x01	; 1
    11ba:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_RW, LOW);
    11be:	81 e1       	ldi	r24, 0x11	; 17
    11c0:	60 e0       	ldi	r22, 0x00	; 0
    11c2:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	//command: writing command to the pins defined and connected to the data pins to send commands to the LCD
	SetPinDirection(LCD_D0, OUTPUT); // declare D0 as output
    11c6:	88 e1       	ldi	r24, 0x18	; 24
    11c8:	61 e0       	ldi	r22, 0x01	; 1
    11ca:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D0, GET_BIT(command, 0)); // get the value of the 1st bit of "command" var. and put it at D0 which is the 1st bit/pin of the data pins/bits
    11ce:	8f 85       	ldd	r24, Y+15	; 0x0f
    11d0:	98 2f       	mov	r25, r24
    11d2:	91 70       	andi	r25, 0x01	; 1
    11d4:	88 e1       	ldi	r24, 0x18	; 24
    11d6:	69 2f       	mov	r22, r25
    11d8:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D1, OUTPUT); // declare D1 as output
    11dc:	89 e1       	ldi	r24, 0x19	; 25
    11de:	61 e0       	ldi	r22, 0x01	; 1
    11e0:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D1, GET_BIT(command, 1)); // get the value of the 1st bit of "command" var. and put it at D1 which is the 2nd bit/pin of the data pins/bits
    11e4:	8f 85       	ldd	r24, Y+15	; 0x0f
    11e6:	86 95       	lsr	r24
    11e8:	98 2f       	mov	r25, r24
    11ea:	91 70       	andi	r25, 0x01	; 1
    11ec:	89 e1       	ldi	r24, 0x19	; 25
    11ee:	69 2f       	mov	r22, r25
    11f0:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D2, OUTPUT); // declare D2 as output
    11f4:	88 e0       	ldi	r24, 0x08	; 8
    11f6:	61 e0       	ldi	r22, 0x01	; 1
    11f8:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D2, GET_BIT(command, 2)); // get the value of the 1st bit of "command" var. and put it at D2 which is the 3rd bit/pin of the data pins/bits
    11fc:	8f 85       	ldd	r24, Y+15	; 0x0f
    11fe:	86 95       	lsr	r24
    1200:	86 95       	lsr	r24
    1202:	98 2f       	mov	r25, r24
    1204:	91 70       	andi	r25, 0x01	; 1
    1206:	88 e0       	ldi	r24, 0x08	; 8
    1208:	69 2f       	mov	r22, r25
    120a:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D3, OUTPUT); // declare D3 as output
    120e:	8b e1       	ldi	r24, 0x1B	; 27
    1210:	61 e0       	ldi	r22, 0x01	; 1
    1212:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D3, GET_BIT(command, 3)); // get the value of the 1st bit of "command" var. and put it at D3 which is the 4th bit/pin of the data pins/bits
    1216:	8f 85       	ldd	r24, Y+15	; 0x0f
    1218:	86 95       	lsr	r24
    121a:	86 95       	lsr	r24
    121c:	86 95       	lsr	r24
    121e:	98 2f       	mov	r25, r24
    1220:	91 70       	andi	r25, 0x01	; 1
    1222:	8b e1       	ldi	r24, 0x1B	; 27
    1224:	69 2f       	mov	r22, r25
    1226:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D4, OUTPUT); // declare D4 as output
    122a:	8c e1       	ldi	r24, 0x1C	; 28
    122c:	61 e0       	ldi	r22, 0x01	; 1
    122e:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D4, GET_BIT(command, 4)); // get the value of the 1st bit of "command" var. and put it at D4 which is the 5th bit/pin of the data pins/bits
    1232:	8f 85       	ldd	r24, Y+15	; 0x0f
    1234:	82 95       	swap	r24
    1236:	8f 70       	andi	r24, 0x0F	; 15
    1238:	98 2f       	mov	r25, r24
    123a:	91 70       	andi	r25, 0x01	; 1
    123c:	8c e1       	ldi	r24, 0x1C	; 28
    123e:	69 2f       	mov	r22, r25
    1240:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D5, OUTPUT); // declare D5 as output
    1244:	8d e1       	ldi	r24, 0x1D	; 29
    1246:	61 e0       	ldi	r22, 0x01	; 1
    1248:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D5, GET_BIT(command, 5)); // get the value of the 1st bit of "command" var. and put it at D5 which is the 6th bit/pin of the data pins/bits
    124c:	8f 85       	ldd	r24, Y+15	; 0x0f
    124e:	82 95       	swap	r24
    1250:	86 95       	lsr	r24
    1252:	87 70       	andi	r24, 0x07	; 7
    1254:	98 2f       	mov	r25, r24
    1256:	91 70       	andi	r25, 0x01	; 1
    1258:	8d e1       	ldi	r24, 0x1D	; 29
    125a:	69 2f       	mov	r22, r25
    125c:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D6, OUTPUT); // declare D6 as output
    1260:	8e e1       	ldi	r24, 0x1E	; 30
    1262:	61 e0       	ldi	r22, 0x01	; 1
    1264:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D6, GET_BIT(command, 6)); // get the value of the 1st bit of "command" var. and put it at D6 which is the 7th bit/pin of the data pins/bits
    1268:	8f 85       	ldd	r24, Y+15	; 0x0f
    126a:	82 95       	swap	r24
    126c:	86 95       	lsr	r24
    126e:	86 95       	lsr	r24
    1270:	83 70       	andi	r24, 0x03	; 3
    1272:	98 2f       	mov	r25, r24
    1274:	91 70       	andi	r25, 0x01	; 1
    1276:	8e e1       	ldi	r24, 0x1E	; 30
    1278:	69 2f       	mov	r22, r25
    127a:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D7, OUTPUT); // declare D7 as output
    127e:	8f e1       	ldi	r24, 0x1F	; 31
    1280:	61 e0       	ldi	r22, 0x01	; 1
    1282:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D7, GET_BIT(command, 7)); // get the value of the 1st bit of "command" var. and put it at D7 which is the 8th bit/pin of the data pins/bits
    1286:	8f 85       	ldd	r24, Y+15	; 0x0f
    1288:	98 2f       	mov	r25, r24
    128a:	99 1f       	adc	r25, r25
    128c:	99 27       	eor	r25, r25
    128e:	99 1f       	adc	r25, r25
    1290:	8f e1       	ldi	r24, 0x1F	; 31
    1292:	69 2f       	mov	r22, r25
    1294:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	// Enable Pulse
		//Enable high
		SetPinDirection(LCD_EN, OUTPUT);
    1298:	82 e1       	ldi	r24, 0x12	; 18
    129a:	61 e0       	ldi	r22, 0x01	; 1
    129c:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
		SetPinValue(LCD_EN,HIGH);
    12a0:	82 e1       	ldi	r24, 0x12	; 18
    12a2:	61 e0       	ldi	r22, 0x01	; 1
    12a4:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>
    12a8:	80 e0       	ldi	r24, 0x00	; 0
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	a0 e0       	ldi	r26, 0x00	; 0
    12ae:	b0 e4       	ldi	r27, 0x40	; 64
    12b0:	8b 87       	std	Y+11, r24	; 0x0b
    12b2:	9c 87       	std	Y+12, r25	; 0x0c
    12b4:	ad 87       	std	Y+13, r26	; 0x0d
    12b6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    12ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    12bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    12be:	9e 85       	ldd	r25, Y+14	; 0x0e
    12c0:	20 e0       	ldi	r18, 0x00	; 0
    12c2:	30 e0       	ldi	r19, 0x00	; 0
    12c4:	4a ef       	ldi	r20, 0xFA	; 250
    12c6:	54 e4       	ldi	r21, 0x44	; 68
    12c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12cc:	dc 01       	movw	r26, r24
    12ce:	cb 01       	movw	r24, r22
    12d0:	8f 83       	std	Y+7, r24	; 0x07
    12d2:	98 87       	std	Y+8, r25	; 0x08
    12d4:	a9 87       	std	Y+9, r26	; 0x09
    12d6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    12d8:	6f 81       	ldd	r22, Y+7	; 0x07
    12da:	78 85       	ldd	r23, Y+8	; 0x08
    12dc:	89 85       	ldd	r24, Y+9	; 0x09
    12de:	9a 85       	ldd	r25, Y+10	; 0x0a
    12e0:	20 e0       	ldi	r18, 0x00	; 0
    12e2:	30 e0       	ldi	r19, 0x00	; 0
    12e4:	40 e8       	ldi	r20, 0x80	; 128
    12e6:	5f e3       	ldi	r21, 0x3F	; 63
    12e8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    12ec:	88 23       	and	r24, r24
    12ee:	2c f4       	brge	.+10     	; 0x12fa <LCD_vidwriteCommand+0x16a>
		__ticks = 1;
    12f0:	81 e0       	ldi	r24, 0x01	; 1
    12f2:	90 e0       	ldi	r25, 0x00	; 0
    12f4:	9e 83       	std	Y+6, r25	; 0x06
    12f6:	8d 83       	std	Y+5, r24	; 0x05
    12f8:	3f c0       	rjmp	.+126    	; 0x1378 <LCD_vidwriteCommand+0x1e8>
	else if (__tmp > 65535)
    12fa:	6f 81       	ldd	r22, Y+7	; 0x07
    12fc:	78 85       	ldd	r23, Y+8	; 0x08
    12fe:	89 85       	ldd	r24, Y+9	; 0x09
    1300:	9a 85       	ldd	r25, Y+10	; 0x0a
    1302:	20 e0       	ldi	r18, 0x00	; 0
    1304:	3f ef       	ldi	r19, 0xFF	; 255
    1306:	4f e7       	ldi	r20, 0x7F	; 127
    1308:	57 e4       	ldi	r21, 0x47	; 71
    130a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    130e:	18 16       	cp	r1, r24
    1310:	4c f5       	brge	.+82     	; 0x1364 <LCD_vidwriteCommand+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1312:	6b 85       	ldd	r22, Y+11	; 0x0b
    1314:	7c 85       	ldd	r23, Y+12	; 0x0c
    1316:	8d 85       	ldd	r24, Y+13	; 0x0d
    1318:	9e 85       	ldd	r25, Y+14	; 0x0e
    131a:	20 e0       	ldi	r18, 0x00	; 0
    131c:	30 e0       	ldi	r19, 0x00	; 0
    131e:	40 e2       	ldi	r20, 0x20	; 32
    1320:	51 e4       	ldi	r21, 0x41	; 65
    1322:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1326:	dc 01       	movw	r26, r24
    1328:	cb 01       	movw	r24, r22
    132a:	bc 01       	movw	r22, r24
    132c:	cd 01       	movw	r24, r26
    132e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1332:	dc 01       	movw	r26, r24
    1334:	cb 01       	movw	r24, r22
    1336:	9e 83       	std	Y+6, r25	; 0x06
    1338:	8d 83       	std	Y+5, r24	; 0x05
    133a:	0f c0       	rjmp	.+30     	; 0x135a <LCD_vidwriteCommand+0x1ca>
    133c:	88 ec       	ldi	r24, 0xC8	; 200
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	9c 83       	std	Y+4, r25	; 0x04
    1342:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1344:	8b 81       	ldd	r24, Y+3	; 0x03
    1346:	9c 81       	ldd	r25, Y+4	; 0x04
    1348:	01 97       	sbiw	r24, 0x01	; 1
    134a:	f1 f7       	brne	.-4      	; 0x1348 <LCD_vidwriteCommand+0x1b8>
    134c:	9c 83       	std	Y+4, r25	; 0x04
    134e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1350:	8d 81       	ldd	r24, Y+5	; 0x05
    1352:	9e 81       	ldd	r25, Y+6	; 0x06
    1354:	01 97       	sbiw	r24, 0x01	; 1
    1356:	9e 83       	std	Y+6, r25	; 0x06
    1358:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    135a:	8d 81       	ldd	r24, Y+5	; 0x05
    135c:	9e 81       	ldd	r25, Y+6	; 0x06
    135e:	00 97       	sbiw	r24, 0x00	; 0
    1360:	69 f7       	brne	.-38     	; 0x133c <LCD_vidwriteCommand+0x1ac>
    1362:	14 c0       	rjmp	.+40     	; 0x138c <LCD_vidwriteCommand+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1364:	6f 81       	ldd	r22, Y+7	; 0x07
    1366:	78 85       	ldd	r23, Y+8	; 0x08
    1368:	89 85       	ldd	r24, Y+9	; 0x09
    136a:	9a 85       	ldd	r25, Y+10	; 0x0a
    136c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1370:	dc 01       	movw	r26, r24
    1372:	cb 01       	movw	r24, r22
    1374:	9e 83       	std	Y+6, r25	; 0x06
    1376:	8d 83       	std	Y+5, r24	; 0x05
    1378:	8d 81       	ldd	r24, Y+5	; 0x05
    137a:	9e 81       	ldd	r25, Y+6	; 0x06
    137c:	9a 83       	std	Y+2, r25	; 0x02
    137e:	89 83       	std	Y+1, r24	; 0x01
    1380:	89 81       	ldd	r24, Y+1	; 0x01
    1382:	9a 81       	ldd	r25, Y+2	; 0x02
    1384:	01 97       	sbiw	r24, 0x01	; 1
    1386:	f1 f7       	brne	.-4      	; 0x1384 <LCD_vidwriteCommand+0x1f4>
    1388:	9a 83       	std	Y+2, r25	; 0x02
    138a:	89 83       	std	Y+1, r24	; 0x01
		//delay 2ms
		_delay_ms(2);
		//Enable low
		SetPinValue(LCD_EN,LOW);
    138c:	82 e1       	ldi	r24, 0x12	; 18
    138e:	60 e0       	ldi	r22, 0x00	; 0
    1390:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>
}
    1394:	2f 96       	adiw	r28, 0x0f	; 15
    1396:	0f b6       	in	r0, 0x3f	; 63
    1398:	f8 94       	cli
    139a:	de bf       	out	0x3e, r29	; 62
    139c:	0f be       	out	0x3f, r0	; 63
    139e:	cd bf       	out	0x3d, r28	; 61
    13a0:	cf 91       	pop	r28
    13a2:	df 91       	pop	r29
    13a4:	08 95       	ret

000013a6 <LCD_vidwriteData>:

void LCD_vidwriteData(u8 data)
{
    13a6:	df 93       	push	r29
    13a8:	cf 93       	push	r28
    13aa:	cd b7       	in	r28, 0x3d	; 61
    13ac:	de b7       	in	r29, 0x3e	; 62
    13ae:	2f 97       	sbiw	r28, 0x0f	; 15
    13b0:	0f b6       	in	r0, 0x3f	; 63
    13b2:	f8 94       	cli
    13b4:	de bf       	out	0x3e, r29	; 62
    13b6:	0f be       	out	0x3f, r0	; 63
    13b8:	cd bf       	out	0x3d, r28	; 61
    13ba:	8f 87       	std	Y+15, r24	; 0x0f
	//RS=1
	SetPinDirection(LCD_RS,OUTPUT);
    13bc:	80 e1       	ldi	r24, 0x10	; 16
    13be:	61 e0       	ldi	r22, 0x01	; 1
    13c0:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_RS,HIGH);
    13c4:	80 e1       	ldi	r24, 0x10	; 16
    13c6:	61 e0       	ldi	r22, 0x01	; 1
    13c8:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	//RW=0
	SetPinDirection(LCD_RW,OUTPUT);
    13cc:	81 e1       	ldi	r24, 0x11	; 17
    13ce:	61 e0       	ldi	r22, 0x01	; 1
    13d0:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_RW,LOW);
    13d4:	81 e1       	ldi	r24, 0x11	; 17
    13d6:	60 e0       	ldi	r22, 0x00	; 0
    13d8:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	//data
	SetPinDirection(LCD_D0, OUTPUT); // declare D0 as output
    13dc:	88 e1       	ldi	r24, 0x18	; 24
    13de:	61 e0       	ldi	r22, 0x01	; 1
    13e0:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D0,GET_BIT(data,0)); // get the value of the 1st bit of "data" var. and put it at D0 which is the 1st bit/pin of the data pins/bits
    13e4:	8f 85       	ldd	r24, Y+15	; 0x0f
    13e6:	98 2f       	mov	r25, r24
    13e8:	91 70       	andi	r25, 0x01	; 1
    13ea:	88 e1       	ldi	r24, 0x18	; 24
    13ec:	69 2f       	mov	r22, r25
    13ee:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D1, OUTPUT); // declare D1 as output
    13f2:	89 e1       	ldi	r24, 0x19	; 25
    13f4:	61 e0       	ldi	r22, 0x01	; 1
    13f6:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D1,GET_BIT(data,1)); // get the value of the 1st bit of "data" var. and put it at D1 which is the 2nd bit/pin of the data pins/bits
    13fa:	8f 85       	ldd	r24, Y+15	; 0x0f
    13fc:	86 95       	lsr	r24
    13fe:	98 2f       	mov	r25, r24
    1400:	91 70       	andi	r25, 0x01	; 1
    1402:	89 e1       	ldi	r24, 0x19	; 25
    1404:	69 2f       	mov	r22, r25
    1406:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D2, OUTPUT); // declare D2 as output
    140a:	88 e0       	ldi	r24, 0x08	; 8
    140c:	61 e0       	ldi	r22, 0x01	; 1
    140e:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D2,GET_BIT(data,2)); // get the value of the 1st bit of "data" var. and put it at D2 which is the 3rd bit/pin of the data pins/bits
    1412:	8f 85       	ldd	r24, Y+15	; 0x0f
    1414:	86 95       	lsr	r24
    1416:	86 95       	lsr	r24
    1418:	98 2f       	mov	r25, r24
    141a:	91 70       	andi	r25, 0x01	; 1
    141c:	88 e0       	ldi	r24, 0x08	; 8
    141e:	69 2f       	mov	r22, r25
    1420:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D3, OUTPUT); // declare D3 as output
    1424:	8b e1       	ldi	r24, 0x1B	; 27
    1426:	61 e0       	ldi	r22, 0x01	; 1
    1428:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D3,GET_BIT(data,3)); // get the value of the 1st bit of "data" var. and put it at D3 which is the 4th bit/pin of the data pins/bits
    142c:	8f 85       	ldd	r24, Y+15	; 0x0f
    142e:	86 95       	lsr	r24
    1430:	86 95       	lsr	r24
    1432:	86 95       	lsr	r24
    1434:	98 2f       	mov	r25, r24
    1436:	91 70       	andi	r25, 0x01	; 1
    1438:	8b e1       	ldi	r24, 0x1B	; 27
    143a:	69 2f       	mov	r22, r25
    143c:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D4, OUTPUT); // declare D4 as output
    1440:	8c e1       	ldi	r24, 0x1C	; 28
    1442:	61 e0       	ldi	r22, 0x01	; 1
    1444:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D4,GET_BIT(data,4)); // get the value of the 1st bit of "data" var. and put it at D4 which is the 5th bit/pin of the data pins/bits
    1448:	8f 85       	ldd	r24, Y+15	; 0x0f
    144a:	82 95       	swap	r24
    144c:	8f 70       	andi	r24, 0x0F	; 15
    144e:	98 2f       	mov	r25, r24
    1450:	91 70       	andi	r25, 0x01	; 1
    1452:	8c e1       	ldi	r24, 0x1C	; 28
    1454:	69 2f       	mov	r22, r25
    1456:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D5, OUTPUT); // declare D5 as output
    145a:	8d e1       	ldi	r24, 0x1D	; 29
    145c:	61 e0       	ldi	r22, 0x01	; 1
    145e:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D5,GET_BIT(data,5)); // get the value of the 1st bit of "data" var. and put it at D5 which is the 6th bit/pin of the data pins/bits
    1462:	8f 85       	ldd	r24, Y+15	; 0x0f
    1464:	82 95       	swap	r24
    1466:	86 95       	lsr	r24
    1468:	87 70       	andi	r24, 0x07	; 7
    146a:	98 2f       	mov	r25, r24
    146c:	91 70       	andi	r25, 0x01	; 1
    146e:	8d e1       	ldi	r24, 0x1D	; 29
    1470:	69 2f       	mov	r22, r25
    1472:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D6, OUTPUT); // declare D6 as output
    1476:	8e e1       	ldi	r24, 0x1E	; 30
    1478:	61 e0       	ldi	r22, 0x01	; 1
    147a:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D6,GET_BIT(data,6)); // get the value of the 1st bit of "data" var. and put it at D6 which is the 7th bit/pin of the data pins/bits
    147e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1480:	82 95       	swap	r24
    1482:	86 95       	lsr	r24
    1484:	86 95       	lsr	r24
    1486:	83 70       	andi	r24, 0x03	; 3
    1488:	98 2f       	mov	r25, r24
    148a:	91 70       	andi	r25, 0x01	; 1
    148c:	8e e1       	ldi	r24, 0x1E	; 30
    148e:	69 2f       	mov	r22, r25
    1490:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>

	SetPinDirection(LCD_D7, OUTPUT); // declare D7 as output
    1494:	8f e1       	ldi	r24, 0x1F	; 31
    1496:	61 e0       	ldi	r22, 0x01	; 1
    1498:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
	SetPinValue(LCD_D7,GET_BIT(data,7)); // get the value of the 1st bit of "data" var. and put it at D7 which is the 8th bit/pin of the data pins/bits
    149c:	8f 85       	ldd	r24, Y+15	; 0x0f
    149e:	98 2f       	mov	r25, r24
    14a0:	99 1f       	adc	r25, r25
    14a2:	99 27       	eor	r25, r25
    14a4:	99 1f       	adc	r25, r25
    14a6:	8f e1       	ldi	r24, 0x1F	; 31
    14a8:	69 2f       	mov	r22, r25
    14aa:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>


	// Enable Pulse
		//Enable high
		SetPinDirection(LCD_EN, OUTPUT);
    14ae:	82 e1       	ldi	r24, 0x12	; 18
    14b0:	61 e0       	ldi	r22, 0x01	; 1
    14b2:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
		SetPinValue(LCD_EN,HIGH);
    14b6:	82 e1       	ldi	r24, 0x12	; 18
    14b8:	61 e0       	ldi	r22, 0x01	; 1
    14ba:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>
    14be:	80 e0       	ldi	r24, 0x00	; 0
    14c0:	90 e0       	ldi	r25, 0x00	; 0
    14c2:	a0 e0       	ldi	r26, 0x00	; 0
    14c4:	b0 e4       	ldi	r27, 0x40	; 64
    14c6:	8b 87       	std	Y+11, r24	; 0x0b
    14c8:	9c 87       	std	Y+12, r25	; 0x0c
    14ca:	ad 87       	std	Y+13, r26	; 0x0d
    14cc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14ce:	6b 85       	ldd	r22, Y+11	; 0x0b
    14d0:	7c 85       	ldd	r23, Y+12	; 0x0c
    14d2:	8d 85       	ldd	r24, Y+13	; 0x0d
    14d4:	9e 85       	ldd	r25, Y+14	; 0x0e
    14d6:	20 e0       	ldi	r18, 0x00	; 0
    14d8:	30 e0       	ldi	r19, 0x00	; 0
    14da:	4a ef       	ldi	r20, 0xFA	; 250
    14dc:	54 e4       	ldi	r21, 0x44	; 68
    14de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14e2:	dc 01       	movw	r26, r24
    14e4:	cb 01       	movw	r24, r22
    14e6:	8f 83       	std	Y+7, r24	; 0x07
    14e8:	98 87       	std	Y+8, r25	; 0x08
    14ea:	a9 87       	std	Y+9, r26	; 0x09
    14ec:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    14ee:	6f 81       	ldd	r22, Y+7	; 0x07
    14f0:	78 85       	ldd	r23, Y+8	; 0x08
    14f2:	89 85       	ldd	r24, Y+9	; 0x09
    14f4:	9a 85       	ldd	r25, Y+10	; 0x0a
    14f6:	20 e0       	ldi	r18, 0x00	; 0
    14f8:	30 e0       	ldi	r19, 0x00	; 0
    14fa:	40 e8       	ldi	r20, 0x80	; 128
    14fc:	5f e3       	ldi	r21, 0x3F	; 63
    14fe:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1502:	88 23       	and	r24, r24
    1504:	2c f4       	brge	.+10     	; 0x1510 <LCD_vidwriteData+0x16a>
		__ticks = 1;
    1506:	81 e0       	ldi	r24, 0x01	; 1
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	9e 83       	std	Y+6, r25	; 0x06
    150c:	8d 83       	std	Y+5, r24	; 0x05
    150e:	3f c0       	rjmp	.+126    	; 0x158e <LCD_vidwriteData+0x1e8>
	else if (__tmp > 65535)
    1510:	6f 81       	ldd	r22, Y+7	; 0x07
    1512:	78 85       	ldd	r23, Y+8	; 0x08
    1514:	89 85       	ldd	r24, Y+9	; 0x09
    1516:	9a 85       	ldd	r25, Y+10	; 0x0a
    1518:	20 e0       	ldi	r18, 0x00	; 0
    151a:	3f ef       	ldi	r19, 0xFF	; 255
    151c:	4f e7       	ldi	r20, 0x7F	; 127
    151e:	57 e4       	ldi	r21, 0x47	; 71
    1520:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1524:	18 16       	cp	r1, r24
    1526:	4c f5       	brge	.+82     	; 0x157a <LCD_vidwriteData+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1528:	6b 85       	ldd	r22, Y+11	; 0x0b
    152a:	7c 85       	ldd	r23, Y+12	; 0x0c
    152c:	8d 85       	ldd	r24, Y+13	; 0x0d
    152e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1530:	20 e0       	ldi	r18, 0x00	; 0
    1532:	30 e0       	ldi	r19, 0x00	; 0
    1534:	40 e2       	ldi	r20, 0x20	; 32
    1536:	51 e4       	ldi	r21, 0x41	; 65
    1538:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    153c:	dc 01       	movw	r26, r24
    153e:	cb 01       	movw	r24, r22
    1540:	bc 01       	movw	r22, r24
    1542:	cd 01       	movw	r24, r26
    1544:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1548:	dc 01       	movw	r26, r24
    154a:	cb 01       	movw	r24, r22
    154c:	9e 83       	std	Y+6, r25	; 0x06
    154e:	8d 83       	std	Y+5, r24	; 0x05
    1550:	0f c0       	rjmp	.+30     	; 0x1570 <LCD_vidwriteData+0x1ca>
    1552:	88 ec       	ldi	r24, 0xC8	; 200
    1554:	90 e0       	ldi	r25, 0x00	; 0
    1556:	9c 83       	std	Y+4, r25	; 0x04
    1558:	8b 83       	std	Y+3, r24	; 0x03
    155a:	8b 81       	ldd	r24, Y+3	; 0x03
    155c:	9c 81       	ldd	r25, Y+4	; 0x04
    155e:	01 97       	sbiw	r24, 0x01	; 1
    1560:	f1 f7       	brne	.-4      	; 0x155e <LCD_vidwriteData+0x1b8>
    1562:	9c 83       	std	Y+4, r25	; 0x04
    1564:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1566:	8d 81       	ldd	r24, Y+5	; 0x05
    1568:	9e 81       	ldd	r25, Y+6	; 0x06
    156a:	01 97       	sbiw	r24, 0x01	; 1
    156c:	9e 83       	std	Y+6, r25	; 0x06
    156e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1570:	8d 81       	ldd	r24, Y+5	; 0x05
    1572:	9e 81       	ldd	r25, Y+6	; 0x06
    1574:	00 97       	sbiw	r24, 0x00	; 0
    1576:	69 f7       	brne	.-38     	; 0x1552 <LCD_vidwriteData+0x1ac>
    1578:	14 c0       	rjmp	.+40     	; 0x15a2 <LCD_vidwriteData+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    157a:	6f 81       	ldd	r22, Y+7	; 0x07
    157c:	78 85       	ldd	r23, Y+8	; 0x08
    157e:	89 85       	ldd	r24, Y+9	; 0x09
    1580:	9a 85       	ldd	r25, Y+10	; 0x0a
    1582:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1586:	dc 01       	movw	r26, r24
    1588:	cb 01       	movw	r24, r22
    158a:	9e 83       	std	Y+6, r25	; 0x06
    158c:	8d 83       	std	Y+5, r24	; 0x05
    158e:	8d 81       	ldd	r24, Y+5	; 0x05
    1590:	9e 81       	ldd	r25, Y+6	; 0x06
    1592:	9a 83       	std	Y+2, r25	; 0x02
    1594:	89 83       	std	Y+1, r24	; 0x01
    1596:	89 81       	ldd	r24, Y+1	; 0x01
    1598:	9a 81       	ldd	r25, Y+2	; 0x02
    159a:	01 97       	sbiw	r24, 0x01	; 1
    159c:	f1 f7       	brne	.-4      	; 0x159a <LCD_vidwriteData+0x1f4>
    159e:	9a 83       	std	Y+2, r25	; 0x02
    15a0:	89 83       	std	Y+1, r24	; 0x01
		//delay 2ms
		_delay_ms(2);
		//Enable low
		SetPinValue(LCD_EN,LOW);
    15a2:	82 e1       	ldi	r24, 0x12	; 18
    15a4:	60 e0       	ldi	r22, 0x00	; 0
    15a6:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <SetPinValue>
}
    15aa:	2f 96       	adiw	r28, 0x0f	; 15
    15ac:	0f b6       	in	r0, 0x3f	; 63
    15ae:	f8 94       	cli
    15b0:	de bf       	out	0x3e, r29	; 62
    15b2:	0f be       	out	0x3f, r0	; 63
    15b4:	cd bf       	out	0x3d, r28	; 61
    15b6:	cf 91       	pop	r28
    15b8:	df 91       	pop	r29
    15ba:	08 95       	ret

000015bc <LCD_vidInit>:

void LCD_vidInit(void)
{
    15bc:	df 93       	push	r29
    15be:	cf 93       	push	r28
    15c0:	cd b7       	in	r28, 0x3d	; 61
    15c2:	de b7       	in	r29, 0x3e	; 62
    15c4:	e8 97       	sbiw	r28, 0x38	; 56
    15c6:	0f b6       	in	r0, 0x3f	; 63
    15c8:	f8 94       	cli
    15ca:	de bf       	out	0x3e, r29	; 62
    15cc:	0f be       	out	0x3f, r0	; 63
    15ce:	cd bf       	out	0x3d, r28	; 61
    15d0:	80 e0       	ldi	r24, 0x00	; 0
    15d2:	90 e0       	ldi	r25, 0x00	; 0
    15d4:	a8 e4       	ldi	r26, 0x48	; 72
    15d6:	b2 e4       	ldi	r27, 0x42	; 66
    15d8:	8d ab       	std	Y+53, r24	; 0x35
    15da:	9e ab       	std	Y+54, r25	; 0x36
    15dc:	af ab       	std	Y+55, r26	; 0x37
    15de:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15e0:	6d a9       	ldd	r22, Y+53	; 0x35
    15e2:	7e a9       	ldd	r23, Y+54	; 0x36
    15e4:	8f a9       	ldd	r24, Y+55	; 0x37
    15e6:	98 ad       	ldd	r25, Y+56	; 0x38
    15e8:	20 e0       	ldi	r18, 0x00	; 0
    15ea:	30 e0       	ldi	r19, 0x00	; 0
    15ec:	4a ef       	ldi	r20, 0xFA	; 250
    15ee:	54 e4       	ldi	r21, 0x44	; 68
    15f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15f4:	dc 01       	movw	r26, r24
    15f6:	cb 01       	movw	r24, r22
    15f8:	89 ab       	std	Y+49, r24	; 0x31
    15fa:	9a ab       	std	Y+50, r25	; 0x32
    15fc:	ab ab       	std	Y+51, r26	; 0x33
    15fe:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1600:	69 a9       	ldd	r22, Y+49	; 0x31
    1602:	7a a9       	ldd	r23, Y+50	; 0x32
    1604:	8b a9       	ldd	r24, Y+51	; 0x33
    1606:	9c a9       	ldd	r25, Y+52	; 0x34
    1608:	20 e0       	ldi	r18, 0x00	; 0
    160a:	30 e0       	ldi	r19, 0x00	; 0
    160c:	40 e8       	ldi	r20, 0x80	; 128
    160e:	5f e3       	ldi	r21, 0x3F	; 63
    1610:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1614:	88 23       	and	r24, r24
    1616:	2c f4       	brge	.+10     	; 0x1622 <LCD_vidInit+0x66>
		__ticks = 1;
    1618:	81 e0       	ldi	r24, 0x01	; 1
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	98 ab       	std	Y+48, r25	; 0x30
    161e:	8f a7       	std	Y+47, r24	; 0x2f
    1620:	3f c0       	rjmp	.+126    	; 0x16a0 <LCD_vidInit+0xe4>
	else if (__tmp > 65535)
    1622:	69 a9       	ldd	r22, Y+49	; 0x31
    1624:	7a a9       	ldd	r23, Y+50	; 0x32
    1626:	8b a9       	ldd	r24, Y+51	; 0x33
    1628:	9c a9       	ldd	r25, Y+52	; 0x34
    162a:	20 e0       	ldi	r18, 0x00	; 0
    162c:	3f ef       	ldi	r19, 0xFF	; 255
    162e:	4f e7       	ldi	r20, 0x7F	; 127
    1630:	57 e4       	ldi	r21, 0x47	; 71
    1632:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1636:	18 16       	cp	r1, r24
    1638:	4c f5       	brge	.+82     	; 0x168c <LCD_vidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    163a:	6d a9       	ldd	r22, Y+53	; 0x35
    163c:	7e a9       	ldd	r23, Y+54	; 0x36
    163e:	8f a9       	ldd	r24, Y+55	; 0x37
    1640:	98 ad       	ldd	r25, Y+56	; 0x38
    1642:	20 e0       	ldi	r18, 0x00	; 0
    1644:	30 e0       	ldi	r19, 0x00	; 0
    1646:	40 e2       	ldi	r20, 0x20	; 32
    1648:	51 e4       	ldi	r21, 0x41	; 65
    164a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    164e:	dc 01       	movw	r26, r24
    1650:	cb 01       	movw	r24, r22
    1652:	bc 01       	movw	r22, r24
    1654:	cd 01       	movw	r24, r26
    1656:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    165a:	dc 01       	movw	r26, r24
    165c:	cb 01       	movw	r24, r22
    165e:	98 ab       	std	Y+48, r25	; 0x30
    1660:	8f a7       	std	Y+47, r24	; 0x2f
    1662:	0f c0       	rjmp	.+30     	; 0x1682 <LCD_vidInit+0xc6>
    1664:	88 ec       	ldi	r24, 0xC8	; 200
    1666:	90 e0       	ldi	r25, 0x00	; 0
    1668:	9e a7       	std	Y+46, r25	; 0x2e
    166a:	8d a7       	std	Y+45, r24	; 0x2d
    166c:	8d a5       	ldd	r24, Y+45	; 0x2d
    166e:	9e a5       	ldd	r25, Y+46	; 0x2e
    1670:	01 97       	sbiw	r24, 0x01	; 1
    1672:	f1 f7       	brne	.-4      	; 0x1670 <LCD_vidInit+0xb4>
    1674:	9e a7       	std	Y+46, r25	; 0x2e
    1676:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1678:	8f a5       	ldd	r24, Y+47	; 0x2f
    167a:	98 a9       	ldd	r25, Y+48	; 0x30
    167c:	01 97       	sbiw	r24, 0x01	; 1
    167e:	98 ab       	std	Y+48, r25	; 0x30
    1680:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1682:	8f a5       	ldd	r24, Y+47	; 0x2f
    1684:	98 a9       	ldd	r25, Y+48	; 0x30
    1686:	00 97       	sbiw	r24, 0x00	; 0
    1688:	69 f7       	brne	.-38     	; 0x1664 <LCD_vidInit+0xa8>
    168a:	14 c0       	rjmp	.+40     	; 0x16b4 <LCD_vidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    168c:	69 a9       	ldd	r22, Y+49	; 0x31
    168e:	7a a9       	ldd	r23, Y+50	; 0x32
    1690:	8b a9       	ldd	r24, Y+51	; 0x33
    1692:	9c a9       	ldd	r25, Y+52	; 0x34
    1694:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1698:	dc 01       	movw	r26, r24
    169a:	cb 01       	movw	r24, r22
    169c:	98 ab       	std	Y+48, r25	; 0x30
    169e:	8f a7       	std	Y+47, r24	; 0x2f
    16a0:	8f a5       	ldd	r24, Y+47	; 0x2f
    16a2:	98 a9       	ldd	r25, Y+48	; 0x30
    16a4:	9c a7       	std	Y+44, r25	; 0x2c
    16a6:	8b a7       	std	Y+43, r24	; 0x2b
    16a8:	8b a5       	ldd	r24, Y+43	; 0x2b
    16aa:	9c a5       	ldd	r25, Y+44	; 0x2c
    16ac:	01 97       	sbiw	r24, 0x01	; 1
    16ae:	f1 f7       	brne	.-4      	; 0x16ac <LCD_vidInit+0xf0>
    16b0:	9c a7       	std	Y+44, r25	; 0x2c
    16b2:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(50);

	//Function Set
	//Data length DL (0 -> 4pins, 1 -> 8 pins), Number of Lines N (0 -> 1 line, 1 -> 2 lines), and Font resolution (0 -> 58, 1 -> 511), - -> don't care
	// 0b|0|0|1|DL|N|F|-|-|
	LCD_vidwriteCommand(0b00111000);
    16b4:	88 e3       	ldi	r24, 0x38	; 56
    16b6:	0e 94 c8 08 	call	0x1190	; 0x1190 <LCD_vidwriteCommand>
    16ba:	80 e0       	ldi	r24, 0x00	; 0
    16bc:	90 e0       	ldi	r25, 0x00	; 0
    16be:	a0 e0       	ldi	r26, 0x00	; 0
    16c0:	b0 e4       	ldi	r27, 0x40	; 64
    16c2:	8f a3       	std	Y+39, r24	; 0x27
    16c4:	98 a7       	std	Y+40, r25	; 0x28
    16c6:	a9 a7       	std	Y+41, r26	; 0x29
    16c8:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    16ca:	6f a1       	ldd	r22, Y+39	; 0x27
    16cc:	78 a5       	ldd	r23, Y+40	; 0x28
    16ce:	89 a5       	ldd	r24, Y+41	; 0x29
    16d0:	9a a5       	ldd	r25, Y+42	; 0x2a
    16d2:	20 e0       	ldi	r18, 0x00	; 0
    16d4:	30 e0       	ldi	r19, 0x00	; 0
    16d6:	4a ef       	ldi	r20, 0xFA	; 250
    16d8:	54 e4       	ldi	r21, 0x44	; 68
    16da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16de:	dc 01       	movw	r26, r24
    16e0:	cb 01       	movw	r24, r22
    16e2:	8b a3       	std	Y+35, r24	; 0x23
    16e4:	9c a3       	std	Y+36, r25	; 0x24
    16e6:	ad a3       	std	Y+37, r26	; 0x25
    16e8:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    16ea:	6b a1       	ldd	r22, Y+35	; 0x23
    16ec:	7c a1       	ldd	r23, Y+36	; 0x24
    16ee:	8d a1       	ldd	r24, Y+37	; 0x25
    16f0:	9e a1       	ldd	r25, Y+38	; 0x26
    16f2:	20 e0       	ldi	r18, 0x00	; 0
    16f4:	30 e0       	ldi	r19, 0x00	; 0
    16f6:	40 e8       	ldi	r20, 0x80	; 128
    16f8:	5f e3       	ldi	r21, 0x3F	; 63
    16fa:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    16fe:	88 23       	and	r24, r24
    1700:	2c f4       	brge	.+10     	; 0x170c <LCD_vidInit+0x150>
		__ticks = 1;
    1702:	81 e0       	ldi	r24, 0x01	; 1
    1704:	90 e0       	ldi	r25, 0x00	; 0
    1706:	9a a3       	std	Y+34, r25	; 0x22
    1708:	89 a3       	std	Y+33, r24	; 0x21
    170a:	3f c0       	rjmp	.+126    	; 0x178a <LCD_vidInit+0x1ce>
	else if (__tmp > 65535)
    170c:	6b a1       	ldd	r22, Y+35	; 0x23
    170e:	7c a1       	ldd	r23, Y+36	; 0x24
    1710:	8d a1       	ldd	r24, Y+37	; 0x25
    1712:	9e a1       	ldd	r25, Y+38	; 0x26
    1714:	20 e0       	ldi	r18, 0x00	; 0
    1716:	3f ef       	ldi	r19, 0xFF	; 255
    1718:	4f e7       	ldi	r20, 0x7F	; 127
    171a:	57 e4       	ldi	r21, 0x47	; 71
    171c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1720:	18 16       	cp	r1, r24
    1722:	4c f5       	brge	.+82     	; 0x1776 <LCD_vidInit+0x1ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1724:	6f a1       	ldd	r22, Y+39	; 0x27
    1726:	78 a5       	ldd	r23, Y+40	; 0x28
    1728:	89 a5       	ldd	r24, Y+41	; 0x29
    172a:	9a a5       	ldd	r25, Y+42	; 0x2a
    172c:	20 e0       	ldi	r18, 0x00	; 0
    172e:	30 e0       	ldi	r19, 0x00	; 0
    1730:	40 e2       	ldi	r20, 0x20	; 32
    1732:	51 e4       	ldi	r21, 0x41	; 65
    1734:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1738:	dc 01       	movw	r26, r24
    173a:	cb 01       	movw	r24, r22
    173c:	bc 01       	movw	r22, r24
    173e:	cd 01       	movw	r24, r26
    1740:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1744:	dc 01       	movw	r26, r24
    1746:	cb 01       	movw	r24, r22
    1748:	9a a3       	std	Y+34, r25	; 0x22
    174a:	89 a3       	std	Y+33, r24	; 0x21
    174c:	0f c0       	rjmp	.+30     	; 0x176c <LCD_vidInit+0x1b0>
    174e:	88 ec       	ldi	r24, 0xC8	; 200
    1750:	90 e0       	ldi	r25, 0x00	; 0
    1752:	98 a3       	std	Y+32, r25	; 0x20
    1754:	8f 8f       	std	Y+31, r24	; 0x1f
    1756:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1758:	98 a1       	ldd	r25, Y+32	; 0x20
    175a:	01 97       	sbiw	r24, 0x01	; 1
    175c:	f1 f7       	brne	.-4      	; 0x175a <LCD_vidInit+0x19e>
    175e:	98 a3       	std	Y+32, r25	; 0x20
    1760:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1762:	89 a1       	ldd	r24, Y+33	; 0x21
    1764:	9a a1       	ldd	r25, Y+34	; 0x22
    1766:	01 97       	sbiw	r24, 0x01	; 1
    1768:	9a a3       	std	Y+34, r25	; 0x22
    176a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    176c:	89 a1       	ldd	r24, Y+33	; 0x21
    176e:	9a a1       	ldd	r25, Y+34	; 0x22
    1770:	00 97       	sbiw	r24, 0x00	; 0
    1772:	69 f7       	brne	.-38     	; 0x174e <LCD_vidInit+0x192>
    1774:	14 c0       	rjmp	.+40     	; 0x179e <LCD_vidInit+0x1e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1776:	6b a1       	ldd	r22, Y+35	; 0x23
    1778:	7c a1       	ldd	r23, Y+36	; 0x24
    177a:	8d a1       	ldd	r24, Y+37	; 0x25
    177c:	9e a1       	ldd	r25, Y+38	; 0x26
    177e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1782:	dc 01       	movw	r26, r24
    1784:	cb 01       	movw	r24, r22
    1786:	9a a3       	std	Y+34, r25	; 0x22
    1788:	89 a3       	std	Y+33, r24	; 0x21
    178a:	89 a1       	ldd	r24, Y+33	; 0x21
    178c:	9a a1       	ldd	r25, Y+34	; 0x22
    178e:	9e 8f       	std	Y+30, r25	; 0x1e
    1790:	8d 8f       	std	Y+29, r24	; 0x1d
    1792:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1794:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1796:	01 97       	sbiw	r24, 0x01	; 1
    1798:	f1 f7       	brne	.-4      	; 0x1796 <LCD_vidInit+0x1da>
    179a:	9e 8f       	std	Y+30, r25	; 0x1e
    179c:	8d 8f       	std	Y+29, r24	; 0x1d

	//Display on/off D (0 off, 1 on)
	//Cursor on/off C (0 off, 1 on)
	//Cursor Blink on/off B (0 off, 1 on)
	// 0b|0|0|0|0|1|D|C|B|
	LCD_vidwriteCommand(0b00001100);
    179e:	8c e0       	ldi	r24, 0x0C	; 12
    17a0:	0e 94 c8 08 	call	0x1190	; 0x1190 <LCD_vidwriteCommand>
    17a4:	80 e0       	ldi	r24, 0x00	; 0
    17a6:	90 e0       	ldi	r25, 0x00	; 0
    17a8:	a0 e0       	ldi	r26, 0x00	; 0
    17aa:	b0 e4       	ldi	r27, 0x40	; 64
    17ac:	89 8f       	std	Y+25, r24	; 0x19
    17ae:	9a 8f       	std	Y+26, r25	; 0x1a
    17b0:	ab 8f       	std	Y+27, r26	; 0x1b
    17b2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17b4:	69 8d       	ldd	r22, Y+25	; 0x19
    17b6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    17b8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    17ba:	9c 8d       	ldd	r25, Y+28	; 0x1c
    17bc:	20 e0       	ldi	r18, 0x00	; 0
    17be:	30 e0       	ldi	r19, 0x00	; 0
    17c0:	4a ef       	ldi	r20, 0xFA	; 250
    17c2:	54 e4       	ldi	r21, 0x44	; 68
    17c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17c8:	dc 01       	movw	r26, r24
    17ca:	cb 01       	movw	r24, r22
    17cc:	8d 8b       	std	Y+21, r24	; 0x15
    17ce:	9e 8b       	std	Y+22, r25	; 0x16
    17d0:	af 8b       	std	Y+23, r26	; 0x17
    17d2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    17d4:	6d 89       	ldd	r22, Y+21	; 0x15
    17d6:	7e 89       	ldd	r23, Y+22	; 0x16
    17d8:	8f 89       	ldd	r24, Y+23	; 0x17
    17da:	98 8d       	ldd	r25, Y+24	; 0x18
    17dc:	20 e0       	ldi	r18, 0x00	; 0
    17de:	30 e0       	ldi	r19, 0x00	; 0
    17e0:	40 e8       	ldi	r20, 0x80	; 128
    17e2:	5f e3       	ldi	r21, 0x3F	; 63
    17e4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    17e8:	88 23       	and	r24, r24
    17ea:	2c f4       	brge	.+10     	; 0x17f6 <LCD_vidInit+0x23a>
		__ticks = 1;
    17ec:	81 e0       	ldi	r24, 0x01	; 1
    17ee:	90 e0       	ldi	r25, 0x00	; 0
    17f0:	9c 8b       	std	Y+20, r25	; 0x14
    17f2:	8b 8b       	std	Y+19, r24	; 0x13
    17f4:	3f c0       	rjmp	.+126    	; 0x1874 <LCD_vidInit+0x2b8>
	else if (__tmp > 65535)
    17f6:	6d 89       	ldd	r22, Y+21	; 0x15
    17f8:	7e 89       	ldd	r23, Y+22	; 0x16
    17fa:	8f 89       	ldd	r24, Y+23	; 0x17
    17fc:	98 8d       	ldd	r25, Y+24	; 0x18
    17fe:	20 e0       	ldi	r18, 0x00	; 0
    1800:	3f ef       	ldi	r19, 0xFF	; 255
    1802:	4f e7       	ldi	r20, 0x7F	; 127
    1804:	57 e4       	ldi	r21, 0x47	; 71
    1806:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    180a:	18 16       	cp	r1, r24
    180c:	4c f5       	brge	.+82     	; 0x1860 <LCD_vidInit+0x2a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    180e:	69 8d       	ldd	r22, Y+25	; 0x19
    1810:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1812:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1814:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1816:	20 e0       	ldi	r18, 0x00	; 0
    1818:	30 e0       	ldi	r19, 0x00	; 0
    181a:	40 e2       	ldi	r20, 0x20	; 32
    181c:	51 e4       	ldi	r21, 0x41	; 65
    181e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1822:	dc 01       	movw	r26, r24
    1824:	cb 01       	movw	r24, r22
    1826:	bc 01       	movw	r22, r24
    1828:	cd 01       	movw	r24, r26
    182a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    182e:	dc 01       	movw	r26, r24
    1830:	cb 01       	movw	r24, r22
    1832:	9c 8b       	std	Y+20, r25	; 0x14
    1834:	8b 8b       	std	Y+19, r24	; 0x13
    1836:	0f c0       	rjmp	.+30     	; 0x1856 <LCD_vidInit+0x29a>
    1838:	88 ec       	ldi	r24, 0xC8	; 200
    183a:	90 e0       	ldi	r25, 0x00	; 0
    183c:	9a 8b       	std	Y+18, r25	; 0x12
    183e:	89 8b       	std	Y+17, r24	; 0x11
    1840:	89 89       	ldd	r24, Y+17	; 0x11
    1842:	9a 89       	ldd	r25, Y+18	; 0x12
    1844:	01 97       	sbiw	r24, 0x01	; 1
    1846:	f1 f7       	brne	.-4      	; 0x1844 <LCD_vidInit+0x288>
    1848:	9a 8b       	std	Y+18, r25	; 0x12
    184a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    184c:	8b 89       	ldd	r24, Y+19	; 0x13
    184e:	9c 89       	ldd	r25, Y+20	; 0x14
    1850:	01 97       	sbiw	r24, 0x01	; 1
    1852:	9c 8b       	std	Y+20, r25	; 0x14
    1854:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1856:	8b 89       	ldd	r24, Y+19	; 0x13
    1858:	9c 89       	ldd	r25, Y+20	; 0x14
    185a:	00 97       	sbiw	r24, 0x00	; 0
    185c:	69 f7       	brne	.-38     	; 0x1838 <LCD_vidInit+0x27c>
    185e:	14 c0       	rjmp	.+40     	; 0x1888 <LCD_vidInit+0x2cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1860:	6d 89       	ldd	r22, Y+21	; 0x15
    1862:	7e 89       	ldd	r23, Y+22	; 0x16
    1864:	8f 89       	ldd	r24, Y+23	; 0x17
    1866:	98 8d       	ldd	r25, Y+24	; 0x18
    1868:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    186c:	dc 01       	movw	r26, r24
    186e:	cb 01       	movw	r24, r22
    1870:	9c 8b       	std	Y+20, r25	; 0x14
    1872:	8b 8b       	std	Y+19, r24	; 0x13
    1874:	8b 89       	ldd	r24, Y+19	; 0x13
    1876:	9c 89       	ldd	r25, Y+20	; 0x14
    1878:	98 8b       	std	Y+16, r25	; 0x10
    187a:	8f 87       	std	Y+15, r24	; 0x0f
    187c:	8f 85       	ldd	r24, Y+15	; 0x0f
    187e:	98 89       	ldd	r25, Y+16	; 0x10
    1880:	01 97       	sbiw	r24, 0x01	; 1
    1882:	f1 f7       	brne	.-4      	; 0x1880 <LCD_vidInit+0x2c4>
    1884:	98 8b       	std	Y+16, r25	; 0x10
    1886:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(2);

	//Clear Screen
	LCD_vidwriteCommand(1);
    1888:	81 e0       	ldi	r24, 0x01	; 1
    188a:	0e 94 c8 08 	call	0x1190	; 0x1190 <LCD_vidwriteCommand>
    188e:	80 e0       	ldi	r24, 0x00	; 0
    1890:	90 e0       	ldi	r25, 0x00	; 0
    1892:	a0 e0       	ldi	r26, 0x00	; 0
    1894:	b0 e4       	ldi	r27, 0x40	; 64
    1896:	8b 87       	std	Y+11, r24	; 0x0b
    1898:	9c 87       	std	Y+12, r25	; 0x0c
    189a:	ad 87       	std	Y+13, r26	; 0x0d
    189c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    189e:	6b 85       	ldd	r22, Y+11	; 0x0b
    18a0:	7c 85       	ldd	r23, Y+12	; 0x0c
    18a2:	8d 85       	ldd	r24, Y+13	; 0x0d
    18a4:	9e 85       	ldd	r25, Y+14	; 0x0e
    18a6:	20 e0       	ldi	r18, 0x00	; 0
    18a8:	30 e0       	ldi	r19, 0x00	; 0
    18aa:	4a ef       	ldi	r20, 0xFA	; 250
    18ac:	54 e4       	ldi	r21, 0x44	; 68
    18ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18b2:	dc 01       	movw	r26, r24
    18b4:	cb 01       	movw	r24, r22
    18b6:	8f 83       	std	Y+7, r24	; 0x07
    18b8:	98 87       	std	Y+8, r25	; 0x08
    18ba:	a9 87       	std	Y+9, r26	; 0x09
    18bc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    18be:	6f 81       	ldd	r22, Y+7	; 0x07
    18c0:	78 85       	ldd	r23, Y+8	; 0x08
    18c2:	89 85       	ldd	r24, Y+9	; 0x09
    18c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    18c6:	20 e0       	ldi	r18, 0x00	; 0
    18c8:	30 e0       	ldi	r19, 0x00	; 0
    18ca:	40 e8       	ldi	r20, 0x80	; 128
    18cc:	5f e3       	ldi	r21, 0x3F	; 63
    18ce:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    18d2:	88 23       	and	r24, r24
    18d4:	2c f4       	brge	.+10     	; 0x18e0 <LCD_vidInit+0x324>
		__ticks = 1;
    18d6:	81 e0       	ldi	r24, 0x01	; 1
    18d8:	90 e0       	ldi	r25, 0x00	; 0
    18da:	9e 83       	std	Y+6, r25	; 0x06
    18dc:	8d 83       	std	Y+5, r24	; 0x05
    18de:	3f c0       	rjmp	.+126    	; 0x195e <LCD_vidInit+0x3a2>
	else if (__tmp > 65535)
    18e0:	6f 81       	ldd	r22, Y+7	; 0x07
    18e2:	78 85       	ldd	r23, Y+8	; 0x08
    18e4:	89 85       	ldd	r24, Y+9	; 0x09
    18e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    18e8:	20 e0       	ldi	r18, 0x00	; 0
    18ea:	3f ef       	ldi	r19, 0xFF	; 255
    18ec:	4f e7       	ldi	r20, 0x7F	; 127
    18ee:	57 e4       	ldi	r21, 0x47	; 71
    18f0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    18f4:	18 16       	cp	r1, r24
    18f6:	4c f5       	brge	.+82     	; 0x194a <LCD_vidInit+0x38e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18f8:	6b 85       	ldd	r22, Y+11	; 0x0b
    18fa:	7c 85       	ldd	r23, Y+12	; 0x0c
    18fc:	8d 85       	ldd	r24, Y+13	; 0x0d
    18fe:	9e 85       	ldd	r25, Y+14	; 0x0e
    1900:	20 e0       	ldi	r18, 0x00	; 0
    1902:	30 e0       	ldi	r19, 0x00	; 0
    1904:	40 e2       	ldi	r20, 0x20	; 32
    1906:	51 e4       	ldi	r21, 0x41	; 65
    1908:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    190c:	dc 01       	movw	r26, r24
    190e:	cb 01       	movw	r24, r22
    1910:	bc 01       	movw	r22, r24
    1912:	cd 01       	movw	r24, r26
    1914:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1918:	dc 01       	movw	r26, r24
    191a:	cb 01       	movw	r24, r22
    191c:	9e 83       	std	Y+6, r25	; 0x06
    191e:	8d 83       	std	Y+5, r24	; 0x05
    1920:	0f c0       	rjmp	.+30     	; 0x1940 <LCD_vidInit+0x384>
    1922:	88 ec       	ldi	r24, 0xC8	; 200
    1924:	90 e0       	ldi	r25, 0x00	; 0
    1926:	9c 83       	std	Y+4, r25	; 0x04
    1928:	8b 83       	std	Y+3, r24	; 0x03
    192a:	8b 81       	ldd	r24, Y+3	; 0x03
    192c:	9c 81       	ldd	r25, Y+4	; 0x04
    192e:	01 97       	sbiw	r24, 0x01	; 1
    1930:	f1 f7       	brne	.-4      	; 0x192e <LCD_vidInit+0x372>
    1932:	9c 83       	std	Y+4, r25	; 0x04
    1934:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1936:	8d 81       	ldd	r24, Y+5	; 0x05
    1938:	9e 81       	ldd	r25, Y+6	; 0x06
    193a:	01 97       	sbiw	r24, 0x01	; 1
    193c:	9e 83       	std	Y+6, r25	; 0x06
    193e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1940:	8d 81       	ldd	r24, Y+5	; 0x05
    1942:	9e 81       	ldd	r25, Y+6	; 0x06
    1944:	00 97       	sbiw	r24, 0x00	; 0
    1946:	69 f7       	brne	.-38     	; 0x1922 <LCD_vidInit+0x366>
    1948:	14 c0       	rjmp	.+40     	; 0x1972 <LCD_vidInit+0x3b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    194a:	6f 81       	ldd	r22, Y+7	; 0x07
    194c:	78 85       	ldd	r23, Y+8	; 0x08
    194e:	89 85       	ldd	r24, Y+9	; 0x09
    1950:	9a 85       	ldd	r25, Y+10	; 0x0a
    1952:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1956:	dc 01       	movw	r26, r24
    1958:	cb 01       	movw	r24, r22
    195a:	9e 83       	std	Y+6, r25	; 0x06
    195c:	8d 83       	std	Y+5, r24	; 0x05
    195e:	8d 81       	ldd	r24, Y+5	; 0x05
    1960:	9e 81       	ldd	r25, Y+6	; 0x06
    1962:	9a 83       	std	Y+2, r25	; 0x02
    1964:	89 83       	std	Y+1, r24	; 0x01
    1966:	89 81       	ldd	r24, Y+1	; 0x01
    1968:	9a 81       	ldd	r25, Y+2	; 0x02
    196a:	01 97       	sbiw	r24, 0x01	; 1
    196c:	f1 f7       	brne	.-4      	; 0x196a <LCD_vidInit+0x3ae>
    196e:	9a 83       	std	Y+2, r25	; 0x02
    1970:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(2);
}
    1972:	e8 96       	adiw	r28, 0x38	; 56
    1974:	0f b6       	in	r0, 0x3f	; 63
    1976:	f8 94       	cli
    1978:	de bf       	out	0x3e, r29	; 62
    197a:	0f be       	out	0x3f, r0	; 63
    197c:	cd bf       	out	0x3d, r28	; 61
    197e:	cf 91       	pop	r28
    1980:	df 91       	pop	r29
    1982:	08 95       	ret

00001984 <LCD_vidWriteDecimal>:

#include"HLCD.h" // This header file includes the set of pins selected to connect LCD with MCU and 3 function prototypes above that used to control and display commands and data on LCD screen, repectively
#include"SLCD_WriteDecimal.h" // This header file contains the function prototype of that to be used in order to a wite decimal number on LCD screen with a predefined max number of digits used.

LCD_vidWriteDecimal(s64 x)
{
    1984:	df 93       	push	r29
    1986:	cf 93       	push	r28
    1988:	cd b7       	in	r28, 0x3d	; 61
    198a:	de b7       	in	r29, 0x3e	; 62
    198c:	64 97       	sbiw	r28, 0x14	; 20
    198e:	0f b6       	in	r0, 0x3f	; 63
    1990:	f8 94       	cli
    1992:	de bf       	out	0x3e, r29	; 62
    1994:	0f be       	out	0x3f, r0	; 63
    1996:	cd bf       	out	0x3d, r28	; 61
    1998:	6f 87       	std	Y+15, r22	; 0x0f
    199a:	78 8b       	std	Y+16, r23	; 0x10
    199c:	89 8b       	std	Y+17, r24	; 0x11
    199e:	9a 8b       	std	Y+18, r25	; 0x12
	s64 y = x; // copy the number to y in order to get the first number using division and divisor
    19a0:	8f 85       	ldd	r24, Y+15	; 0x0f
    19a2:	98 89       	ldd	r25, Y+16	; 0x10
    19a4:	a9 89       	ldd	r26, Y+17	; 0x11
    19a6:	ba 89       	ldd	r27, Y+18	; 0x12
    19a8:	8b 87       	std	Y+11, r24	; 0x0b
    19aa:	9c 87       	std	Y+12, r25	; 0x0c
    19ac:	ad 87       	std	Y+13, r26	; 0x0d
    19ae:	be 87       	std	Y+14, r27	; 0x0e
	s64 z = x; // copy the number to z in order to save the other digits (leave the first) using modulus and divisor
    19b0:	8f 85       	ldd	r24, Y+15	; 0x0f
    19b2:	98 89       	ldd	r25, Y+16	; 0x10
    19b4:	a9 89       	ldd	r26, Y+17	; 0x11
    19b6:	ba 89       	ldd	r27, Y+18	; 0x12
    19b8:	8f 83       	std	Y+7, r24	; 0x07
    19ba:	98 87       	std	Y+8, r25	; 0x08
    19bc:	a9 87       	std	Y+9, r26	; 0x09
    19be:	ba 87       	std	Y+10, r27	; 0x0a
	s64 divisor = 1; // initially
    19c0:	81 e0       	ldi	r24, 0x01	; 1
    19c2:	90 e0       	ldi	r25, 0x00	; 0
    19c4:	a0 e0       	ldi	r26, 0x00	; 0
    19c6:	b0 e0       	ldi	r27, 0x00	; 0
    19c8:	8b 83       	std	Y+3, r24	; 0x03
    19ca:	9c 83       	std	Y+4, r25	; 0x04
    19cc:	ad 83       	std	Y+5, r26	; 0x05
    19ce:	be 83       	std	Y+6, r27	; 0x06
	u8 i;  // counter
	u8 fns = 0; // condition to check zero first numbers
    19d0:	19 82       	std	Y+1, r1	; 0x01
	for(i=1; i<digits; i++) {divisor *= 10;}; // to specify the counter knowing the number of digits (e.g. 3 digits need divisor of 100)
    19d2:	81 e0       	ldi	r24, 0x01	; 1
    19d4:	8a 83       	std	Y+2, r24	; 0x02
    19d6:	15 c0       	rjmp	.+42     	; 0x1a02 <LCD_vidWriteDecimal+0x7e>
    19d8:	8b 81       	ldd	r24, Y+3	; 0x03
    19da:	9c 81       	ldd	r25, Y+4	; 0x04
    19dc:	ad 81       	ldd	r26, Y+5	; 0x05
    19de:	be 81       	ldd	r27, Y+6	; 0x06
    19e0:	2a e0       	ldi	r18, 0x0A	; 10
    19e2:	30 e0       	ldi	r19, 0x00	; 0
    19e4:	40 e0       	ldi	r20, 0x00	; 0
    19e6:	50 e0       	ldi	r21, 0x00	; 0
    19e8:	bc 01       	movw	r22, r24
    19ea:	cd 01       	movw	r24, r26
    19ec:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <__mulsi3>
    19f0:	dc 01       	movw	r26, r24
    19f2:	cb 01       	movw	r24, r22
    19f4:	8b 83       	std	Y+3, r24	; 0x03
    19f6:	9c 83       	std	Y+4, r25	; 0x04
    19f8:	ad 83       	std	Y+5, r26	; 0x05
    19fa:	be 83       	std	Y+6, r27	; 0x06
    19fc:	8a 81       	ldd	r24, Y+2	; 0x02
    19fe:	8f 5f       	subi	r24, 0xFF	; 255
    1a00:	8a 83       	std	Y+2, r24	; 0x02
    1a02:	8a 81       	ldd	r24, Y+2	; 0x02
    1a04:	85 30       	cpi	r24, 0x05	; 5
    1a06:	40 f3       	brcs	.-48     	; 0x19d8 <LCD_vidWriteDecimal+0x54>

	// The function separate the decimal number and print each one once it's separated.
	for (i = 1; i<=digits; i++)
    1a08:	81 e0       	ldi	r24, 0x01	; 1
    1a0a:	8a 83       	std	Y+2, r24	; 0x02
    1a0c:	5b c0       	rjmp	.+182    	; 0x1ac4 <LCD_vidWriteDecimal+0x140>
	{
		y = (s64) y / divisor; // get the first number and neglect the others
    1a0e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1a10:	9c 85       	ldd	r25, Y+12	; 0x0c
    1a12:	ad 85       	ldd	r26, Y+13	; 0x0d
    1a14:	be 85       	ldd	r27, Y+14	; 0x0e
    1a16:	2b 81       	ldd	r18, Y+3	; 0x03
    1a18:	3c 81       	ldd	r19, Y+4	; 0x04
    1a1a:	4d 81       	ldd	r20, Y+5	; 0x05
    1a1c:	5e 81       	ldd	r21, Y+6	; 0x06
    1a1e:	bc 01       	movw	r22, r24
    1a20:	cd 01       	movw	r24, r26
    1a22:	0e 94 c7 0e 	call	0x1d8e	; 0x1d8e <__divmodsi4>
    1a26:	da 01       	movw	r26, r20
    1a28:	c9 01       	movw	r24, r18
    1a2a:	8b 87       	std	Y+11, r24	; 0x0b
    1a2c:	9c 87       	std	Y+12, r25	; 0x0c
    1a2e:	ad 87       	std	Y+13, r26	; 0x0d
    1a30:	be 87       	std	Y+14, r27	; 0x0e
		z = (s64) z % divisor; // get the rest of the number digits (leave the first) for the next as its first will be taken in y next loop
    1a32:	8f 81       	ldd	r24, Y+7	; 0x07
    1a34:	98 85       	ldd	r25, Y+8	; 0x08
    1a36:	a9 85       	ldd	r26, Y+9	; 0x09
    1a38:	ba 85       	ldd	r27, Y+10	; 0x0a
    1a3a:	2b 81       	ldd	r18, Y+3	; 0x03
    1a3c:	3c 81       	ldd	r19, Y+4	; 0x04
    1a3e:	4d 81       	ldd	r20, Y+5	; 0x05
    1a40:	5e 81       	ldd	r21, Y+6	; 0x06
    1a42:	bc 01       	movw	r22, r24
    1a44:	cd 01       	movw	r24, r26
    1a46:	0e 94 c7 0e 	call	0x1d8e	; 0x1d8e <__divmodsi4>
    1a4a:	dc 01       	movw	r26, r24
    1a4c:	cb 01       	movw	r24, r22
    1a4e:	8f 83       	std	Y+7, r24	; 0x07
    1a50:	98 87       	std	Y+8, r25	; 0x08
    1a52:	a9 87       	std	Y+9, r26	; 0x09
    1a54:	ba 87       	std	Y+10, r27	; 0x0a
		divisor = divisor / 10; // make the divisor smaller by 10 because the number of the digits has decreased by one
    1a56:	8b 81       	ldd	r24, Y+3	; 0x03
    1a58:	9c 81       	ldd	r25, Y+4	; 0x04
    1a5a:	ad 81       	ldd	r26, Y+5	; 0x05
    1a5c:	be 81       	ldd	r27, Y+6	; 0x06
    1a5e:	2a e0       	ldi	r18, 0x0A	; 10
    1a60:	30 e0       	ldi	r19, 0x00	; 0
    1a62:	40 e0       	ldi	r20, 0x00	; 0
    1a64:	50 e0       	ldi	r21, 0x00	; 0
    1a66:	bc 01       	movw	r22, r24
    1a68:	cd 01       	movw	r24, r26
    1a6a:	0e 94 c7 0e 	call	0x1d8e	; 0x1d8e <__divmodsi4>
    1a6e:	da 01       	movw	r26, r20
    1a70:	c9 01       	movw	r24, r18
    1a72:	8b 83       	std	Y+3, r24	; 0x03
    1a74:	9c 83       	std	Y+4, r25	; 0x04
    1a76:	ad 83       	std	Y+5, r26	; 0x05
    1a78:	be 83       	std	Y+6, r27	; 0x06
		if(y == 0 && fns == 0) // check if the first numbers are zero
    1a7a:	8b 85       	ldd	r24, Y+11	; 0x0b
    1a7c:	9c 85       	ldd	r25, Y+12	; 0x0c
    1a7e:	ad 85       	ldd	r26, Y+13	; 0x0d
    1a80:	be 85       	ldd	r27, Y+14	; 0x0e
    1a82:	00 97       	sbiw	r24, 0x00	; 0
    1a84:	a1 05       	cpc	r26, r1
    1a86:	b1 05       	cpc	r27, r1
    1a88:	61 f4       	brne	.+24     	; 0x1aa2 <LCD_vidWriteDecimal+0x11e>
    1a8a:	89 81       	ldd	r24, Y+1	; 0x01
    1a8c:	88 23       	and	r24, r24
    1a8e:	49 f4       	brne	.+18     	; 0x1aa2 <LCD_vidWriteDecimal+0x11e>
		{
			y = z; // save the rest of the number to y as is its first number will be separated next loop after the current loop iteration is skipped
    1a90:	8f 81       	ldd	r24, Y+7	; 0x07
    1a92:	98 85       	ldd	r25, Y+8	; 0x08
    1a94:	a9 85       	ldd	r26, Y+9	; 0x09
    1a96:	ba 85       	ldd	r27, Y+10	; 0x0a
    1a98:	8b 87       	std	Y+11, r24	; 0x0b
    1a9a:	9c 87       	std	Y+12, r25	; 0x0c
    1a9c:	ad 87       	std	Y+13, r26	; 0x0d
    1a9e:	be 87       	std	Y+14, r27	; 0x0e
    1aa0:	0e c0       	rjmp	.+28     	; 0x1abe <LCD_vidWriteDecimal+0x13a>
			continue; // leave the current loop iteration as the first number is zero
		}

		else
		{
			fns = digits; // in order if there is inner zero not to enter the above if condition (put fns = digits to be ensure that the last zero to be condistered)
    1aa2:	85 e0       	ldi	r24, 0x05	; 5
    1aa4:	89 83       	std	Y+1, r24	; 0x01
			// writing ascci to LCD is as : 0 --> 0x48, 1 --> 0x49 ... so get the decimal number and add it to 48 to send it to the LCD as it understands ascci
			LCD_vidwriteData( y + 48 ); // write the value of y (first number of the current decimal number) to the LCD screen. This function is inside the LCD driver (Services layer can freely see HAL layer)
    1aa6:	8b 85       	ldd	r24, Y+11	; 0x0b
    1aa8:	80 5d       	subi	r24, 0xD0	; 208
    1aaa:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <LCD_vidwriteData>
			y = z; // save the rest of the number to y as is its first number will be separated next loop.
    1aae:	8f 81       	ldd	r24, Y+7	; 0x07
    1ab0:	98 85       	ldd	r25, Y+8	; 0x08
    1ab2:	a9 85       	ldd	r26, Y+9	; 0x09
    1ab4:	ba 85       	ldd	r27, Y+10	; 0x0a
    1ab6:	8b 87       	std	Y+11, r24	; 0x0b
    1ab8:	9c 87       	std	Y+12, r25	; 0x0c
    1aba:	ad 87       	std	Y+13, r26	; 0x0d
    1abc:	be 87       	std	Y+14, r27	; 0x0e
	u8 i;  // counter
	u8 fns = 0; // condition to check zero first numbers
	for(i=1; i<digits; i++) {divisor *= 10;}; // to specify the counter knowing the number of digits (e.g. 3 digits need divisor of 100)

	// The function separate the decimal number and print each one once it's separated.
	for (i = 1; i<=digits; i++)
    1abe:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac0:	8f 5f       	subi	r24, 0xFF	; 255
    1ac2:	8a 83       	std	Y+2, r24	; 0x02
    1ac4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac6:	86 30       	cpi	r24, 0x06	; 6
    1ac8:	08 f4       	brcc	.+2      	; 0x1acc <LCD_vidWriteDecimal+0x148>
    1aca:	a1 cf       	rjmp	.-190    	; 0x1a0e <LCD_vidWriteDecimal+0x8a>
			LCD_vidwriteData( y + 48 ); // write the value of y (first number of the current decimal number) to the LCD screen. This function is inside the LCD driver (Services layer can freely see HAL layer)
			y = z; // save the rest of the number to y as is its first number will be separated next loop.
		}

	}
}
    1acc:	64 96       	adiw	r28, 0x14	; 20
    1ace:	0f b6       	in	r0, 0x3f	; 63
    1ad0:	f8 94       	cli
    1ad2:	de bf       	out	0x3e, r29	; 62
    1ad4:	0f be       	out	0x3f, r0	; 63
    1ad6:	cd bf       	out	0x3d, r28	; 61
    1ad8:	cf 91       	pop	r28
    1ada:	df 91       	pop	r29
    1adc:	08 95       	ret

00001ade <main>:
		s64 overflow = 0;
	// Enum


void main(void)
{
    1ade:	df 93       	push	r29
    1ae0:	cf 93       	push	r28
    1ae2:	cd b7       	in	r28, 0x3d	; 61
    1ae4:	de b7       	in	r29, 0x3e	; 62

	// Declaration and Initialization (executed once)
	SetPinDirection(INT0_Pin, INPUT_PU); // Push button input pull up resistor declaration
    1ae6:	8a e1       	ldi	r24, 0x1A	; 26
    1ae8:	62 e0       	ldi	r22, 0x02	; 2
    1aea:	0e 94 a3 05 	call	0xb46	; 0xb46 <SetPinDirection>
		// Program Variables
		// Pin Direction (Input/Output)
		// Pin Values (initialization)
		// Module Initialization

			LCD_vidInit(); // Initialize the LCD
    1aee:	0e 94 de 0a 	call	0x15bc	; 0x15bc <LCD_vidInit>


				/* --------------------------------------------- Interrupt pin INT0 Configuration -----------------------------------------	*/
				// INT0 rising edge interrupt request 1|1 (Optical Sensor)
				SET_BIT(MCUCR, ICS01);
    1af2:	a5 e5       	ldi	r26, 0x55	; 85
    1af4:	b0 e0       	ldi	r27, 0x00	; 0
    1af6:	e5 e5       	ldi	r30, 0x55	; 85
    1af8:	f0 e0       	ldi	r31, 0x00	; 0
    1afa:	80 81       	ld	r24, Z
    1afc:	82 60       	ori	r24, 0x02	; 2
    1afe:	8c 93       	st	X, r24
				SET_BIT(MCUCR, ICS00);
    1b00:	a5 e5       	ldi	r26, 0x55	; 85
    1b02:	b0 e0       	ldi	r27, 0x00	; 0
    1b04:	e5 e5       	ldi	r30, 0x55	; 85
    1b06:	f0 e0       	ldi	r31, 0x00	; 0
    1b08:	80 81       	ld	r24, Z
    1b0a:	81 60       	ori	r24, 0x01	; 1
    1b0c:	8c 93       	st	X, r24
				// Enable using interrupt pin INT0
				SET_BIT(GICR, INT0);
    1b0e:	ab e5       	ldi	r26, 0x5B	; 91
    1b10:	b0 e0       	ldi	r27, 0x00	; 0
    1b12:	eb e5       	ldi	r30, 0x5B	; 91
    1b14:	f0 e0       	ldi	r31, 0x00	; 0
    1b16:	80 81       	ld	r24, Z
    1b18:	80 64       	ori	r24, 0x40	; 64
    1b1a:	8c 93       	st	X, r24
				// Enable Global Interrupt
				SET_BIT(SREG, I);
    1b1c:	af e5       	ldi	r26, 0x5F	; 95
    1b1e:	b0 e0       	ldi	r27, 0x00	; 0
    1b20:	ef e5       	ldi	r30, 0x5F	; 95
    1b22:	f0 e0       	ldi	r31, 0x00	; 0
    1b24:	80 81       	ld	r24, Z
    1b26:	80 68       	ori	r24, 0x80	; 128
    1b28:	8c 93       	st	X, r24
				/* ------------------------------------------------------------------------------------------------------------------------- */
			// Timers Initialization
					CLR_BIT(TCCR0, WGM00); // Normal wave generation mode
    1b2a:	a3 e5       	ldi	r26, 0x53	; 83
    1b2c:	b0 e0       	ldi	r27, 0x00	; 0
    1b2e:	e3 e5       	ldi	r30, 0x53	; 83
    1b30:	f0 e0       	ldi	r31, 0x00	; 0
    1b32:	80 81       	ld	r24, Z
    1b34:	8f 7b       	andi	r24, 0xBF	; 191
    1b36:	8c 93       	st	X, r24
					CLR_BIT(TCCR0, WGM01); // Normal wave generation mode
    1b38:	a3 e5       	ldi	r26, 0x53	; 83
    1b3a:	b0 e0       	ldi	r27, 0x00	; 0
    1b3c:	e3 e5       	ldi	r30, 0x53	; 83
    1b3e:	f0 e0       	ldi	r31, 0x00	; 0
    1b40:	80 81       	ld	r24, Z
    1b42:	87 7f       	andi	r24, 0xF7	; 247
    1b44:	8c 93       	st	X, r24
					SET_BIT(SREG, I); // global interrupt enable
    1b46:	af e5       	ldi	r26, 0x5F	; 95
    1b48:	b0 e0       	ldi	r27, 0x00	; 0
    1b4a:	ef e5       	ldi	r30, 0x5F	; 95
    1b4c:	f0 e0       	ldi	r31, 0x00	; 0
    1b4e:	80 81       	ld	r24, Z
    1b50:	80 68       	ori	r24, 0x80	; 128
    1b52:	8c 93       	st	X, r24
					SET_BIT(TIMSK, TOIE0); // enable timer0 interrupt
    1b54:	a9 e5       	ldi	r26, 0x59	; 89
    1b56:	b0 e0       	ldi	r27, 0x00	; 0
    1b58:	e9 e5       	ldi	r30, 0x59	; 89
    1b5a:	f0 e0       	ldi	r31, 0x00	; 0
    1b5c:	80 81       	ld	r24, Z
    1b5e:	81 60       	ori	r24, 0x01	; 1
    1b60:	8c 93       	st	X, r24
					TCNT0 = OneSecInitTCNT0_1024; // initially for the fractional part for 1 second
    1b62:	e2 e5       	ldi	r30, 0x52	; 82
    1b64:	f0 e0       	ldi	r31, 0x00	; 0
    1b66:	8b e7       	ldi	r24, 0x7B	; 123
    1b68:	80 83       	st	Z, r24
					SET_BIT(TCCR0, CS02); CLR_BIT(TCCR0, CS01); SET_BIT(TCCR0, CS00); // Start the timer TCCR0 = 0b00000101; prescaler 1024
    1b6a:	a3 e5       	ldi	r26, 0x53	; 83
    1b6c:	b0 e0       	ldi	r27, 0x00	; 0
    1b6e:	e3 e5       	ldi	r30, 0x53	; 83
    1b70:	f0 e0       	ldi	r31, 0x00	; 0
    1b72:	80 81       	ld	r24, Z
    1b74:	84 60       	ori	r24, 0x04	; 4
    1b76:	8c 93       	st	X, r24
    1b78:	a3 e5       	ldi	r26, 0x53	; 83
    1b7a:	b0 e0       	ldi	r27, 0x00	; 0
    1b7c:	e3 e5       	ldi	r30, 0x53	; 83
    1b7e:	f0 e0       	ldi	r31, 0x00	; 0
    1b80:	80 81       	ld	r24, Z
    1b82:	8d 7f       	andi	r24, 0xFD	; 253
    1b84:	8c 93       	st	X, r24
    1b86:	a3 e5       	ldi	r26, 0x53	; 83
    1b88:	b0 e0       	ldi	r27, 0x00	; 0
    1b8a:	e3 e5       	ldi	r30, 0x53	; 83
    1b8c:	f0 e0       	ldi	r31, 0x00	; 0
    1b8e:	80 81       	ld	r24, Z
    1b90:	81 60       	ori	r24, 0x01	; 1
    1b92:	8c 93       	st	X, r24

	while(1)
	{
		// Write your instructions here.
		if(flag == 1)
    1b94:	80 91 68 00 	lds	r24, 0x0068
    1b98:	81 30       	cpi	r24, 0x01	; 1
    1b9a:	e1 f7       	brne	.-8      	; 0x1b94 <main+0xb6>
			{
			LCD_vidwriteCommand(1); // clear screen
    1b9c:	81 e0       	ldi	r24, 0x01	; 1
    1b9e:	90 e0       	ldi	r25, 0x00	; 0
    1ba0:	0e 94 c8 08 	call	0x1190	; 0x1190 <LCD_vidwriteCommand>
			LCD_vidwriteCommand(0b10000000); // go to the start of the first line
    1ba4:	80 e8       	ldi	r24, 0x80	; 128
    1ba6:	90 e0       	ldi	r25, 0x00	; 0
    1ba8:	0e 94 c8 08 	call	0x1190	; 0x1190 <LCD_vidwriteCommand>
			LCD_vidwriteData('R'); LCD_vidwriteData('P'); LCD_vidwriteData('M'); LCD_vidwriteData('=');LCD_vidwriteData(' ');
    1bac:	82 e5       	ldi	r24, 0x52	; 82
    1bae:	90 e0       	ldi	r25, 0x00	; 0
    1bb0:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <LCD_vidwriteData>
    1bb4:	80 e5       	ldi	r24, 0x50	; 80
    1bb6:	90 e0       	ldi	r25, 0x00	; 0
    1bb8:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <LCD_vidwriteData>
    1bbc:	8d e4       	ldi	r24, 0x4D	; 77
    1bbe:	90 e0       	ldi	r25, 0x00	; 0
    1bc0:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <LCD_vidwriteData>
    1bc4:	8d e3       	ldi	r24, 0x3D	; 61
    1bc6:	90 e0       	ldi	r25, 0x00	; 0
    1bc8:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <LCD_vidwriteData>
    1bcc:	80 e2       	ldi	r24, 0x20	; 32
    1bce:	90 e0       	ldi	r25, 0x00	; 0
    1bd0:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <LCD_vidwriteData>
			LCD_vidWriteDecimal(rpm);
    1bd4:	80 91 6e 00 	lds	r24, 0x006E
    1bd8:	90 91 6f 00 	lds	r25, 0x006F
    1bdc:	a0 91 70 00 	lds	r26, 0x0070
    1be0:	b0 91 71 00 	lds	r27, 0x0071
    1be4:	bc 01       	movw	r22, r24
    1be6:	cd 01       	movw	r24, r26
    1be8:	0e 94 c2 0c 	call	0x1984	; 0x1984 <LCD_vidWriteDecimal>
			flag = 0;
    1bec:	10 92 68 00 	sts	0x0068, r1
    1bf0:	d1 cf       	rjmp	.-94     	; 0x1b94 <main+0xb6>

00001bf2 <__vector_1>:
	// Don't Add anything here (will not be executed)
}

// Function executed on interrupt request (Toggle LED state)
ISR(INT0_vect) // ISR(__vector_1)
{
    1bf2:	1f 92       	push	r1
    1bf4:	0f 92       	push	r0
    1bf6:	0f b6       	in	r0, 0x3f	; 63
    1bf8:	0f 92       	push	r0
    1bfa:	11 24       	eor	r1, r1
    1bfc:	8f 93       	push	r24
    1bfe:	9f 93       	push	r25
    1c00:	af 93       	push	r26
    1c02:	bf 93       	push	r27
    1c04:	df 93       	push	r29
    1c06:	cf 93       	push	r28
    1c08:	cd b7       	in	r28, 0x3d	; 61
    1c0a:	de b7       	in	r29, 0x3e	; 62
	counter++;
    1c0c:	80 91 6a 00 	lds	r24, 0x006A
    1c10:	90 91 6b 00 	lds	r25, 0x006B
    1c14:	a0 91 6c 00 	lds	r26, 0x006C
    1c18:	b0 91 6d 00 	lds	r27, 0x006D
    1c1c:	01 96       	adiw	r24, 0x01	; 1
    1c1e:	a1 1d       	adc	r26, r1
    1c20:	b1 1d       	adc	r27, r1
    1c22:	80 93 6a 00 	sts	0x006A, r24
    1c26:	90 93 6b 00 	sts	0x006B, r25
    1c2a:	a0 93 6c 00 	sts	0x006C, r26
    1c2e:	b0 93 6d 00 	sts	0x006D, r27
}
    1c32:	cf 91       	pop	r28
    1c34:	df 91       	pop	r29
    1c36:	bf 91       	pop	r27
    1c38:	af 91       	pop	r26
    1c3a:	9f 91       	pop	r25
    1c3c:	8f 91       	pop	r24
    1c3e:	0f 90       	pop	r0
    1c40:	0f be       	out	0x3f, r0	; 63
    1c42:	0f 90       	pop	r0
    1c44:	1f 90       	pop	r1
    1c46:	18 95       	reti

00001c48 <__vector_11>:

ISR(__vector_11) // Timer/Counter0 Overflow vector no. (12) - 1
{
    1c48:	1f 92       	push	r1
    1c4a:	0f 92       	push	r0
    1c4c:	0f b6       	in	r0, 0x3f	; 63
    1c4e:	0f 92       	push	r0
    1c50:	11 24       	eor	r1, r1
    1c52:	2f 93       	push	r18
    1c54:	3f 93       	push	r19
    1c56:	4f 93       	push	r20
    1c58:	5f 93       	push	r21
    1c5a:	6f 93       	push	r22
    1c5c:	7f 93       	push	r23
    1c5e:	8f 93       	push	r24
    1c60:	9f 93       	push	r25
    1c62:	af 93       	push	r26
    1c64:	bf 93       	push	r27
    1c66:	ef 93       	push	r30
    1c68:	ff 93       	push	r31
    1c6a:	df 93       	push	r29
    1c6c:	cf 93       	push	r28
    1c6e:	cd b7       	in	r28, 0x3d	; 61
    1c70:	de b7       	in	r29, 0x3e	; 62
	if(overflow == OneSecCounts_1024)
    1c72:	80 91 72 00 	lds	r24, 0x0072
    1c76:	90 91 73 00 	lds	r25, 0x0073
    1c7a:	a0 91 74 00 	lds	r26, 0x0074
    1c7e:	b0 91 75 00 	lds	r27, 0x0075
    1c82:	8f 31       	cpi	r24, 0x1F	; 31
    1c84:	91 05       	cpc	r25, r1
    1c86:	a1 05       	cpc	r26, r1
    1c88:	b1 05       	cpc	r27, r1
    1c8a:	e1 f5       	brne	.+120    	; 0x1d04 <__vector_11+0xbc>
	{
	rpm = counter*60/12;
    1c8c:	80 91 6a 00 	lds	r24, 0x006A
    1c90:	90 91 6b 00 	lds	r25, 0x006B
    1c94:	a0 91 6c 00 	lds	r26, 0x006C
    1c98:	b0 91 6d 00 	lds	r27, 0x006D
    1c9c:	2c e3       	ldi	r18, 0x3C	; 60
    1c9e:	30 e0       	ldi	r19, 0x00	; 0
    1ca0:	40 e0       	ldi	r20, 0x00	; 0
    1ca2:	50 e0       	ldi	r21, 0x00	; 0
    1ca4:	bc 01       	movw	r22, r24
    1ca6:	cd 01       	movw	r24, r26
    1ca8:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <__mulsi3>
    1cac:	dc 01       	movw	r26, r24
    1cae:	cb 01       	movw	r24, r22
    1cb0:	2c e0       	ldi	r18, 0x0C	; 12
    1cb2:	30 e0       	ldi	r19, 0x00	; 0
    1cb4:	40 e0       	ldi	r20, 0x00	; 0
    1cb6:	50 e0       	ldi	r21, 0x00	; 0
    1cb8:	bc 01       	movw	r22, r24
    1cba:	cd 01       	movw	r24, r26
    1cbc:	0e 94 c7 0e 	call	0x1d8e	; 0x1d8e <__divmodsi4>
    1cc0:	da 01       	movw	r26, r20
    1cc2:	c9 01       	movw	r24, r18
    1cc4:	80 93 6e 00 	sts	0x006E, r24
    1cc8:	90 93 6f 00 	sts	0x006F, r25
    1ccc:	a0 93 70 00 	sts	0x0070, r26
    1cd0:	b0 93 71 00 	sts	0x0071, r27
	counter = 0; 	flag = 1; overflow = 0; TCNT0 = OneSecInitTCNT0_1024;
    1cd4:	10 92 6a 00 	sts	0x006A, r1
    1cd8:	10 92 6b 00 	sts	0x006B, r1
    1cdc:	10 92 6c 00 	sts	0x006C, r1
    1ce0:	10 92 6d 00 	sts	0x006D, r1
    1ce4:	81 e0       	ldi	r24, 0x01	; 1
    1ce6:	80 93 68 00 	sts	0x0068, r24
    1cea:	10 92 72 00 	sts	0x0072, r1
    1cee:	10 92 73 00 	sts	0x0073, r1
    1cf2:	10 92 74 00 	sts	0x0074, r1
    1cf6:	10 92 75 00 	sts	0x0075, r1
    1cfa:	e2 e5       	ldi	r30, 0x52	; 82
    1cfc:	f0 e0       	ldi	r31, 0x00	; 0
    1cfe:	8b e7       	ldi	r24, 0x7B	; 123
    1d00:	80 83       	st	Z, r24
    1d02:	13 c0       	rjmp	.+38     	; 0x1d2a <__vector_11+0xe2>
	}
	else
	{
		overflow++;
    1d04:	80 91 72 00 	lds	r24, 0x0072
    1d08:	90 91 73 00 	lds	r25, 0x0073
    1d0c:	a0 91 74 00 	lds	r26, 0x0074
    1d10:	b0 91 75 00 	lds	r27, 0x0075
    1d14:	01 96       	adiw	r24, 0x01	; 1
    1d16:	a1 1d       	adc	r26, r1
    1d18:	b1 1d       	adc	r27, r1
    1d1a:	80 93 72 00 	sts	0x0072, r24
    1d1e:	90 93 73 00 	sts	0x0073, r25
    1d22:	a0 93 74 00 	sts	0x0074, r26
    1d26:	b0 93 75 00 	sts	0x0075, r27
	}

}
    1d2a:	cf 91       	pop	r28
    1d2c:	df 91       	pop	r29
    1d2e:	ff 91       	pop	r31
    1d30:	ef 91       	pop	r30
    1d32:	bf 91       	pop	r27
    1d34:	af 91       	pop	r26
    1d36:	9f 91       	pop	r25
    1d38:	8f 91       	pop	r24
    1d3a:	7f 91       	pop	r23
    1d3c:	6f 91       	pop	r22
    1d3e:	5f 91       	pop	r21
    1d40:	4f 91       	pop	r20
    1d42:	3f 91       	pop	r19
    1d44:	2f 91       	pop	r18
    1d46:	0f 90       	pop	r0
    1d48:	0f be       	out	0x3f, r0	; 63
    1d4a:	0f 90       	pop	r0
    1d4c:	1f 90       	pop	r1
    1d4e:	18 95       	reti

00001d50 <__mulsi3>:
    1d50:	62 9f       	mul	r22, r18
    1d52:	d0 01       	movw	r26, r0
    1d54:	73 9f       	mul	r23, r19
    1d56:	f0 01       	movw	r30, r0
    1d58:	82 9f       	mul	r24, r18
    1d5a:	e0 0d       	add	r30, r0
    1d5c:	f1 1d       	adc	r31, r1
    1d5e:	64 9f       	mul	r22, r20
    1d60:	e0 0d       	add	r30, r0
    1d62:	f1 1d       	adc	r31, r1
    1d64:	92 9f       	mul	r25, r18
    1d66:	f0 0d       	add	r31, r0
    1d68:	83 9f       	mul	r24, r19
    1d6a:	f0 0d       	add	r31, r0
    1d6c:	74 9f       	mul	r23, r20
    1d6e:	f0 0d       	add	r31, r0
    1d70:	65 9f       	mul	r22, r21
    1d72:	f0 0d       	add	r31, r0
    1d74:	99 27       	eor	r25, r25
    1d76:	72 9f       	mul	r23, r18
    1d78:	b0 0d       	add	r27, r0
    1d7a:	e1 1d       	adc	r30, r1
    1d7c:	f9 1f       	adc	r31, r25
    1d7e:	63 9f       	mul	r22, r19
    1d80:	b0 0d       	add	r27, r0
    1d82:	e1 1d       	adc	r30, r1
    1d84:	f9 1f       	adc	r31, r25
    1d86:	bd 01       	movw	r22, r26
    1d88:	cf 01       	movw	r24, r30
    1d8a:	11 24       	eor	r1, r1
    1d8c:	08 95       	ret

00001d8e <__divmodsi4>:
    1d8e:	97 fb       	bst	r25, 7
    1d90:	09 2e       	mov	r0, r25
    1d92:	05 26       	eor	r0, r21
    1d94:	0e d0       	rcall	.+28     	; 0x1db2 <__divmodsi4_neg1>
    1d96:	57 fd       	sbrc	r21, 7
    1d98:	04 d0       	rcall	.+8      	; 0x1da2 <__divmodsi4_neg2>
    1d9a:	14 d0       	rcall	.+40     	; 0x1dc4 <__udivmodsi4>
    1d9c:	0a d0       	rcall	.+20     	; 0x1db2 <__divmodsi4_neg1>
    1d9e:	00 1c       	adc	r0, r0
    1da0:	38 f4       	brcc	.+14     	; 0x1db0 <__divmodsi4_exit>

00001da2 <__divmodsi4_neg2>:
    1da2:	50 95       	com	r21
    1da4:	40 95       	com	r20
    1da6:	30 95       	com	r19
    1da8:	21 95       	neg	r18
    1daa:	3f 4f       	sbci	r19, 0xFF	; 255
    1dac:	4f 4f       	sbci	r20, 0xFF	; 255
    1dae:	5f 4f       	sbci	r21, 0xFF	; 255

00001db0 <__divmodsi4_exit>:
    1db0:	08 95       	ret

00001db2 <__divmodsi4_neg1>:
    1db2:	f6 f7       	brtc	.-4      	; 0x1db0 <__divmodsi4_exit>
    1db4:	90 95       	com	r25
    1db6:	80 95       	com	r24
    1db8:	70 95       	com	r23
    1dba:	61 95       	neg	r22
    1dbc:	7f 4f       	sbci	r23, 0xFF	; 255
    1dbe:	8f 4f       	sbci	r24, 0xFF	; 255
    1dc0:	9f 4f       	sbci	r25, 0xFF	; 255
    1dc2:	08 95       	ret

00001dc4 <__udivmodsi4>:
    1dc4:	a1 e2       	ldi	r26, 0x21	; 33
    1dc6:	1a 2e       	mov	r1, r26
    1dc8:	aa 1b       	sub	r26, r26
    1dca:	bb 1b       	sub	r27, r27
    1dcc:	fd 01       	movw	r30, r26
    1dce:	0d c0       	rjmp	.+26     	; 0x1dea <__udivmodsi4_ep>

00001dd0 <__udivmodsi4_loop>:
    1dd0:	aa 1f       	adc	r26, r26
    1dd2:	bb 1f       	adc	r27, r27
    1dd4:	ee 1f       	adc	r30, r30
    1dd6:	ff 1f       	adc	r31, r31
    1dd8:	a2 17       	cp	r26, r18
    1dda:	b3 07       	cpc	r27, r19
    1ddc:	e4 07       	cpc	r30, r20
    1dde:	f5 07       	cpc	r31, r21
    1de0:	20 f0       	brcs	.+8      	; 0x1dea <__udivmodsi4_ep>
    1de2:	a2 1b       	sub	r26, r18
    1de4:	b3 0b       	sbc	r27, r19
    1de6:	e4 0b       	sbc	r30, r20
    1de8:	f5 0b       	sbc	r31, r21

00001dea <__udivmodsi4_ep>:
    1dea:	66 1f       	adc	r22, r22
    1dec:	77 1f       	adc	r23, r23
    1dee:	88 1f       	adc	r24, r24
    1df0:	99 1f       	adc	r25, r25
    1df2:	1a 94       	dec	r1
    1df4:	69 f7       	brne	.-38     	; 0x1dd0 <__udivmodsi4_loop>
    1df6:	60 95       	com	r22
    1df8:	70 95       	com	r23
    1dfa:	80 95       	com	r24
    1dfc:	90 95       	com	r25
    1dfe:	9b 01       	movw	r18, r22
    1e00:	ac 01       	movw	r20, r24
    1e02:	bd 01       	movw	r22, r26
    1e04:	cf 01       	movw	r24, r30
    1e06:	08 95       	ret

00001e08 <__prologue_saves__>:
    1e08:	2f 92       	push	r2
    1e0a:	3f 92       	push	r3
    1e0c:	4f 92       	push	r4
    1e0e:	5f 92       	push	r5
    1e10:	6f 92       	push	r6
    1e12:	7f 92       	push	r7
    1e14:	8f 92       	push	r8
    1e16:	9f 92       	push	r9
    1e18:	af 92       	push	r10
    1e1a:	bf 92       	push	r11
    1e1c:	cf 92       	push	r12
    1e1e:	df 92       	push	r13
    1e20:	ef 92       	push	r14
    1e22:	ff 92       	push	r15
    1e24:	0f 93       	push	r16
    1e26:	1f 93       	push	r17
    1e28:	cf 93       	push	r28
    1e2a:	df 93       	push	r29
    1e2c:	cd b7       	in	r28, 0x3d	; 61
    1e2e:	de b7       	in	r29, 0x3e	; 62
    1e30:	ca 1b       	sub	r28, r26
    1e32:	db 0b       	sbc	r29, r27
    1e34:	0f b6       	in	r0, 0x3f	; 63
    1e36:	f8 94       	cli
    1e38:	de bf       	out	0x3e, r29	; 62
    1e3a:	0f be       	out	0x3f, r0	; 63
    1e3c:	cd bf       	out	0x3d, r28	; 61
    1e3e:	09 94       	ijmp

00001e40 <__epilogue_restores__>:
    1e40:	2a 88       	ldd	r2, Y+18	; 0x12
    1e42:	39 88       	ldd	r3, Y+17	; 0x11
    1e44:	48 88       	ldd	r4, Y+16	; 0x10
    1e46:	5f 84       	ldd	r5, Y+15	; 0x0f
    1e48:	6e 84       	ldd	r6, Y+14	; 0x0e
    1e4a:	7d 84       	ldd	r7, Y+13	; 0x0d
    1e4c:	8c 84       	ldd	r8, Y+12	; 0x0c
    1e4e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1e50:	aa 84       	ldd	r10, Y+10	; 0x0a
    1e52:	b9 84       	ldd	r11, Y+9	; 0x09
    1e54:	c8 84       	ldd	r12, Y+8	; 0x08
    1e56:	df 80       	ldd	r13, Y+7	; 0x07
    1e58:	ee 80       	ldd	r14, Y+6	; 0x06
    1e5a:	fd 80       	ldd	r15, Y+5	; 0x05
    1e5c:	0c 81       	ldd	r16, Y+4	; 0x04
    1e5e:	1b 81       	ldd	r17, Y+3	; 0x03
    1e60:	aa 81       	ldd	r26, Y+2	; 0x02
    1e62:	b9 81       	ldd	r27, Y+1	; 0x01
    1e64:	ce 0f       	add	r28, r30
    1e66:	d1 1d       	adc	r29, r1
    1e68:	0f b6       	in	r0, 0x3f	; 63
    1e6a:	f8 94       	cli
    1e6c:	de bf       	out	0x3e, r29	; 62
    1e6e:	0f be       	out	0x3f, r0	; 63
    1e70:	cd bf       	out	0x3d, r28	; 61
    1e72:	ed 01       	movw	r28, r26
    1e74:	08 95       	ret

00001e76 <_exit>:
    1e76:	f8 94       	cli

00001e78 <__stop_program>:
    1e78:	ff cf       	rjmp	.-2      	; 0x1e78 <__stop_program>
