<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=17665" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2018-08-15T12:23:52-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=17665</id>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2018-08-15T12:23:52-07:00</updated>
<published>2018-08-15T12:23:52-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223525#p223525</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223525#p223525"/>
<title type="html"><![CDATA[Re: Xilinx XC3042 FPGA bitstream emulation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223525#p223525"><![CDATA[
The datasheet says that the standard encapsulation starts with a 40-bit header. If you skip that, the next 216x142 bits make a ... uh ... identifiable 1bpp bitmap?<br /><br />Far too many bits are set to be able to guess what's fabric and what's macrocell, though.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Wed Aug 15, 2018 12:23 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[NewRisingSun]]></name></author>
<updated>2018-08-15T12:08:45-07:00</updated>
<published>2018-08-15T12:08:45-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223524#p223524</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223524#p223524"/>
<title type="html"><![CDATA[Re: Xilinx XC3042 FPGA bitstream emulation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223524#p223524"><![CDATA[
<div class="quotetitle">lidnariq wrote:</div><div class="quotecontent"><br />30784 bits<br /></div>That makes sense, because the bitstream data is always 4096 bytes*8 =32768 bits large. For what it's worth, attached find the bitstream data for a simple mapper, <a href="https://wiki.nesdev.com/w/index.php/INES_Mapper_148" class="postlink">Mapper 148</a>.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=133">NewRisingSun</a> — Wed Aug 15, 2018 12:08 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2018-08-15T12:01:34-07:00</updated>
<published>2018-08-15T12:01:34-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223523#p223523</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223523#p223523"/>
<title type="html"><![CDATA[Re: Xilinx XC3042 FPGA bitstream emulation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223523#p223523"><![CDATA[
The XC3000 datasheet doesn't give enough information to emulate it, but does give enough information to scope the problem:<br /><br />The XC3042 has 144 &quot;Configurable Logic Blocks&quot; (what more modern FPGAs seem to call &quot;LUT5s&quot; plus two muxes and two latches) and 96 &quot;Input/Output Blocks&quot;. The former should require somewhere around 5+8 bits of configuration per; the latter should require somewhere around 10.<br /><br />We are told that the total fusemap is 30784 bits; I've only accounted for 2832 above. I suppose it's possible that the remaining 28k bits are all for fabric—if you look at the datasheet they provided a visual tool (&quot;Design Editor&quot; ?) to route signals between macrocells. Assuming its map-like output is a reasonable proxy for reality, the vast majority of bits in the fusemap (maybe not 90% but easily 75%) are fabric.<br /><br />I imagine emulation of the fabric would tank performance of an emulation. <br /><br />It's an old and simple enough product you might actually get a result from asking Xilinx for information about the bitstream.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Wed Aug 15, 2018 12:01 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2018-08-15T10:14:11-07:00</updated>
<published>2018-08-15T10:14:11-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223518#p223518</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223518#p223518"/>
<title type="html"><![CDATA[Re: Xilinx XC3042 FPGA bitstream emulation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223518#p223518"><![CDATA[
So it's a PowerPak that uses floppies instead of CompactFlash.<br /><br />What's that 50-pin CON3 at the left? SCSI? If it can be adapted to ATA, then you could probably plug a CF card into it, and it'd be literally a PowerPak.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Wed Aug 15, 2018 10:14 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[NewRisingSun]]></name></author>
<updated>2018-08-15T09:15:29-07:00</updated>
<published>2018-08-15T09:15:29-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223517#p223517</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223517#p223517"/>
<title type="html"><![CDATA[Xilinx XC3042 FPGA bitstream emulation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17665&amp;p=223517#p223517"><![CDATA[
The <em>Bung Game Master</em> copier is special amongst all of the &quot;NES era&quot; copiers in that the games do not need to have their mapper writes modified to work with idiosyncratic copier mapper registers. Instead, the device has a Xilinx XC3042 FPGA that can emulate any NES-era mapper:<br />GameMaster_PCB.jpg(Picture and info by Tomy)<br /><br />The FPGA bitstream data is included on the game disk itself for one-game mappers, while for standard mappers such as the MMC1 or MMC3, loading the game is preceded by loading the bitstream data from the appropriate mapper disk (called &quot;preboot&quot;), as <a href="https://www.youtube.com/watch?v=2dpAhNFlJfo)" class="postlink">this video</a> demonstrates (preboot disk &quot;M&quot; is the disk for 256KiB PRG/128 KiB CHR MMC3).<br /><br />A high-level emulation of this copier would be trivial by just reusing the normal MMC1 and MMC3 etc. emulation code. A true hardware-level emulation on the other hand would emulate the FPGA and make use of the bitstream data. I've read that the format of such bitstream data <a href="https://www.edaboard.com/showthread.php?126088-What-are-the-different-FPGA-file-formats" class="postlink">is undocumented</a>, but given the age of that particular FPGA, I could imagine that its format has since been released or reverse-engineered, and emulators might even be available. I didn't find any, but maybe I didn't look in the right places?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=133">NewRisingSun</a> — Wed Aug 15, 2018 9:15 am</p><hr />
]]></content>
</entry>
</feed>