
723_Frequency_Relay.elf:     file format elf32-littlenios2
723_Frequency_Relay.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001c194 memsz 0x0001c194 flags r-x
    LOAD off    0x0001e000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001e000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00002d08 memsz 0x000800f0 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001bf60  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000b88  08000000  08000000  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00002180  08000b88  08000b88  0001eb88  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d48d  08002d08  08002d08  00020d08  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001c1b4  0001c1b4  00020d08  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  00020d08  2**0
                  CONTENTS
  8 .sdram        00000000  080800f0  080800f0  00020d08  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  00020d08  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000012b8  00000000  00000000  00020d30  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002ed7d  00000000  00000000  00021fe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000c0fa  00000000  00000000  00050d65  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00010dc6  00000000  00000000  0005ce5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00004710  00000000  00000000  0006dc28  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006842  00000000  00000000  00072338  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00018cb8  00000000  00000000  00078b7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  00091834  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001bd0  00000000  00000000  00091888  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  00099991  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  00099994  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00099999  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0009999a  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0009999b  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0009999f  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  000999a3  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  000999a7  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  000999b0  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  000999b9  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  000999c2  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000031  00000000  00000000  000999c7  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000adc75  00000000  00000000  000999f8  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
08000b88 l    d  .rwdata	00000000 .rwdata
08002d08 l    d  .bss	00000000 .bss
0001c1b4 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
080800f0 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 H:\Documents\GitHub\723-FrequencyRelay\niosProject\software\723_Frequency_Relay_bsp/obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
08002dfc l     O .bss	00000028 pxReadyCoRoutineLists
08002e24 l     O .bss	00000014 xDelayedCoRoutineList1
08002e38 l     O .bss	00000014 xDelayedCoRoutineList2
08002d08 l     O .bss	00000004 pxDelayedCoRoutineList
08002d0c l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002e4c l     O .bss	00000014 xPendingReadyCoRoutineList
08002d14 l     O .bss	00000004 uxTopCoRoutineReadyPriority
08002d18 l     O .bss	00000004 xCoRoutineTickCount
08002d1c l     O .bss	00000004 xLastTickCount
08002d20 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002e60 l     O .bss	0007d000 xHeap
08002c94 l     O .rwdata	00000002 heapSTRUCT_SIZE
08002c98 l     O .rwdata	00000004 xTotalHeapSize
08002d24 l     O .bss	00000008 xStart
08002d2c l     O .bss	00000004 pxEnd
08002c9c l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807fe60 l     O .bss	000000f0 pxReadyTasksLists
0807ff50 l     O .bss	00000014 xDelayedTaskList1
0807ff64 l     O .bss	00000014 xDelayedTaskList2
08002d34 l     O .bss	00000004 pxDelayedTaskList
08002d38 l     O .bss	00000004 pxOverflowDelayedTaskList
0807ff78 l     O .bss	00000014 xPendingReadyList
0807ff8c l     O .bss	00000014 xTasksWaitingTermination
08002d3c l     O .bss	00000004 uxTasksDeleted
08002d40 l     O .bss	00000004 uxCurrentNumberOfTasks
08002d44 l     O .bss	00000004 xTickCount
08002d48 l     O .bss	00000004 uxTopReadyPriority
08002d4c l     O .bss	00000004 xSchedulerRunning
08002d50 l     O .bss	00000004 uxPendedTicks
08002d54 l     O .bss	00000004 xYieldPending
08002d58 l     O .bss	00000004 xNumOfOverflows
08002d5c l     O .bss	00000004 uxTaskNumber
08002ca0 l     O .rwdata	00000004 xNextTaskUnblockTime
08002d60 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2845
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807ffa0 l     O .bss	00000014 xActiveTimerList1
0807ffb4 l     O .bss	00000014 xActiveTimerList2
08002d64 l     O .bss	00000004 pxCurrentTimerList
08002d68 l     O .bss	00000004 pxOverflowTimerList
08002d6c l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
08002d70 l     O .bss	00000004 xLastTime.2766
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 button.c
00005224 l     F .text	0000003c Button_initDataStructs
000051d8 l     F .text	0000004c Button_handlerTask
00000000 l    df *ABS*	00000000 frequency_analyser.c
00000000 l    df *ABS*	00000000 keyboard.c
000054c0 l     F .text	00000060 Keyboard_initIRQ
00005664 l     F .text	0000004c Keyboard_initDataStructs
000055b0 l     F .text	000000b4 Keyboard_handlerTask
00000000 l    df *ABS*	00000000 load_control.c
00005968 l     F .text	0000003c Load_Control_initDataStructs
00005740 l     F .text	00000158 Load_Control_handlerTask
00005898 l     F .text	0000006c shed_load
00005904 l     F .text	00000064 unshed_load
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 peak_detector.c
00005d44 l     F .text	0000007c Peak_Detector_initDataStructs
00005ac0 l     F .text	00000284 Peak_Detector_handlerTask
08002d9c l     O .bss	00000004 previousFrequency.2289
08002da0 l     O .bss	00000004 systemStability.2290
00005dc0 l     F .text	0000006c repeatActionTimerCallback
00000000 l    df *ABS*	00000000 switch_polling.c
00005f64 l     F .text	00000048 Switch_Polling_initDataStructs
00005e98 l     F .text	000000cc Switch_Polling_handlerTask
08002dac l     O .bss	00000004 previousLoads.3177
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 vga.c
08002dbc l     O .bss	00000004 Q_freq_data
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800045e l     O .rodata	00000010 zeroes.4404
0000c180 l     F .text	000000bc __sbprintf
0800046e l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
0000c390 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000dec0 l     F .text	00000008 __fp_unlock
0000ded4 l     F .text	0000019c __sinit.part.1
0000e070 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
08000b88 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000fcc l     O .rwdata	00000020 lc_ctype_charset
08000fac l     O .rwdata	00000020 lc_message_charset
08000fec l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
080004a0 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
000111fc l     F .text	000000fc __sprint_r.part.0
080005d4 l     O .rodata	00000010 blanks.4348
080005c4 l     O .rodata	00000010 zeroes.4349
00012788 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00013e4c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00013f58 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00013f84 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00014070 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00014150 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00014324 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002cec l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00014570 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
000146a4 l     F .text	00000034 alt_dev_reg
080015d4 l     O .rwdata	000000dc flash_controller
080016b0 l     O .rwdata	00001060 jtag_uart
08002710 l     O .rwdata	00000120 character_lcd
08002830 l     O .rwdata	000000c4 uart
080028f4 l     O .rwdata	00000038 ps2
0800292c l     O .rwdata	00000048 video_character_buffer_with_dma
08002974 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00014a64 l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
000158b4 l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0001695c l     F .text	00000210 altera_avalon_jtag_uart_irq
00016b6c l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002cf0 l     O .rwdata	00000004 colstart
000171a4 l     F .text	000000b8 lcd_write_command
0001725c l     F .text	000000d8 lcd_write_data
00017334 l     F .text	000000d0 lcd_clear_screen
00017404 l     F .text	000001f0 lcd_repaint_screen
000175f4 l     F .text	000000cc lcd_scroll_up
000176c0 l     F .text	000002ac lcd_handle_escape
00017e40 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0001807c l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00018320 l     F .text	000000a0 altera_avalon_uart_irq
000183c0 l     F .text	000000e4 altera_avalon_uart_rxirq
000184a4 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00018640 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00018858 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 altera_up_ps2_keyboard.c
08002df0 l     O .bss	00000004 state.2101
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0001aa04 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0001acf0 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
0001ae30 l     F .text	0000003c alt_get_errno
0001ae6c l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
0001b610 l     F .text	000000cc alt_write_word_amd
0001b4f4 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
0001b8e8 l     F .text	0000017c alt_unlock_block_intel
0001ba64 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
08000a06 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00010840 g     F .text	00000074 _mprec_log10
08002d7c g     O .bss	00000004 Keyboard_Q
0001092c g     F .text	0000008c __any_on
00012d24 g     F .text	00000054 _isatty_r
080004ac g     O .rodata	00000028 __mprec_tinytens
00014260 g     F .text	0000007c alt_main
0001be58 g     F .text	00000090 strcpy
00019ca4 g     F .text	0000024c alt_up_pixel_buffer_dma_draw_vline
00005a54 g     F .text	0000006c Peak_Detector_init
00009e00 g     F .text	000000c0 _puts_r
00015378 g     F .text	00000040 alt_read_query_entry_32bit
00018c8c g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807fff0 g     O .bss	00000100 alt_irq
00012d78 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
00014b28 g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
00013c28 g     F .text	00000088 .hidden __eqdf2
080800f0 g       *ABS*	00000000 __alt_heap_start
00004874 g     F .text	000000ac xTimerCreate
08002db0 g     O .bss	00000004 Switch_Polling_Q
00009dc4 g     F .text	0000003c printf
00012f90 g     F .text	0000009c _wcrtomb_r
000110bc g     F .text	0000005c __sseek
0000e210 g     F .text	00000010 __sinit
00012e38 g     F .text	00000140 __swbuf_r
00019278 g     F .text	000000fc alt_up_char_buffer_string
00018aa4 g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0000ecd8 g     F .text	0000007c _setlocale_r
0000e078 g     F .text	00000068 __sfmoreglue
00014300 g     F .text	00000024 __malloc_unlock
00018e2c g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
000191ac g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000f860 g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
080029c8 g     O .rwdata	00000198 key_table
000040a8 g     F .text	00000054 vTaskEnterCritical
0000e1f8 g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
0000f9bc g     F .text	000000a8 _Balloc
00007174 g     F .text	00000070 .hidden __fixsfsi
0001940c g     F .text	00000194 alt_up_pixel_buffer_dma_draw
0000849c g     F .text	000000dc .hidden __gtdf2
00015510 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
000193d0 g     F .text	0000003c alt_up_pixel_buffer_dma_open_dev
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
000052e0 g     F .text	00000058 Frequency_Analyser_ISR
08002d30 g     O .bss	00000004 pxCurrentTCB
0001a284 g     F .text	00000070 get_multi_byte_make_code_index
00012cc8 g     F .text	0000005c _fstat_r
0001501c g     F .text	000002e0 alt_flash_program_block
08002ddc g     O .bss	00000004 errno
00011038 g     F .text	00000008 __seofread
0001a66c g     F .text	00000064 set_keyboard_rate
08002de8 g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800ac92 g       *ABS*	00000000 _gp
0001b228 g     F .text	00000030 usleep
08002db4 g     O .bss	00000004 LoadSwitchStatus
00006c90 g     F .text	000004e4 .hidden __subsf3
000195a0 g     F .text	0000005c alt_up_pixel_buffer_dma_change_back_buffer_address
0800009c g     O .rodata	0000000a keyCodes
00000ab4 g     F .text	0000019c xEventGroupWaitBits
0001a7e8 g     F .text	00000078 reset_keyboard
08001454 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00002f24 g     F .text	00000048 vTaskEndScheduler
0001aba4 g     F .text	00000090 alt_find_dev
08002da4 g     O .bss	00000004 repeatActionTimer
00009b24 g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
00019374 g     F .text	0000005c alt_up_char_buffer_clear
0000dec8 g     F .text	0000000c _cleanup_r
0000960c g     F .text	000000dc .hidden __floatsidf
0001adb4 g     F .text	0000007c alt_io_redirect
00013cb0 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001c1b4 g       *ABS*	00000000 __DTOR_END__
00009ec0 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
00010f1c g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0001079c g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
0001276c g     F .text	0000001c __vfiprintf_internal
0001965c g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
00016d64 g     F .text	0000021c altera_avalon_jtag_uart_read
00009d94 g     F .text	00000030 _printf_r
000099ec g     F .text	00000064 .hidden __udivsi3
000140ac g     F .text	000000a4 isatty
080004fc g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
00019a94 g     F .text	00000210 alt_up_pixel_buffer_dma_draw_hline
0000ed54 g     F .text	0000000c __locale_charset
00006bc8 g     F .text	000000c8 .hidden __lesf2
00001498 g     F .text	0000008c vListInsertEnd
08002dd8 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
08002cc0 g     O .rwdata	00000004 __mb_cur_max
0000ed84 g     F .text	0000000c _localeconv_r
0000fdc8 g     F .text	0000003c __i2b
0000e694 g     F .text	000004bc __sfvwrite_r
00010f90 g     F .text	00000054 _sbrk_r
0001b6dc g     F .text	00000080 alt_program_intel
00019fb8 g     F .text	00000084 helper_plot_pixel
00006a80 g     F .text	0000008c freq_relay
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
00012dd8 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
0001a98c g     F .text	00000078 alt_dcache_flush
08002ce0 g     O .rwdata	00000004 alt_max_fd
000152fc g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
000129bc g     F .text	000000f0 _fclose_r
00018ad8 g     F .text	00000030 read_num_bytes_available
0001b75c g     F .text	0000018c alt_erase_block_intel
0000de90 g     F .text	00000030 fflush
08002b60 g     O .rwdata	00000066 ascii_codes
08002dd4 g     O .bss	00000004 __malloc_max_sbrked_mem
08002d88 g     O .bss	00000004 Load_Control_Q
00001920 g     F .text	00000170 alt_irq_register
0000516c g     F .text	0000006c Button_init
00018a40 g     F .text	00000034 read_RI_bit
00007308 g     F .text	000008ac .hidden __adddf3
00010544 g     F .text	0000010c __b2d
00019690 g     F .text	00000128 alt_up_pixel_buffer_dma_clear_screen
000136f0 g     F .text	00000538 .hidden __umoddi3
0001418c g     F .text	000000d4 lseek
08002cb8 g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
000109b8 g     F .text	00000564 _realloc_r
080800f0 g       *ABS*	00000000 __bss_end
000197b8 g     F .text	000002dc alt_up_pixel_buffer_dma_draw_box
0001b120 g     F .text	00000108 alt_tick
00013178 g     F .text	00000578 .hidden __udivdi3
00012c24 g     F .text	00000024 _fputwc_r
080004d4 g     O .rodata	00000028 __mprec_bigtens
0000fbac g     F .text	00000104 __s2b
00013da4 g     F .text	000000a8 .hidden __floatunsidf
00010284 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
0001827c g     F .text	000000a4 altera_avalon_uart_init
00018b3c g     F .text	0000002c read_data_byte
08002d84 g     O .bss	00000004 SystemStatus
0000e230 g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
0001b084 g     F .text	0000009c alt_alarm_stop
00005fac g     F .text	0000008c VGA_Init
00018a74 g     F .text	00000030 read_RE_bit
08002de0 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
0800142c g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
00015818 g     F .text	0000009c alt_set_flash_algorithm_func
00018cec g     F .text	00000074 alt_up_ps2_write_data_byte
0000fcb0 g     F .text	00000068 __hi0bits
00019ef0 g     F .text	000000c8 alt_up_pixel_buffer_dma_draw_rectangle
0000958c g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
000153b8 g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
08002c2c g     O .rwdata	00000066 multi_byte_make_code
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
08002cd8 g     O .rwdata	00000008 alt_dev_list
000145ac g     F .text	000000f8 write
0001a03c g     F .text	00000248 alt_up_pixel_buffer_dma_draw_line
00006b0c g     F .text	000000bc .hidden __gtsf2
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00013fc0 g     F .text	000000b0 fstat
00005260 g     F .text	00000080 Button_initIRQ
00000c50 g     F .text	00000068 xEventGroupClearBits
00013cb0 g     F .text	000000f4 .hidden __ledf2
000056b0 g     F .text	00000090 Load_Control_Init
0001666c g     F .text	000000d8 alt_check_primary_table
0000fffc g     F .text	00000140 __pow5mult
00011310 g     F .text	0000145c ___vfiprintf_internal_r
08002dcc g     O .bss	00000004 __nlocale_changed
00009a50 g     F .text	00000058 .hidden __umodsi3
00014e5c g     F .text	00000064 alt_flash_cfi_read
000155b0 g     F .text	00000038 alt_write_native_8bit
080800f0 g       *ABS*	00000000 end
0001901c g     F .text	00000098 alt_up_ps2_write_fd
000153fc g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
0001796c g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
000190f0 g     F .text	00000080 alt_up_char_buffer_init
08002db8 g     O .bss	00000004 LoadSwitchStatusMutex
00018894 g     F .text	000001ac altera_avalon_uart_write
00015934 g     F .text	000005c8 alt_read_cfi_table
000168a8 g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001c1b4 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
000180f8 g     F .text	00000074 alt_avalon_timer_sc_init
000181cc g     F .text	00000060 altera_avalon_uart_write_fd
00009890 g     F .text	00000064 .hidden __clzsi2
0001822c g     F .text	00000050 altera_avalon_uart_close_fd
00016f80 g     F .text	00000224 altera_avalon_jtag_uart_write
00014a98 g     F .text	00000090 alt_flash_cfi_init
0000e220 g     F .text	00000004 __sfp_lock_acquire
0000f77c g     F .text	000000e4 memchr
00009f6c g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000e384 g     F .text	00000310 _free_r
08002d98 g     O .bss	00000001 repeatActionTimeout
08002cb0 g     O .rwdata	00000004 g_peakDetectorLowerROCThreshold
0000ed60 g     F .text	00000010 __locale_mb_cur_max
08002d10 g     O .bss	00000004 pxCurrentCoRoutine
0001c000 g     F .text	00000180 __call_exitprocs
0001a6d0 g     F .text	00000118 translate_make_code
08002dc8 g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
08002cc4 g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
08002df4 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
0001013c g     F .text	00000148 __lshift
08002df8 g     O .bss	00000004 _alt_nticks
00014360 g     F .text	000000fc read
00014710 g     F .text	00000354 alt_sys_init
000071e4 g     F .text	00000124 .hidden __floatsisf
000015fc g     F .text	00000098 uxListRemove
08002ca8 g     O .rwdata	00000004 g_peakDetectorLowerFrequencyThreshold
0001bee8 g     F .text	00000118 __register_exitproc
00005520 g     F .text	00000090 Keyboard_init
00018f38 g     F .text	00000058 alt_up_ps2_clear_fifo
00015338 g     F .text	00000040 alt_read_query_entry_16bit
0000fe04 g     F .text	000001f8 __multiply
00016c0c g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807ffc8 g     O .bss	00000028 __malloc_current_mallinfo
00015654 g     F .text	000001c4 alt_set_flash_width_func
00010650 g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
08002cac g     O .rwdata	00000004 g_peakDetectorHigherFrequencyThreshold
00016744 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0001bd68 g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001bb38 g     F .text	00000128 alt_busy_sleep
000128a4 g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
0001b2e4 g     F .text	00000210 alt_erase_block_amd
0001a5b0 g     F .text	000000bc decode_scancode
00009aa8 g     F .text	0000007c memcmp
00016804 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
080800f0 g       *ABS*	00000000 __alt_stack_base
00016854 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
08002dc0 g     O .bss	00000004 PRVGADraw
00004920 g     F .text	000000dc xTimerGenericCommand
0000c23c g     F .text	00000154 __swsetup_r
00015efc g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
00007bb4 g     F .text	000008e8 .hidden __divdf3
0000e0e0 g     F .text	00000118 __sfp
000108b4 g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
08001024 g     O .rwdata	00000408 __malloc_av_
0000e22c g     F .text	00000004 __sinit_lock_release
00008578 g     F .text	00000718 .hidden __muldf3
00010fe4 g     F .text	00000054 __sread
08002cb4 g     O .rwdata	00000004 g_peakDetectorHigherROCThreshold
0001bc60 g     F .text	00000108 alt_find_file
0001aa40 g     F .text	000000a4 alt_dev_llist_insert
000142dc g     F .text	00000024 __malloc_lock
000144c0 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
08002d80 g     O .bss	00000004 Keyboard_ps2Dev
0000de34 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
000128f8 g     F .text	000000c4 _calloc_r
08002cf4 g     O .rwdata	00000008 alt_flash_dev_list
000154c4 g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
08002d08 g       *ABS*	00000000 __bss_start
00009c6c g     F .text	00000128 memset
000059a4 g     F .text	000000b0 main
08002d90 g     O .bss	00000004 Peak_Detector_thresholdMutex_X
0001a2f4 g     F .text	00000070 get_single_byte_make_code_index
08002dec g     O .bss	00000004 alt_envp
08002dd0 g     O .bss	00000004 __malloc_max_total_mem
000195fc g     F .text	00000060 alt_up_pixel_buffer_dma_swap_buffers
00019170 g     F .text	0000003c alt_up_char_buffer_open_dev
000167a4 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00012f78 g     F .text	00000018 __swbuf
00006bc8 g     F .text	000000c8 .hidden __ltsf2
00001524 g     F .text	000000d8 vListInsert
00017eec g     F .text	00000130 altera_avalon_lcd_16207_init
00011118 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
00012aac g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
00018ec8 g     F .text	00000070 alt_up_ps2_read_data_byte
000096e8 g     F .text	000001a8 .hidden __truncdfsf2
0000c590 g     F .text	00001688 _dtoa_r
0000ef70 g     F .text	0000080c _malloc_r
000130ec g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
08002ce4 g     O .rwdata	00000004 alt_errno
00015560 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000eb50 g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00014ec0 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
000190b4 g     F .text	0000003c alt_up_ps2_open_dev
000155e8 g     F .text	00000038 alt_write_native_16bit
000098f4 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
08002d74 g     O .bss	00000004 Button_Q
0000e260 g     F .text	00000124 _malloc_trim_r
00018c30 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001c1b4 g       *ABS*	00000000 __CTOR_END__
00011120 g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001c1b4 g       *ABS*	00000000 __DTOR_LIST__
00013c28 g     F .text	00000088 .hidden __nedf2
000146d8 g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
0001445c g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
00018b08 g     F .text	00000034 read_data_valid
08000318 g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
08002dc4 g     O .bss	00000004 _PathLocale
00018dc8 g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001be0c g     F .text	00000014 atexit
00006b0c g     F .text	000000bc .hidden __gesf2
00012844 g     F .text	00000060 _write_r
0000ed90 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000050d4 g     F .text	00000030 pvTimerGetTimerID
08002ca5 g     O .rwdata	00000001 Load_Control_loads
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
08002cbc g     O .rwdata	00000004 _impure_ptr
00005e2c g     F .text	0000006c switch_polling_init
08002de4 g     O .bss	00000004 alt_argc
0000dc18 g     F .text	0000021c __sflush_r
0001ab44 g     F .text	00000060 _do_dtors
0000ed7c g     F .text	00000008 __locale_cjk_lang
000104e0 g     F .text	00000064 __ulp
0000e248 g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
0001801c g     F .text	00000060 altera_avalon_lcd_16207_write_fd
08002cd0 g     O .rwdata	00000008 alt_fs_list
08002d8c g     O .bss	00000004 SystemStatusMutex
08002ca4 g     O .rwdata	00000001 returnKey
00015474 g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00006038 g     F .text	00000a48 PRVGADraw_Task
00003150 g     F .text	000001c4 xTaskIncrementTick
0000eda8 g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
08002da8 g     O .bss	00000004 Peak_Detector_Q
08002d08 g       *ABS*	00000000 _edata
0001816c g     F .text	00000060 altera_avalon_uart_read_fd
080800f0 g       *ABS*	00000000 _end
0001ac34 g     F .text	00000068 alt_flash_open_dev
00012ac0 g     F .text	00000164 __fputwc
00016c74 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
00011040 g     F .text	0000007c __swrite
08002cc8 g     O .rwdata	00000004 __malloc_trim_threshold
0001b258 g     F .text	00000024 altera_nios2_qsys_irq_init
0000ed70 g     F .text	0000000c __locale_msgcharset
0001be20 g     F .text	00000038 exit
0000ec14 g     F .text	000000c4 _fwalk_reent
00018b68 g     F .text	000000c8 alt_up_ps2_init
000102e4 g     F .text	000001fc __mdiff
0001ac9c g     F .text	00000054 alt_flash_close_dev
08002d94 g     O .bss	00000004 repeatActionMutex_X
00009978 g     F .text	00000074 .hidden __modsi3
08002d04 g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000e224 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
08000905 g     O .rodata	00000101 _ctype_
000185ec g     F .text	00000054 altera_avalon_uart_close
08002d78 g     O .bss	00000004 freq_semaphore
0001c180 g     F .text	00000034 _exit
0001a860 g     F .text	0000012c alt_alarm_start
0001a364 g     F .text	0000024c get_next_state
0000edb4 g     F .text	000001bc __smakebuf_r
00015620 g     F .text	00000034 alt_write_native_32bit
00018d60 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
00009ed4 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
0001af30 g     F .text	00000154 open
0000849c g     F .text	000000dc .hidden __gedf2
00014dd0 g     F .text	0000008c alt_flash_cfi_get_info
08002ccc g     O .rwdata	00000004 __wctomb
000112f8 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
00005104 g     F .text	00000068 Button_ISR
08002ce8 g     O .rwdata	00000004 alt_priority_mask
0000c164 g     F .text	0000001c __vfprintf_internal
0001867c g     F .text	000001dc altera_avalon_uart_read
0001311c g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00018f90 g     F .text	0000008c alt_up_ps2_read_fd
00008c90 g     F .text	000008fc .hidden __subdf3
08002bc6 g     O .rwdata	00000066 single_byte_make_code
0000fd18 g     F .text	000000b0 __lo0bits
08002cfc g     O .rwdata	00000008 alt_alarm_list
0001aae4 g     F .text	00000060 _do_ctors
00005404 g     F .text	000000bc Keyboard_ISR
00005338 g     F .text	000000cc Frequency_Analyser_initIRQ
0000415c g     F .text	00000044 uxTaskResetEventItemValue
0001302c g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00013e88 g     F .text	000000d0 close
0001b27c g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
00012c48 g     F .text	00000080 fputwc
0000e228 g     F .text	00000004 __sinit_lock_acquire
0000fa8c g     F .text	00000120 __multadd
0000fa64 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c60b4c04 	addi	et,et,11568
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c60b4c04 	addi	et,et,11568
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10bffc04 	addi	r2,r2,-16
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10bffc04 	addi	r2,r2,-16
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6ab2494 	ori	gp,gp,44178
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	108b4214 	ori	r2,r2,11528

    movhi r3, %hi(__bss_end)
     27c:	00c20234 	movhi	r3,2056
    ori r3, r3, %lo(__bss_end)
     280:	18c03c14 	ori	r3,r3,240

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	00142600 	call	14260 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01f97 	ldw	r2,-32642(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01f95 	stw	r2,-32642(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e02097 	ldw	r3,-32638(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a02095 	stw	r2,-32638(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	108b7f04 	addi	r2,r2,11772
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e02197 	ldw	r3,-32634(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01f97 	ldw	r2,-32642(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01f97 	ldw	r2,-32642(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a02197 	ldw	r2,-32634(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01e97 	ldw	r3,-32646(gp)
     434:	d0a01f97 	ldw	r2,-32642(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01d97 	ldw	r3,-32650(gp)
     450:	d0a01f97 	ldw	r2,-32642(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01f97 	ldw	r2,-32642(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	108b9304 	addi	r2,r2,11852
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e02097 	ldw	r3,-32638(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a02095 	stw	r2,-32638(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	108b7f04 	addi	r2,r2,11772
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	108b9304 	addi	r2,r2,11852
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a02297 	ldw	r2,-32630(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a02395 	stw	r2,-32626(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a02197 	ldw	r2,-32634(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a02195 	stw	r2,-32634(gp)
		xPassedTicks--;
     5ac:	d0a02397 	ldw	r2,-32626(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a02395 	stw	r2,-32626(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a02197 	ldw	r2,-32634(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01d97 	ldw	r2,-32650(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01e97 	ldw	r2,-32646(gp)
     5cc:	d0a01d95 	stw	r2,-32650(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01e95 	stw	r2,-32646(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01d97 	ldw	r2,-32650(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e02197 	ldw	r3,-32634(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e02097 	ldw	r3,-32638(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a02095 	stw	r2,-32638(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	108b7f04 	addi	r2,r2,11772
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01d97 	ldw	r2,-32650(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a02397 	ldw	r2,-32626(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a02197 	ldw	r2,-32634(gp)
     6b4:	d0a02295 	stw	r2,-32630(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a02097 	ldw	r2,-32638(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a02097 	ldw	r2,-32638(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a02095 	stw	r2,-32638(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e02097 	ldw	r3,-32638(gp)
     704:	00820034 	movhi	r2,2048
     708:	108b7f04 	addi	r2,r2,11772
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a02097 	ldw	r2,-32638(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	108b7f04 	addi	r2,r2,11772
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01f95 	stw	r2,-32642(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01f97 	ldw	r2,-32642(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201f97 	ldw	r4,-32642(gp)
     78c:	d0e01f97 	ldw	r3,-32642(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	108b7f04 	addi	r2,r2,11772
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	210b8904 	addi	r4,r4,11812
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	210b8e04 	addi	r4,r4,11832
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	210b9304 	addi	r4,r4,11852
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	108b8904 	addi	r2,r2,11812
     834:	d0a01d95 	stw	r2,-32650(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	108b8e04 	addi	r2,r2,11832
     840:	d0a01e95 	stw	r2,-32646(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	210b9304 	addi	r4,r4,11852
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01f97 	ldw	r2,-32642(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02697 	ldw	r2,-32614(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a02484 	addi	r2,gp,-32622
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a02497 	ldw	r2,-32622(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02697 	ldw	r2,-32614(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00297 	ldw	r3,-32758(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00295 	stw	r2,-32758(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00297 	ldw	r2,-32758(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00295 	stw	r2,-32758(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00297 	ldw	r2,-32758(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	108b9804 	addi	r2,r2,11872
    1224:	d0a02495 	stw	r2,-32622(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202595 	stw	zero,-32618(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	108b9804 	addi	r2,r2,11872
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02695 	stw	r2,-32614(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02697 	ldw	r2,-32614(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02697 	ldw	r2,-32614(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	108b9804 	addi	r2,r2,11872
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02697 	ldw	r3,-32614(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00297 	ldw	r3,-32758(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00295 	stw	r2,-32758(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a02484 	addi	r2,gp,-32622
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02697 	ldw	r2,-32614(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02697 	ldw	r3,-32614(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	0009dc40 	call	9dc4 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10bffc04 	addi	r2,r2,-16
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10bffc04 	addi	r2,r2,-16
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a05397 	ldw	r2,-32434(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a05395 	stw	r2,-32434(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a05397 	ldw	r2,-32434(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a05397 	ldw	r2,-32434(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a05395 	stw	r2,-32434(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a05397 	ldw	r2,-32434(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	0009b240 	call	9b24 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	0009b240 	call	9b24 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	0009b240 	call	9b24 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02b97 	ldw	r2,-32594(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02b95 	stw	r2,-32594(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02797 	ldw	r2,-32610(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02795 	stw	r2,-32610(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02b97 	ldw	r2,-32594(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02e97 	ldw	r2,-32582(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02797 	ldw	r2,-32610(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02795 	stw	r2,-32610(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a03297 	ldw	r2,-32566(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a03295 	stw	r2,-32566(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02d97 	ldw	r3,-32586(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02d95 	stw	r2,-32586(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10bf9804 	addi	r2,r2,-416
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02e97 	ldw	r2,-32582(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02797 	ldw	r2,-32610(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02797 	ldw	r2,-32610(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213fe304 	addi	r4,r4,-116
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02a97 	ldw	r2,-32598(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02a95 	stw	r2,-32598(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a03297 	ldw	r2,-32566(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a03295 	stw	r2,-32566(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02e97 	ldw	r2,-32582(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02797 	ldw	r2,-32610(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02c97 	ldw	r3,-32590(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02797 	ldw	r2,-32610(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02e95 	stw	r2,-32582(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202c95 	stw	zero,-32590(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202e95 	stw	zero,-32582(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a03397 	ldw	r2,-32562(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a03395 	stw	r2,-32562(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a03397 	ldw	r2,-32562(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a03395 	stw	r2,-32562(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a03397 	ldw	r2,-32562(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02b97 	ldw	r2,-32594(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10bfde04 	addi	r2,r2,-136
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02d97 	ldw	r3,-32586(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02d95 	stw	r2,-32586(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10bf9804 	addi	r2,r2,-416
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02797 	ldw	r2,-32610(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a03095 	stw	r2,-32574(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10bfde04 	addi	r2,r2,-136
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02f97 	ldw	r2,-32578(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a03095 	stw	r2,-32574(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02f97 	ldw	r2,-32578(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02f95 	stw	r2,-32578(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02f97 	ldw	r2,-32578(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a03097 	ldw	r2,-32574(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02c97 	ldw	r2,-32590(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02c97 	ldw	r2,-32590(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02b97 	ldw	r2,-32594(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a03397 	ldw	r2,-32562(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02c97 	ldw	r2,-32590(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02c95 	stw	r2,-32590(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02c97 	ldw	r2,-32590(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02897 	ldw	r2,-32606(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02997 	ldw	r2,-32602(gp)
    3194:	d0a02895 	stw	r2,-32606(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02995 	stw	r2,-32602(gp)
    31a0:	d0a03197 	ldw	r2,-32570(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a03195 	stw	r2,-32570(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00397 	ldw	r2,-32754(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02897 	ldw	r2,-32606(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00395 	stw	r2,-32754(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02897 	ldw	r2,-32606(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00395 	stw	r2,-32754(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02d97 	ldw	r3,-32586(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02d95 	stw	r2,-32586(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10bf9804 	addi	r2,r2,-416
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02797 	ldw	r2,-32610(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02797 	ldw	r2,-32610(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10bf9804 	addi	r2,r2,-416
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02f97 	ldw	r2,-32578(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02f95 	stw	r2,-32578(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a03097 	ldw	r2,-32574(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a03397 	ldw	r2,-32562(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a03095 	stw	r2,-32574(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0203095 	stw	zero,-32574(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02797 	ldw	r2,-32610(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02797 	ldw	r3,-32610(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02797 	ldw	r3,-32610(gp)
    3354:	d0a02797 	ldw	r2,-32610(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02797 	ldw	r2,-32610(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	0009aa80 	call	9aa8 <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02797 	ldw	r3,-32610(gp)
    338c:	d0a02797 	ldw	r2,-32610(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02d97 	ldw	r2,-32586(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02d95 	stw	r2,-32586(gp)
    33b0:	d0e02d97 	ldw	r3,-32586(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10bf9804 	addi	r2,r2,-416
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02d97 	ldw	r2,-32586(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10bf9804 	addi	r2,r2,-416
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02795 	stw	r2,-32610(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02797 	ldw	r2,-32610(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02797 	ldw	r2,-32610(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02c97 	ldw	r3,-32590(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02797 	ldw	r2,-32610(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02797 	ldw	r2,-32610(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02797 	ldw	r2,-32610(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02c97 	ldw	r3,-32590(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02797 	ldw	r2,-32610(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02797 	ldw	r2,-32610(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02c97 	ldw	r3,-32590(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a03397 	ldw	r2,-32562(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02d97 	ldw	r3,-32586(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02d95 	stw	r2,-32586(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10bf9804 	addi	r2,r2,-416
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213fde04 	addi	r4,r4,-136
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02797 	ldw	r3,-32610(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a03095 	stw	r2,-32574(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02d97 	ldw	r3,-32586(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02d95 	stw	r2,-32586(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10bf9804 	addi	r2,r2,-416
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02797 	ldw	r3,-32610(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a03095 	stw	r2,-32574(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e03197 	ldw	r3,-32570(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02c97 	ldw	r3,-32590(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02c97 	ldw	r2,-32590(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a03197 	ldw	r2,-32570(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a03095 	stw	r2,-32574(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10bf9804 	addi	r2,r2,-416
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213fd404 	addi	r4,r4,-176
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213fd904 	addi	r4,r4,-156
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213fde04 	addi	r4,r4,-136
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213fe304 	addi	r4,r4,-116
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10bfd404 	addi	r2,r2,-176
    3a80:	d0a02895 	stw	r2,-32606(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10bfd904 	addi	r2,r2,-156
    3a8c:	d0a02995 	stw	r2,-32602(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10bfe304 	addi	r2,r2,-116
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10bfe304 	addi	r2,r2,-116
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02b97 	ldw	r2,-32594(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02b95 	stw	r2,-32594(gp)
					--uxTasksDeleted;
    3b18:	d0a02a97 	ldw	r2,-32598(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02a95 	stw	r2,-32598(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02a97 	ldw	r2,-32598(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02797 	ldw	r2,-32610(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02c97 	ldw	r2,-32590(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02997 	ldw	r3,-32602(gp)
    3b80:	d0a02797 	ldw	r2,-32610(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02897 	ldw	r3,-32606(gp)
    3b9c:	d0a02797 	ldw	r2,-32610(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00397 	ldw	r2,-32754(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00395 	stw	r2,-32754(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	0009c6c0 	call	9c6c <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02797 	ldw	r2,-32610(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02897 	ldw	r2,-32606(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00395 	stw	r2,-32754(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02897 	ldw	r2,-32606(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00395 	stw	r2,-32754(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02797 	ldw	r2,-32610(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02e97 	ldw	r2,-32582(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a03397 	ldw	r2,-32562(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02797 	ldw	r2,-32610(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02797 	ldw	r2,-32610(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10bf9804 	addi	r2,r2,-416
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02797 	ldw	r2,-32610(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02d97 	ldw	r3,-32586(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02d95 	stw	r2,-32586(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10bf9804 	addi	r2,r2,-416
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02797 	ldw	r2,-32610(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02d97 	ldw	r3,-32586(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02d95 	stw	r2,-32586(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10bf9804 	addi	r2,r2,-416
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02e97 	ldw	r2,-32582(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02797 	ldw	r2,-32610(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02797 	ldw	r2,-32610(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02e97 	ldw	r2,-32582(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02797 	ldw	r2,-32610(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02797 	ldw	r2,-32610(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02797 	ldw	r2,-32610(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02797 	ldw	r2,-32610(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02797 	ldw	r2,-32610(gp)
    4178:	d0e02797 	ldw	r3,-32610(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02797 	ldw	r2,-32610(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02797 	ldw	r2,-32610(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02797 	ldw	r2,-32610(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02797 	ldw	r2,-32610(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02797 	ldw	r2,-32610(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02797 	ldw	r2,-32610(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02c97 	ldw	r3,-32590(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02797 	ldw	r2,-32610(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02797 	ldw	r2,-32610(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02797 	ldw	r2,-32610(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02797 	ldw	r2,-32610(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02797 	ldw	r2,-32610(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02797 	ldw	r2,-32610(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02797 	ldw	r2,-32610(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02797 	ldw	r2,-32610(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02c97 	ldw	r3,-32590(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02797 	ldw	r2,-32610(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02797 	ldw	r2,-32610(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02797 	ldw	r2,-32610(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02797 	ldw	r2,-32610(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02d97 	ldw	r3,-32586(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02d95 	stw	r2,-32586(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10bf9804 	addi	r2,r2,-416
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02797 	ldw	r3,-32610(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a03397 	ldw	r2,-32562(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02d97 	ldw	r3,-32586(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02d95 	stw	r2,-32586(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10bf9804 	addi	r2,r2,-416
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213fde04 	addi	r4,r4,-136
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02797 	ldw	r3,-32610(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a03397 	ldw	r2,-32562(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02d97 	ldw	r3,-32586(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02d95 	stw	r2,-32586(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10bf9804 	addi	r2,r2,-416
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213fde04 	addi	r4,r4,-136
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02797 	ldw	r3,-32610(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03697 	ldw	r2,-32550(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03697 	ldw	r2,-32550(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03697 	ldw	r2,-32550(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03697 	ldw	r2,-32550(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03697 	ldw	r2,-32550(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a03497 	ldw	r2,-32558(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203697 	ldw	r4,-32550(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a03497 	ldw	r2,-32558(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a03497 	ldw	r2,-32558(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03797 	ldw	r2,-32546(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03795 	stw	r2,-32546(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03597 	ldw	r3,-32554(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e03497 	ldw	r3,-32558(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03697 	ldw	r2,-32550(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a03497 	ldw	r2,-32558(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a03497 	ldw	r2,-32558(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e03497 	ldw	r3,-32558(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a03497 	ldw	r2,-32558(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a03497 	ldw	r2,-32558(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03597 	ldw	r2,-32554(gp)
    4fe4:	d0a03495 	stw	r2,-32558(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03595 	stw	r2,-32554(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03697 	ldw	r2,-32550(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213fe804 	addi	r4,r4,-96
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213fed04 	addi	r4,r4,-76
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10bfe804 	addi	r2,r2,-96
    5044:	d0a03495 	stw	r2,-32558(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10bfed04 	addi	r2,r2,-76
    5050:	d0a03595 	stw	r2,-32554(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03695 	stw	r2,-32550(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <Button_ISR>:

static void Button_handlerTask(void *pvParameters);
static void Button_initDataStructs();

void Button_ISR(void *ctx, alt_u32 id)
{
    5104:	defffb04 	addi	sp,sp,-20
    5108:	dfc00415 	stw	ra,16(sp)
    510c:	df000315 	stw	fp,12(sp)
    5110:	df000304 	addi	fp,sp,12
    5114:	e13ffe15 	stw	r4,-8(fp)
    5118:	e17fff15 	stw	r5,-4(fp)
    // int temp = IORD_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE);
    // xQueueSendToBackFromISR(Button_Q, &temp, pdFALSE);
    // IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x0);

    // return;
    int temp = IORD_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE);
    511c:	00800134 	movhi	r2,4
    5120:	108c3304 	addi	r2,r2,12492
    5124:	10800037 	ldwio	r2,0(r2)
    5128:	e0bffd15 	stw	r2,-12(fp)
    xQueueSendToBackFromISR(Button_Q, &temp, pdFALSE);
    512c:	d0a03897 	ldw	r2,-32542(gp)
    5130:	000f883a 	mov	r7,zero
    5134:	000d883a 	mov	r6,zero
    5138:	e17ffd04 	addi	r5,fp,-12
    513c:	1009883a 	mov	r4,r2
    5140:	000207c0 	call	207c <xQueueGenericSendFromISR>

    // clears the edge capture register
    IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    5144:	00c001c4 	movi	r3,7
    5148:	00800134 	movhi	r2,4
    514c:	108c3304 	addi	r2,r2,12492
    5150:	10c00035 	stwio	r3,0(r2)
}
    5154:	0001883a 	nop
    5158:	e037883a 	mov	sp,fp
    515c:	dfc00117 	ldw	ra,4(sp)
    5160:	df000017 	ldw	fp,0(sp)
    5164:	dec00204 	addi	sp,sp,8
    5168:	f800283a 	ret

0000516c <Button_init>:

int Button_init()
{
    516c:	defffa04 	addi	sp,sp,-24
    5170:	dfc00515 	stw	ra,20(sp)
    5174:	df000415 	stw	fp,16(sp)
    5178:	df000404 	addi	fp,sp,16
    Button_initDataStructs();
    517c:	00052240 	call	5224 <Button_initDataStructs>
    if (xTaskCreate(Button_handlerTask, "Button_T", configMINIMAL_STACK_SIZE,
    5180:	d8000315 	stw	zero,12(sp)
    5184:	d8000215 	stw	zero,8(sp)
    5188:	d8000115 	stw	zero,4(sp)
    518c:	00800044 	movi	r2,1
    5190:	d8800015 	stw	r2,0(sp)
    5194:	000f883a 	mov	r7,zero
    5198:	01840004 	movi	r6,4096
    519c:	01420034 	movhi	r5,2048
    51a0:	29401604 	addi	r5,r5,88
    51a4:	01000034 	movhi	r4,0
    51a8:	21147604 	addi	r4,r4,20952
    51ac:	0002b780 	call	2b78 <xTaskGenericCreate>
    51b0:	10800060 	cmpeqi	r2,r2,1
    51b4:	1000021e 	bne	r2,zero,51c0 <Button_init+0x54>
                    NULL, BUTTON_HANDLER_PRIORITY, NULL) != pdPASS)
    {
        return 1;
    51b8:	00800044 	movi	r2,1
    51bc:	00000106 	br	51c4 <Button_init+0x58>
    }
    return 0;
    51c0:	0005883a 	mov	r2,zero
}
    51c4:	e037883a 	mov	sp,fp
    51c8:	dfc00117 	ldw	ra,4(sp)
    51cc:	df000017 	ldw	fp,0(sp)
    51d0:	dec00204 	addi	sp,sp,8
    51d4:	f800283a 	ret

000051d8 <Button_handlerTask>:

static void Button_handlerTask(void *pvParameters)
{
    51d8:	defffc04 	addi	sp,sp,-16
    51dc:	dfc00315 	stw	ra,12(sp)
    51e0:	df000215 	stw	fp,8(sp)
    51e4:	df000204 	addi	fp,sp,8
    51e8:	e13fff15 	stw	r4,-4(fp)
    int buttonVal;
    while (1)
    {
        if (xQueueReceive(Button_Q, &buttonVal, portMAX_DELAY) == pdTRUE)
    51ec:	d0a03897 	ldw	r2,-32542(gp)
    51f0:	000f883a 	mov	r7,zero
    51f4:	01bfffc4 	movi	r6,-1
    51f8:	e17ffe04 	addi	r5,fp,-8
    51fc:	1009883a 	mov	r4,r2
    5200:	000222c0 	call	222c <xQueueGenericReceive>
    5204:	10800058 	cmpnei	r2,r2,1
    5208:	103ff81e 	bne	r2,zero,51ec <__alt_data_end+0xf00051ec>
        {
            printf("Button Pressed: %d\n", buttonVal);
    520c:	e0bffe17 	ldw	r2,-8(fp)
    5210:	100b883a 	mov	r5,r2
    5214:	01020034 	movhi	r4,2048
    5218:	21001904 	addi	r4,r4,100
    521c:	0009dc40 	call	9dc4 <printf>
        }
    }
    5220:	003ff206 	br	51ec <__alt_data_end+0xf00051ec>

00005224 <Button_initDataStructs>:
}

static void Button_initDataStructs()
{
    5224:	defffe04 	addi	sp,sp,-8
    5228:	dfc00115 	stw	ra,4(sp)
    522c:	df000015 	stw	fp,0(sp)
    5230:	d839883a 	mov	fp,sp
    Button_Q = xQueueCreate(BUTTON_Q_SIZE, sizeof(BUTTON_Q_TYPE));
    5234:	000d883a 	mov	r6,zero
    5238:	01400104 	movi	r5,4
    523c:	01000284 	movi	r4,10
    5240:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5244:	d0a03895 	stw	r2,-32542(gp)
}
    5248:	0001883a 	nop
    524c:	e037883a 	mov	sp,fp
    5250:	dfc00117 	ldw	ra,4(sp)
    5254:	df000017 	ldw	fp,0(sp)
    5258:	dec00204 	addi	sp,sp,8
    525c:	f800283a 	ret

00005260 <Button_initIRQ>:

int Button_initIRQ(int *receiver)
{
    5260:	defffc04 	addi	sp,sp,-16
    5264:	dfc00315 	stw	ra,12(sp)
    5268:	df000215 	stw	fp,8(sp)
    526c:	df000204 	addi	fp,sp,8
    5270:	e13fff15 	stw	r4,-4(fp)
    printf("Creating Button ISR\n");
    5274:	01020034 	movhi	r4,2048
    5278:	21001e04 	addi	r4,r4,120
    527c:	0009ec00 	call	9ec0 <puts>
    void *ctx = (void *)receiver;
    5280:	e0bfff17 	ldw	r2,-4(fp)
    5284:	e0bffe15 	stw	r2,-8(fp)
    IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0);
    5288:	0007883a 	mov	r3,zero
    528c:	00800134 	movhi	r2,4
    5290:	108c3304 	addi	r2,r2,12492
    5294:	10c00035 	stwio	r3,0(r2)
    // enable interrupts for last 3 buttons {0111}
    IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE, 0x7);
    5298:	00c001c4 	movi	r3,7
    529c:	00800134 	movhi	r2,4
    52a0:	108c3204 	addi	r2,r2,12488
    52a4:	10c00035 	stwio	r3,0(r2)
    // Register ISR into LUT
    if (alt_irq_register(PUSH_BUTTON_IRQ, ctx, Button_ISR) != 0)
    52a8:	01800034 	movhi	r6,0
    52ac:	31944104 	addi	r6,r6,20740
    52b0:	e17ffe17 	ldw	r5,-8(fp)
    52b4:	01000044 	movi	r4,1
    52b8:	00019200 	call	1920 <alt_irq_register>
    52bc:	10000226 	beq	r2,zero,52c8 <Button_initIRQ+0x68>
    {
        // Fail
        return 1;
    52c0:	00800044 	movi	r2,1
    52c4:	00000106 	br	52cc <Button_initIRQ+0x6c>
    }

    return 0;
    52c8:	0005883a 	mov	r2,zero
}
    52cc:	e037883a 	mov	sp,fp
    52d0:	dfc00117 	ldw	ra,4(sp)
    52d4:	df000017 	ldw	fp,0(sp)
    52d8:	dec00204 	addi	sp,sp,8
    52dc:	f800283a 	ret

000052e0 <Frequency_Analyser_ISR>:

// Dont declare this in the header file
// Name the ISR something with ISR in the name
// Here I am using the header/src domain at the front so we know exactly where the function is from
void Frequency_Analyser_ISR(void *ctx, alt_u32 id)
{
    52e0:	defffb04 	addi	sp,sp,-20
    52e4:	dfc00415 	stw	ra,16(sp)
    52e8:	df000315 	stw	fp,12(sp)
    52ec:	df000304 	addi	fp,sp,12
    52f0:	e13ffe15 	stw	r4,-8(fp)
    52f4:	e17fff15 	stw	r5,-4(fp)
    // Please use extended macros like IORD_ALTERA_AVALON_PIO_DATA for clarity
    unsigned int temp = IORD_ALTERA_AVALON_PIO_DATA(FREQUENCY_ANALYSER_BASE);
    52f8:	00800134 	movhi	r2,4
    52fc:	108c4004 	addi	r2,r2,12544
    5300:	10800037 	ldwio	r2,0(r2)
    5304:	e0bffd15 	stw	r2,-12(fp)
    xQueueSendToBackFromISR(Peak_Detector_Q, &temp, pdFALSE);
    5308:	d0a04597 	ldw	r2,-32490(gp)
    530c:	000f883a 	mov	r7,zero
    5310:	000d883a 	mov	r6,zero
    5314:	e17ffd04 	addi	r5,fp,-12
    5318:	1009883a 	mov	r4,r2
    531c:	000207c0 	call	207c <xQueueGenericSendFromISR>
    // BaseType_t handle = pdFALSE;
    // xSemaphoreGiveFromISR(freq_semaphore, &handle);
    return;
    5320:	0001883a 	nop
}
    5324:	e037883a 	mov	sp,fp
    5328:	dfc00117 	ldw	ra,4(sp)
    532c:	df000017 	ldw	fp,0(sp)
    5330:	dec00204 	addi	sp,sp,8
    5334:	f800283a 	ret

00005338 <Frequency_Analyser_initIRQ>:

// Most of the following code doesn't do anything, but it is just to be safe and explicit with what were doing
int Frequency_Analyser_initIRQ(int *receiver)
{
    5338:	defff804 	addi	sp,sp,-32
    533c:	dfc00715 	stw	ra,28(sp)
    5340:	df000615 	stw	fp,24(sp)
    5344:	df000604 	addi	fp,sp,24
    5348:	e13fff15 	stw	r4,-4(fp)
    printf("Creating ISR\n");
    534c:	01020034 	movhi	r4,2048
    5350:	21002304 	addi	r4,r4,140
    5354:	0009ec00 	call	9ec0 <puts>
    void *ctx = (void *)receiver;
    5358:	e0bfff17 	ldw	r2,-4(fp)
    535c:	e0bffa15 	stw	r2,-24(fp)
    //Enable Interupts for the frequency analyser
    IOWR_ALTERA_AVALON_PIO_IRQ_MASK(FREQUENCY_ANALYSER_BASE, 0xF);
    5360:	00c003c4 	movi	r3,15
    5364:	00800134 	movhi	r2,4
    5368:	108c4204 	addi	r2,r2,12552
    536c:	10c00035 	stwio	r3,0(r2)
    // Make sure to use FREQUENCY_ANALYSER_IRQ, not FREQUENCY_ANALYSER_BASE
    // Pass the ctx in if needed, if not, use 0. If NULL, the ISR wont work
    if (alt_irq_register(FREQUENCY_ANALYSER_IRQ, ctx, Frequency_Analyser_ISR) != 0)
    5370:	01800034 	movhi	r6,0
    5374:	3194b804 	addi	r6,r6,21216
    5378:	e17ffa17 	ldw	r5,-24(fp)
    537c:	010001c4 	movi	r4,7
    5380:	00019200 	call	1920 <alt_irq_register>
    5384:	10000226 	beq	r2,zero,5390 <Frequency_Analyser_initIRQ+0x58>
    {
        // Fail
        return 1;
    5388:	00800044 	movi	r2,1
    538c:	00001806 	br	53f0 <Frequency_Analyser_initIRQ+0xb8>
    5390:	008001c4 	movi	r2,7
    5394:	e0bffb15 	stw	r2,-20(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    5398:	0005303a 	rdctl	r2,status
    539c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    53a0:	e0fffc17 	ldw	r3,-16(fp)
    53a4:	00bfff84 	movi	r2,-2
    53a8:	1884703a 	and	r2,r3,r2
    53ac:	1001703a 	wrctl	status,r2
  
  return context;
    53b0:	e0bffc17 	ldw	r2,-16(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    53b4:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
    53b8:	00c00044 	movi	r3,1
    53bc:	e0bffb17 	ldw	r2,-20(fp)
    53c0:	1884983a 	sll	r2,r3,r2
    53c4:	1007883a 	mov	r3,r2
    53c8:	d0a05397 	ldw	r2,-32434(gp)
    53cc:	1884b03a 	or	r2,r3,r2
    53d0:	d0a05395 	stw	r2,-32434(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    53d4:	d0a05397 	ldw	r2,-32434(gp)
    53d8:	100170fa 	wrctl	ienable,r2
    53dc:	e0bffd17 	ldw	r2,-12(fp)
    53e0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    53e4:	e0bffe17 	ldw	r2,-8(fp)
    53e8:	1001703a 	wrctl	status,r2
    }
    alt_irq_enable(FREQUENCY_ANALYSER_IRQ);
    return 0;
    53ec:	0005883a 	mov	r2,zero
}
    53f0:	e037883a 	mov	sp,fp
    53f4:	dfc00117 	ldw	ra,4(sp)
    53f8:	df000017 	ldw	fp,0(sp)
    53fc:	dec00204 	addi	sp,sp,8
    5400:	f800283a 	ret

00005404 <Keyboard_ISR>:
static void Keyboard_initDataStructs();
static void Keyboard_handlerTask(void *pvParameters);
static void Keyboard_initIRQ(unsigned char *receiver);

void Keyboard_ISR(void *ctx, alt_u32 id)
{
    5404:	defff904 	addi	sp,sp,-28
    5408:	dfc00615 	stw	ra,24(sp)
    540c:	df000515 	stw	fp,20(sp)
    5410:	df000504 	addi	fp,sp,20
    5414:	e13ffe15 	stw	r4,-8(fp)
    5418:	e17fff15 	stw	r5,-4(fp)
    unsigned char entry;
    char refToMem;
    KB_CODE_TYPE mode;

    int status = decode_scancode(ctx, &mode, &entry, &refToMem);
    541c:	e13ffc44 	addi	r4,fp,-15
    5420:	e0fffc04 	addi	r3,fp,-16
    5424:	e0bffd04 	addi	r2,fp,-12
    5428:	200f883a 	mov	r7,r4
    542c:	180d883a 	mov	r6,r3
    5430:	100b883a 	mov	r5,r2
    5434:	e13ffe17 	ldw	r4,-8(fp)
    5438:	001a5b00 	call	1a5b0 <decode_scancode>
    543c:	e0bffb15 	stw	r2,-20(fp)
    if (status == 0)
    5440:	e0bffb17 	ldw	r2,-20(fp)
    5444:	1000181e 	bne	r2,zero,54a8 <Keyboard_ISR+0xa4>
    {
        switch (mode)
    5448:	e0bffd17 	ldw	r2,-12(fp)
    544c:	10c00060 	cmpeqi	r3,r2,1
    5450:	1800041e 	bne	r3,zero,5464 <Keyboard_ISR+0x60>
    5454:	0080132e 	bgeu	zero,r2,54a4 <Keyboard_ISR+0xa0>
    5458:	10800128 	cmpgeui	r2,r2,4
    545c:	1000111e 	bne	r2,zero,54a4 <Keyboard_ISR+0xa0>
    5460:	00000806 	br	5484 <Keyboard_ISR+0x80>
        {
        case KB_ASCII_MAKE_CODE:
            xQueueSendToBackFromISR(Keyboard_Q, &entry, pdFALSE);
    5464:	d0a03a97 	ldw	r2,-32534(gp)
    5468:	e0fffc04 	addi	r3,fp,-16
    546c:	000f883a 	mov	r7,zero
    5470:	000d883a 	mov	r6,zero
    5474:	180b883a 	mov	r5,r3
    5478:	1009883a 	mov	r4,r2
    547c:	000207c0 	call	207c <xQueueGenericSendFromISR>
            break;
    5480:	00000906 	br	54a8 <Keyboard_ISR+0xa4>
        case KB_LONG_BINARY_MAKE_CODE:
            // do nothing
        case KB_BINARY_MAKE_CODE:
            xQueueSendToBackFromISR(Keyboard_Q, &entry, pdFALSE);
    5484:	d0a03a97 	ldw	r2,-32534(gp)
    5488:	e0fffc04 	addi	r3,fp,-16
    548c:	000f883a 	mov	r7,zero
    5490:	000d883a 	mov	r6,zero
    5494:	180b883a 	mov	r5,r3
    5498:	1009883a 	mov	r4,r2
    549c:	000207c0 	call	207c <xQueueGenericSendFromISR>
            break;
    54a0:	00000106 	br	54a8 <Keyboard_ISR+0xa4>
        case KB_BREAK_CODE:
            // do nothing
        default:
            // printf("DEFAULT   : %d\n", entry);
            break;
    54a4:	0001883a 	nop
        }
    }
}
    54a8:	0001883a 	nop
    54ac:	e037883a 	mov	sp,fp
    54b0:	dfc00117 	ldw	ra,4(sp)
    54b4:	df000017 	ldw	fp,0(sp)
    54b8:	dec00204 	addi	sp,sp,8
    54bc:	f800283a 	ret

000054c0 <Keyboard_initIRQ>:

static void Keyboard_initIRQ(unsigned char *receiver)
{
    54c0:	defffd04 	addi	sp,sp,-12
    54c4:	dfc00215 	stw	ra,8(sp)
    54c8:	df000115 	stw	fp,4(sp)
    54cc:	df000104 	addi	fp,sp,4
    54d0:	e13fff15 	stw	r4,-4(fp)
    alt_up_ps2_enable_read_interrupt(Keyboard_ps2Dev);
    54d4:	d0a03b97 	ldw	r2,-32530(gp)
    54d8:	1009883a 	mov	r4,r2
    54dc:	0018c300 	call	18c30 <alt_up_ps2_enable_read_interrupt>
    alt_irq_register(PS2_IRQ, Keyboard_ps2Dev, Keyboard_ISR);
    54e0:	d0a03b97 	ldw	r2,-32530(gp)
    54e4:	01800034 	movhi	r6,0
    54e8:	31950104 	addi	r6,r6,21508
    54ec:	100b883a 	mov	r5,r2
    54f0:	01000084 	movi	r4,2
    54f4:	00019200 	call	1920 <alt_irq_register>
    IOWR_8DIRECT(PS2_BASE, 4, 1);
    54f8:	00c00044 	movi	r3,1
    54fc:	00800134 	movhi	r2,4
    5500:	108c3904 	addi	r2,r2,12516
    5504:	10c00025 	stbio	r3,0(r2)
}
    5508:	0001883a 	nop
    550c:	e037883a 	mov	sp,fp
    5510:	dfc00117 	ldw	ra,4(sp)
    5514:	df000017 	ldw	fp,0(sp)
    5518:	dec00204 	addi	sp,sp,8
    551c:	f800283a 	ret

00005520 <Keyboard_init>:

int Keyboard_init()
{
    5520:	defff904 	addi	sp,sp,-28
    5524:	dfc00615 	stw	ra,24(sp)
    5528:	df000515 	stw	fp,20(sp)
    552c:	df000504 	addi	fp,sp,20
    Keyboard_initDataStructs();
    5530:	00056640 	call	5664 <Keyboard_initDataStructs>

    if (Keyboard_ps2Dev == NULL)
    5534:	d0a03b97 	ldw	r2,-32530(gp)
    5538:	1000021e 	bne	r2,zero,5544 <Keyboard_init+0x24>
    {
        return 1;
    553c:	00800044 	movi	r2,1
    5540:	00001606 	br	559c <Keyboard_init+0x7c>
    }

    alt_up_ps2_clear_fifo(Keyboard_ps2Dev);
    5544:	d0a03b97 	ldw	r2,-32530(gp)
    5548:	1009883a 	mov	r4,r2
    554c:	0018f380 	call	18f38 <alt_up_ps2_clear_fifo>

    unsigned char ctx;
    Keyboard_initIRQ(&ctx);
    5550:	e13fff04 	addi	r4,fp,-4
    5554:	00054c00 	call	54c0 <Keyboard_initIRQ>

    if (xTaskCreate(Keyboard_handlerTask, "Keyboard_T", configMINIMAL_STACK_SIZE,
    5558:	d8000315 	stw	zero,12(sp)
    555c:	d8000215 	stw	zero,8(sp)
    5560:	d8000115 	stw	zero,4(sp)
    5564:	00800044 	movi	r2,1
    5568:	d8800015 	stw	r2,0(sp)
    556c:	000f883a 	mov	r7,zero
    5570:	01840004 	movi	r6,4096
    5574:	01420034 	movhi	r5,2048
    5578:	29402a04 	addi	r5,r5,168
    557c:	01000034 	movhi	r4,0
    5580:	21156c04 	addi	r4,r4,21936
    5584:	0002b780 	call	2b78 <xTaskGenericCreate>
    5588:	10800060 	cmpeqi	r2,r2,1
    558c:	1000021e 	bne	r2,zero,5598 <Keyboard_init+0x78>
                    NULL, KEYBOARD_HANDLER_PRIORITY, NULL) != pdPASS)
    {
        return 1;
    5590:	00800044 	movi	r2,1
    5594:	00000106 	br	559c <Keyboard_init+0x7c>
    }

    return 0;
    5598:	0005883a 	mov	r2,zero
}
    559c:	e037883a 	mov	sp,fp
    55a0:	dfc00117 	ldw	ra,4(sp)
    55a4:	df000017 	ldw	fp,0(sp)
    55a8:	dec00204 	addi	sp,sp,8
    55ac:	f800283a 	ret

000055b0 <Keyboard_handlerTask>:

static void Keyboard_handlerTask(void *pvParameters)
{
    55b0:	defffb04 	addi	sp,sp,-20
    55b4:	dfc00415 	stw	ra,16(sp)
    55b8:	df000315 	stw	fp,12(sp)
    55bc:	df000304 	addi	fp,sp,12
    55c0:	e13fff15 	stw	r4,-4(fp)
    unsigned char scanCode;
    while (1)
    {
        if (xQueueReceive(Keyboard_Q, &scanCode, portMAX_DELAY) == pdTRUE)
    55c4:	d0a03a97 	ldw	r2,-32534(gp)
    55c8:	e0fffe04 	addi	r3,fp,-8
    55cc:	000f883a 	mov	r7,zero
    55d0:	01bfffc4 	movi	r6,-1
    55d4:	180b883a 	mov	r5,r3
    55d8:	1009883a 	mov	r4,r2
    55dc:	000222c0 	call	222c <xQueueGenericReceive>
    55e0:	10800058 	cmpnei	r2,r2,1
    55e4:	103ff71e 	bne	r2,zero,55c4 <__alt_data_end+0xf00055c4>
        {
            if (scanCode == returnKey)
    55e8:	e0fffe03 	ldbu	r3,-8(fp)
    55ec:	00801684 	movi	r2,90
    55f0:	18c03fcc 	andi	r3,r3,255
    55f4:	10803fcc 	andi	r2,r2,255
    55f8:	1880031e 	bne	r3,r2,5608 <Keyboard_handlerTask+0x58>
            {
                printf("RETURN\n");
    55fc:	01020034 	movhi	r4,2048
    5600:	21002d04 	addi	r4,r4,180
    5604:	0009ec00 	call	9ec0 <puts>
            }
            for (int i = 0; i < 10; ++i)
    5608:	e03ffd15 	stw	zero,-12(fp)
    560c:	00001106 	br	5654 <Keyboard_handlerTask+0xa4>
            {
                if (scanCode == keyCodes[i])
    5610:	00820034 	movhi	r2,2048
    5614:	10802704 	addi	r2,r2,156
    5618:	e0fffd17 	ldw	r3,-12(fp)
    561c:	10c5883a 	add	r2,r2,r3
    5620:	10c00003 	ldbu	r3,0(r2)
    5624:	e0bffe03 	ldbu	r2,-8(fp)
    5628:	18c03fcc 	andi	r3,r3,255
    562c:	10803fcc 	andi	r2,r2,255
    5630:	1880051e 	bne	r3,r2,5648 <Keyboard_handlerTask+0x98>
                {
                    printf("Number: %d\n", i);
    5634:	e17ffd17 	ldw	r5,-12(fp)
    5638:	01020034 	movhi	r4,2048
    563c:	21002f04 	addi	r4,r4,188
    5640:	0009dc40 	call	9dc4 <printf>
                    break;
    5644:	00000606 	br	5660 <Keyboard_handlerTask+0xb0>
        {
            if (scanCode == returnKey)
            {
                printf("RETURN\n");
            }
            for (int i = 0; i < 10; ++i)
    5648:	e0bffd17 	ldw	r2,-12(fp)
    564c:	10800044 	addi	r2,r2,1
    5650:	e0bffd15 	stw	r2,-12(fp)
    5654:	e0bffd17 	ldw	r2,-12(fp)
    5658:	10800290 	cmplti	r2,r2,10
    565c:	103fec1e 	bne	r2,zero,5610 <__alt_data_end+0xf0005610>
                    printf("Number: %d\n", i);
                    break;
                }
            }
        }
    }
    5660:	003fd806 	br	55c4 <__alt_data_end+0xf00055c4>

00005664 <Keyboard_initDataStructs>:
}

static void Keyboard_initDataStructs()
{
    5664:	defffe04 	addi	sp,sp,-8
    5668:	dfc00115 	stw	ra,4(sp)
    566c:	df000015 	stw	fp,0(sp)
    5670:	d839883a 	mov	fp,sp
    Keyboard_ps2Dev = alt_up_ps2_open_dev(PS2_NAME);
    5674:	01020034 	movhi	r4,2048
    5678:	21003204 	addi	r4,r4,200
    567c:	00190b40 	call	190b4 <alt_up_ps2_open_dev>
    5680:	d0a03b95 	stw	r2,-32530(gp)
    Keyboard_Q = xQueueCreate(KEYBOARD_Q_SIZE, sizeof(KEYBOARD_Q_TYPE));
    5684:	000d883a 	mov	r6,zero
    5688:	01400044 	movi	r5,1
    568c:	01000284 	movi	r4,10
    5690:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5694:	d0a03a95 	stw	r2,-32534(gp)
}
    5698:	0001883a 	nop
    569c:	e037883a 	mov	sp,fp
    56a0:	dfc00117 	ldw	ra,4(sp)
    56a4:	df000017 	ldw	fp,0(sp)
    56a8:	dec00204 	addi	sp,sp,8
    56ac:	f800283a 	ret

000056b0 <Load_Control_Init>:
SemaphoreHandle_t SystemStatusMutex;

uint8_t Load_Control_loads = 0xFF;

int Load_Control_Init()
{
    56b0:	defffa04 	addi	sp,sp,-24
    56b4:	dfc00515 	stw	ra,20(sp)
    56b8:	df000415 	stw	fp,16(sp)
    56bc:	df000404 	addi	fp,sp,16
	Load_Control_initDataStructs();
    56c0:	00059680 	call	5968 <Load_Control_initDataStructs>

	SystemStatusMutex = xSemaphoreCreateMutex();
    56c4:	01000044 	movi	r4,1
    56c8:	0001c800 	call	1c80 <xQueueCreateMutex>
    56cc:	d0a03e95 	stw	r2,-32518(gp)
	xSemaphoreGive(SystemStatusMutex);
    56d0:	d0a03e97 	ldw	r2,-32518(gp)
    56d4:	000f883a 	mov	r7,zero
    56d8:	000d883a 	mov	r6,zero
    56dc:	000b883a 	mov	r5,zero
    56e0:	1009883a 	mov	r4,r2
    56e4:	0001edc0 	call	1edc <xQueueGenericSend>

	if (xTaskCreate(Load_Control_handlerTask, "Load_Control_T", configMINIMAL_STACK_SIZE, NULL, LOAD_CONTROL_HANDLER_PRIORITY, NULL) != pdPASS)
    56e8:	d8000315 	stw	zero,12(sp)
    56ec:	d8000215 	stw	zero,8(sp)
    56f0:	d8000115 	stw	zero,4(sp)
    56f4:	00800044 	movi	r2,1
    56f8:	d8800015 	stw	r2,0(sp)
    56fc:	000f883a 	mov	r7,zero
    5700:	01840004 	movi	r6,4096
    5704:	01420034 	movhi	r5,2048
    5708:	29403504 	addi	r5,r5,212
    570c:	01000034 	movhi	r4,0
    5710:	2115d004 	addi	r4,r4,22336
    5714:	0002b780 	call	2b78 <xTaskGenericCreate>
    5718:	10800060 	cmpeqi	r2,r2,1
    571c:	1000021e 	bne	r2,zero,5728 <Load_Control_Init+0x78>
	{
		return 1;
    5720:	00800044 	movi	r2,1
    5724:	00000106 	br	572c <Load_Control_Init+0x7c>
	}
	return 0;
    5728:	0005883a 	mov	r2,zero
}
    572c:	e037883a 	mov	sp,fp
    5730:	dfc00117 	ldw	ra,4(sp)
    5734:	df000017 	ldw	fp,0(sp)
    5738:	dec00204 	addi	sp,sp,8
    573c:	f800283a 	ret

00005740 <Load_Control_handlerTask>:

static void Load_Control_handlerTask(void *pvParameters)
{
    5740:	defffb04 	addi	sp,sp,-20
    5744:	dfc00415 	stw	ra,16(sp)
    5748:	df000315 	stw	fp,12(sp)
    574c:	df000304 	addi	fp,sp,12
    5750:	e13fff15 	stw	r4,-4(fp)
	int action;
	while (1)
	{
		// xQueueReceive(Switch_Polling_Q, localSwitchStatus, (TickType_t)10);
		// Read from Peak_Detector_Q
		if (xQueueReceive(Load_Control_Q, &action, portMAX_DELAY) == pdTRUE)
    5754:	d0a03d97 	ldw	r2,-32522(gp)
    5758:	e0fffe04 	addi	r3,fp,-8
    575c:	000f883a 	mov	r7,zero
    5760:	01bfffc4 	movi	r6,-1
    5764:	180b883a 	mov	r5,r3
    5768:	1009883a 	mov	r4,r2
    576c:	000222c0 	call	222c <xQueueGenericReceive>
    5770:	10800058 	cmpnei	r2,r2,1
    5774:	103ff71e 	bne	r2,zero,5754 <__alt_data_end+0xf0005754>
		{
			if (xSemaphoreTake(SystemStatusMutex, (TickType_t)10) == pdTRUE)
    5778:	d0a03e97 	ldw	r2,-32518(gp)
    577c:	000f883a 	mov	r7,zero
    5780:	01800284 	movi	r6,10
    5784:	000b883a 	mov	r5,zero
    5788:	1009883a 	mov	r4,r2
    578c:	000222c0 	call	222c <xQueueGenericReceive>
    5790:	10800058 	cmpnei	r2,r2,1
    5794:	10003d1e 	bne	r2,zero,588c <Load_Control_handlerTask+0x14c>
			{
				tempSwitchStatus = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE);
    5798:	00800134 	movhi	r2,4
    579c:	108c2c04 	addi	r2,r2,12464
    57a0:	10800037 	ldwio	r2,0(r2)
    57a4:	e0bffd45 	stb	r2,-11(fp)
				// printf("Loads: %d\r\n", Load_Control_loads);
				// IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, ~Load_Control_loads);
//				printf("Action: %d\n", action);
				if (!action && SystemStatus != SYSTEM_MAINTENANCE)
    57a8:	e0bffe17 	ldw	r2,-8(fp)
    57ac:	10000a1e 	bne	r2,zero,57d8 <Load_Control_handlerTask+0x98>
    57b0:	d0a03c97 	ldw	r2,-32526(gp)
    57b4:	108000a0 	cmpeqi	r2,r2,2
    57b8:	1000071e 	bne	r2,zero,57d8 <Load_Control_handlerTask+0x98>
				{
					// Shed the load
					SystemStatus = SYSTEM_MANAGING;
    57bc:	00800044 	movi	r2,1
    57c0:	d0a03c95 	stw	r2,-32526(gp)
					if (Load_Control_loads != 0)
    57c4:	d0a004c3 	ldbu	r2,-32749(gp)
    57c8:	10803fcc 	andi	r2,r2,255
    57cc:	10001026 	beq	r2,zero,5810 <Load_Control_handlerTask+0xd0>
					{
						shed_load();
    57d0:	00058980 	call	5898 <shed_load>
//				printf("Action: %d\n", action);
				if (!action && SystemStatus != SYSTEM_MAINTENANCE)
				{
					// Shed the load
					SystemStatus = SYSTEM_MANAGING;
					if (Load_Control_loads != 0)
    57d4:	00000e06 	br	5810 <Load_Control_handlerTask+0xd0>
						shed_load();
//						printf("SHEDDING LOADS\r\n");
					}
				}
				// TEMP: MUST change to see if all load has been unsheded when stable
				else if (SystemStatus == SYSTEM_MANAGING)
    57d8:	d0a03c97 	ldw	r2,-32526(gp)
    57dc:	10800058 	cmpnei	r2,r2,1
    57e0:	10000b1e 	bne	r2,zero,5810 <Load_Control_handlerTask+0xd0>
				{
					// SystemStatus = SYSTEM_OK;
					if (Load_Control_loads != 0xFF)
    57e4:	d0a004c3 	ldbu	r2,-32749(gp)
    57e8:	10803fcc 	andi	r2,r2,255
    57ec:	10803fe0 	cmpeqi	r2,r2,255
    57f0:	1000021e 	bne	r2,zero,57fc <Load_Control_handlerTask+0xbc>
					{
						unshed_load();
    57f4:	00059040 	call	5904 <unshed_load>
    57f8:	00000506 	br	5810 <Load_Control_handlerTask+0xd0>
//						printf("UNSHEDDING LOADS\r\n");
					}
					else if (Load_Control_loads == 0xFF)
    57fc:	d0a004c3 	ldbu	r2,-32749(gp)
    5800:	10803fcc 	andi	r2,r2,255
    5804:	10803fd8 	cmpnei	r2,r2,255
    5808:	1000011e 	bne	r2,zero,5810 <Load_Control_handlerTask+0xd0>
					{
						SystemStatus = SYSTEM_OK;
    580c:	d0203c95 	stw	zero,-32526(gp)
					}
				}

				if ((SystemStatus == SYSTEM_OK) || (SystemStatus == SYSTEM_MAINTENANCE))
    5810:	d0a03c97 	ldw	r2,-32526(gp)
    5814:	10000326 	beq	r2,zero,5824 <Load_Control_handlerTask+0xe4>
    5818:	d0a03c97 	ldw	r2,-32526(gp)
    581c:	10800098 	cmpnei	r2,r2,2
    5820:	1000031e 	bne	r2,zero,5830 <Load_Control_handlerTask+0xf0>
				{
					localSwitchStatus = tempSwitchStatus;
    5824:	e0bffd43 	ldbu	r2,-11(fp)
    5828:	e0bffd05 	stb	r2,-12(fp)
    582c:	00000706 	br	584c <Load_Control_handlerTask+0x10c>
				}
				else if (SystemStatus == SYSTEM_MANAGING)
    5830:	d0a03c97 	ldw	r2,-32526(gp)
    5834:	10800058 	cmpnei	r2,r2,1
    5838:	1000041e 	bne	r2,zero,584c <Load_Control_handlerTask+0x10c>
				{
					localSwitchStatus = Load_Control_loads & tempSwitchStatus;
    583c:	d0e004c3 	ldbu	r3,-32749(gp)
    5840:	e0bffd43 	ldbu	r2,-11(fp)
    5844:	1884703a 	and	r2,r3,r2
    5848:	e0bffd05 	stb	r2,-12(fp)
				}

				// printf("LD_SW_ST: %d, LD_CTRL_LDS: %d, ANDED: %d\r\n", localSwitchStatus, Load_Control_loads, (localSwitchStatus & Load_Control_loads));

				IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, ~(Load_Control_loads));
    584c:	d0a004c3 	ldbu	r2,-32749(gp)
    5850:	10803fcc 	andi	r2,r2,255
    5854:	0086303a 	nor	r3,zero,r2
    5858:	00800134 	movhi	r2,4
    585c:	108c2004 	addi	r2,r2,12416
    5860:	10c00035 	stwio	r3,0(r2)

				IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, localSwitchStatus);
    5864:	e0fffd03 	ldbu	r3,-12(fp)
    5868:	00800134 	movhi	r2,4
    586c:	108c1804 	addi	r2,r2,12384
    5870:	10c00035 	stwio	r3,0(r2)
				xSemaphoreGive(SystemStatusMutex);
    5874:	d0a03e97 	ldw	r2,-32518(gp)
    5878:	000f883a 	mov	r7,zero
    587c:	000d883a 	mov	r6,zero
    5880:	000b883a 	mov	r5,zero
    5884:	1009883a 	mov	r4,r2
    5888:	0001edc0 	call	1edc <xQueueGenericSend>
			}
			vTaskDelay((TickType_t)10);
    588c:	01000284 	movi	r4,10
    5890:	0002e0c0 	call	2e0c <vTaskDelay>
		}
	}
    5894:	003faf06 	br	5754 <__alt_data_end+0xf0005754>

00005898 <shed_load>:
}

static void shed_load()
{
    5898:	defffe04 	addi	sp,sp,-8
    589c:	df000115 	stw	fp,4(sp)
    58a0:	df000104 	addi	fp,sp,4
	// Shed the load of lowest priority.

	for (uint8_t i = 0x01; i != 0; i <<= 1)
    58a4:	00800044 	movi	r2,1
    58a8:	e0bfff05 	stb	r2,-4(fp)
    58ac:	00000f06 	br	58ec <shed_load+0x54>
	{
		if (Load_Control_loads & i)
    58b0:	d0e004c3 	ldbu	r3,-32749(gp)
    58b4:	e0bfff03 	ldbu	r2,-4(fp)
    58b8:	1884703a 	and	r2,r3,r2
    58bc:	10803fcc 	andi	r2,r2,255
    58c0:	10000726 	beq	r2,zero,58e0 <shed_load+0x48>
		{
			Load_Control_loads &= (i ^ 0xFF);
    58c4:	e0bfff03 	ldbu	r2,-4(fp)
    58c8:	0084303a 	nor	r2,zero,r2
    58cc:	1007883a 	mov	r3,r2
    58d0:	d0a004c3 	ldbu	r2,-32749(gp)
    58d4:	1884703a 	and	r2,r3,r2
    58d8:	d0a004c5 	stb	r2,-32749(gp)
			// printf("SHEDDING OP: %d/r/n", (Load_Control_loads & (i ^ 0xFF)));
			// ## TODO: Time Stamping ##
			return;
    58dc:	00000506 	br	58f4 <shed_load+0x5c>

static void shed_load()
{
	// Shed the load of lowest priority.

	for (uint8_t i = 0x01; i != 0; i <<= 1)
    58e0:	e0bfff03 	ldbu	r2,-4(fp)
    58e4:	1085883a 	add	r2,r2,r2
    58e8:	e0bfff05 	stb	r2,-4(fp)
    58ec:	e0bfff03 	ldbu	r2,-4(fp)
    58f0:	103fef1e 	bne	r2,zero,58b0 <__alt_data_end+0xf00058b0>
			// printf("SHEDDING OP: %d/r/n", (Load_Control_loads & (i ^ 0xFF)));
			// ## TODO: Time Stamping ##
			return;
		}
	}
}
    58f4:	e037883a 	mov	sp,fp
    58f8:	df000017 	ldw	fp,0(sp)
    58fc:	dec00104 	addi	sp,sp,4
    5900:	f800283a 	ret

00005904 <unshed_load>:

static void unshed_load()
{
    5904:	defffe04 	addi	sp,sp,-8
    5908:	df000115 	stw	fp,4(sp)
    590c:	df000104 	addi	fp,sp,4
	// Unshed the load of highest priority.
	for (uint8_t i = 0x80; i != 0; i >>= 1)
    5910:	00bfe004 	movi	r2,-128
    5914:	e0bfff05 	stb	r2,-4(fp)
    5918:	00000d06 	br	5950 <unshed_load+0x4c>
	{
		if (!(Load_Control_loads & i))
    591c:	d0e004c3 	ldbu	r3,-32749(gp)
    5920:	e0bfff03 	ldbu	r2,-4(fp)
    5924:	1884703a 	and	r2,r3,r2
    5928:	10803fcc 	andi	r2,r2,255
    592c:	1000051e 	bne	r2,zero,5944 <unshed_load+0x40>
		{
			Load_Control_loads ^= i;
    5930:	d0e004c3 	ldbu	r3,-32749(gp)
    5934:	e0bfff03 	ldbu	r2,-4(fp)
    5938:	1884f03a 	xor	r2,r3,r2
    593c:	d0a004c5 	stb	r2,-32749(gp)
			// ## TODO: Time Stamping ##
			return;
    5940:	00000506 	br	5958 <unshed_load+0x54>
}

static void unshed_load()
{
	// Unshed the load of highest priority.
	for (uint8_t i = 0x80; i != 0; i >>= 1)
    5944:	e0bfff03 	ldbu	r2,-4(fp)
    5948:	1004d07a 	srli	r2,r2,1
    594c:	e0bfff05 	stb	r2,-4(fp)
    5950:	e0bfff03 	ldbu	r2,-4(fp)
    5954:	103ff11e 	bne	r2,zero,591c <__alt_data_end+0xf000591c>
			Load_Control_loads ^= i;
			// ## TODO: Time Stamping ##
			return;
		}
	}
}
    5958:	e037883a 	mov	sp,fp
    595c:	df000017 	ldw	fp,0(sp)
    5960:	dec00104 	addi	sp,sp,4
    5964:	f800283a 	ret

00005968 <Load_Control_initDataStructs>:

static void Load_Control_initDataStructs()
{
    5968:	defffe04 	addi	sp,sp,-8
    596c:	dfc00115 	stw	ra,4(sp)
    5970:	df000015 	stw	fp,0(sp)
    5974:	d839883a 	mov	fp,sp
	Load_Control_Q = xQueueCreate(LOAD_CONTROL_Q_SIZE, sizeof(LOAD_CONTROL_Q_TYPE));
    5978:	000d883a 	mov	r6,zero
    597c:	01400104 	movi	r5,4
    5980:	01000284 	movi	r4,10
    5984:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5988:	d0a03d95 	stw	r2,-32522(gp)
}
    598c:	0001883a 	nop
    5990:	e037883a 	mov	sp,fp
    5994:	dfc00117 	ldw	ra,4(sp)
    5998:	df000017 	ldw	fp,0(sp)
    599c:	dec00204 	addi	sp,sp,8
    59a0:	f800283a 	ret

000059a4 <main>:

/*
 * Create the demo tasks then start the scheduler.
 */
int main(void)
{
    59a4:	defffc04 	addi	sp,sp,-16
    59a8:	dfc00315 	stw	ra,12(sp)
    59ac:	df000215 	stw	fp,8(sp)
    59b0:	df000204 	addi	fp,sp,8

	// Context is not required, but this is an example of how to do it int freqCtx;
	int freqCtx;
	if (Frequency_Analyser_initIRQ(&freqCtx))
    59b4:	e13ffe04 	addi	r4,fp,-8
    59b8:	00053380 	call	5338 <Frequency_Analyser_initIRQ>
    59bc:	10000326 	beq	r2,zero,59cc <main+0x28>
	{
		printf("Could not register Frequency Analyser ISR\n");
    59c0:	01020034 	movhi	r4,2048
    59c4:	21003904 	addi	r4,r4,228
    59c8:	0009ec00 	call	9ec0 <puts>
	}

	int buttonCtx;
	if (Button_initIRQ(&buttonCtx))
    59cc:	e0bfff04 	addi	r2,fp,-4
    59d0:	1009883a 	mov	r4,r2
    59d4:	00052600 	call	5260 <Button_initIRQ>
    59d8:	10000326 	beq	r2,zero,59e8 <main+0x44>
	{
		printf("Could not register Button ISR\n");
    59dc:	01020034 	movhi	r4,2048
    59e0:	21004404 	addi	r4,r4,272
    59e4:	0009ec00 	call	9ec0 <puts>
	}

	if (Peak_Detector_init())
    59e8:	0005a540 	call	5a54 <Peak_Detector_init>
    59ec:	10000326 	beq	r2,zero,59fc <main+0x58>
	{
		printf("Could not start Peak Detector Task\n");
    59f0:	01020034 	movhi	r4,2048
    59f4:	21004c04 	addi	r4,r4,304
    59f8:	0009ec00 	call	9ec0 <puts>
	}

	if (Load_Control_Init())
    59fc:	00056b00 	call	56b0 <Load_Control_Init>
    5a00:	10000326 	beq	r2,zero,5a10 <main+0x6c>
	{
		printf("Could not start Load Control Task\n");
    5a04:	01020034 	movhi	r4,2048
    5a08:	21005504 	addi	r4,r4,340
    5a0c:	0009ec00 	call	9ec0 <puts>
	// if (switch_polling_init())
	// {
	// 	printf("Could not start Load Control Task\n");
	// }

	if (Button_init())
    5a10:	000516c0 	call	516c <Button_init>
    5a14:	10000326 	beq	r2,zero,5a24 <main+0x80>
	{
		printf("Could not start Button Task\n");
    5a18:	01020034 	movhi	r4,2048
    5a1c:	21005e04 	addi	r4,r4,376
    5a20:	0009ec00 	call	9ec0 <puts>
	}

	if (VGA_Init())
    5a24:	0005fac0 	call	5fac <VGA_Init>
    5a28:	10000326 	beq	r2,zero,5a38 <main+0x94>
	{
		printf("Could not start VGA Task\n");
    5a2c:	01020034 	movhi	r4,2048
    5a30:	21006504 	addi	r4,r4,404
    5a34:	0009ec00 	call	9ec0 <puts>
	}

	if (Keyboard_init())
    5a38:	00055200 	call	5520 <Keyboard_init>
    5a3c:	10000326 	beq	r2,zero,5a4c <main+0xa8>
	{
		printf("Could not start Keyboard Task\n");
    5a40:	01020034 	movhi	r4,2048
    5a44:	21006c04 	addi	r4,r4,432
    5a48:	0009ec00 	call	9ec0 <puts>
	}

	/* Finally start the scheduler. */
	vTaskStartScheduler();
    5a4c:	0002e840 	call	2e84 <vTaskStartScheduler>
	/* Will only reach here if there is insufficient heap available to start
	 the scheduler. */
	for (;;)
		;
    5a50:	003fff06 	br	5a50 <__alt_data_end+0xf0005a50>

00005a54 <Peak_Detector_init>:
static void Peak_Detector_handlerTask(void *pvParameters);
static void Peak_Detector_initDataStructs();
static void repeatActionTimerCallback(TimerHandle_t t_timer);

int Peak_Detector_init()
{
    5a54:	defffa04 	addi	sp,sp,-24
    5a58:	dfc00515 	stw	ra,20(sp)
    5a5c:	df000415 	stw	fp,16(sp)
    5a60:	df000404 	addi	fp,sp,16
    Peak_Detector_initDataStructs();
    5a64:	0005d440 	call	5d44 <Peak_Detector_initDataStructs>
    if (xTaskCreate(Peak_Detector_handlerTask, "Peak_Detector_T", configMINIMAL_STACK_SIZE, NULL, PEAK_DETECTOR_HANDLER_PRIORITY, NULL) != pdPASS)
    5a68:	d8000315 	stw	zero,12(sp)
    5a6c:	d8000215 	stw	zero,8(sp)
    5a70:	d8000115 	stw	zero,4(sp)
    5a74:	00800044 	movi	r2,1
    5a78:	d8800015 	stw	r2,0(sp)
    5a7c:	000f883a 	mov	r7,zero
    5a80:	01840004 	movi	r6,4096
    5a84:	01420034 	movhi	r5,2048
    5a88:	29407404 	addi	r5,r5,464
    5a8c:	01000034 	movhi	r4,0
    5a90:	2116b004 	addi	r4,r4,23232
    5a94:	0002b780 	call	2b78 <xTaskGenericCreate>
    5a98:	10800060 	cmpeqi	r2,r2,1
    5a9c:	1000021e 	bne	r2,zero,5aa8 <Peak_Detector_init+0x54>
    {
        return 1;
    5aa0:	00800044 	movi	r2,1
    5aa4:	00000106 	br	5aac <Peak_Detector_init+0x58>
    }
    return 0;
    5aa8:	0005883a 	mov	r2,zero
}
    5aac:	e037883a 	mov	sp,fp
    5ab0:	dfc00117 	ldw	ra,4(sp)
    5ab4:	df000017 	ldw	fp,0(sp)
    5ab8:	dec00204 	addi	sp,sp,8
    5abc:	f800283a 	ret

00005ac0 <Peak_Detector_handlerTask>:

static void Peak_Detector_handlerTask(void *pvParameters)
{
    5ac0:	defff704 	addi	sp,sp,-36
    5ac4:	dfc00815 	stw	ra,32(sp)
    5ac8:	df000715 	stw	fp,28(sp)
    5acc:	dc000615 	stw	r16,24(sp)
    5ad0:	df000704 	addi	fp,sp,28
    5ad4:	e13ffe15 	stw	r4,-8(fp)
    float rateOfChangeReading;
    System_Frequency_State_T thresholdEval;
    while (1)
    {
        // Read from Peak_Detector_Q
        if (xQueueReceive(Peak_Detector_Q, &temp, portMAX_DELAY) == pdTRUE)
    5ad8:	d0a04597 	ldw	r2,-32490(gp)
    5adc:	e0fffc04 	addi	r3,fp,-16
    5ae0:	000f883a 	mov	r7,zero
    5ae4:	01bfffc4 	movi	r6,-1
    5ae8:	180b883a 	mov	r5,r3
    5aec:	1009883a 	mov	r4,r2
    5af0:	000222c0 	call	222c <xQueueGenericReceive>
    5af4:	10800058 	cmpnei	r2,r2,1
    5af8:	103ff71e 	bne	r2,zero,5ad8 <__alt_data_end+0xf0005ad8>
        {
            // Calculate the instantaneous frequency
            frequencyReading = 16000 / (double)temp;
    5afc:	e0bffc17 	ldw	r2,-16(fp)
    5b00:	1009883a 	mov	r4,r2
    5b04:	000960c0 	call	960c <__floatsidf>
    5b08:	1009883a 	mov	r4,r2
    5b0c:	180b883a 	mov	r5,r3
    5b10:	200d883a 	mov	r6,r4
    5b14:	280f883a 	mov	r7,r5
    5b18:	0009883a 	mov	r4,zero
    5b1c:	015033f4 	movhi	r5,16591
    5b20:	29500004 	addi	r5,r5,16384
    5b24:	0007bb40 	call	7bb4 <__divdf3>
    5b28:	1009883a 	mov	r4,r2
    5b2c:	180b883a 	mov	r5,r3
    5b30:	2005883a 	mov	r2,r4
    5b34:	2807883a 	mov	r3,r5
    5b38:	1009883a 	mov	r4,r2
    5b3c:	180b883a 	mov	r5,r3
    5b40:	00096e80 	call	96e8 <__truncdfsf2>
    5b44:	1007883a 	mov	r3,r2
    5b48:	e0fffa15 	stw	r3,-24(fp)
            // printf("Reading: %f Hz\n", frequencyReading);

            // Calculate the rate of change of frequency
            rateOfChangeReading = frequencyReading - previousFrequency;
    5b4c:	d0a04297 	ldw	r2,-32502(gp)
    5b50:	1009883a 	mov	r4,r2
    5b54:	00071e40 	call	71e4 <__floatsisf>
    5b58:	1007883a 	mov	r3,r2
    5b5c:	180b883a 	mov	r5,r3
    5b60:	e13ffa17 	ldw	r4,-24(fp)
    5b64:	0006c900 	call	6c90 <__subsf3>
    5b68:	1007883a 	mov	r3,r2
    5b6c:	e0fffb15 	stw	r3,-20(fp)

            // Replace previousFrequency
            previousFrequency = frequencyReading;
    5b70:	e13ffa17 	ldw	r4,-24(fp)
    5b74:	00071740 	call	7174 <__fixsfsi>
    5b78:	d0a04295 	stw	r2,-32502(gp)

            // Dont change the thresholds while we are checking the thresholds
            if (xSemaphoreTake(Peak_Detector_thresholdMutex_X, (TickType_t)10) == pdTRUE)
    5b7c:	d0a03f97 	ldw	r2,-32514(gp)
    5b80:	000f883a 	mov	r7,zero
    5b84:	01800284 	movi	r6,10
    5b88:	000b883a 	mov	r5,zero
    5b8c:	1009883a 	mov	r4,r2
    5b90:	000222c0 	call	222c <xQueueGenericReceive>
    5b94:	10800058 	cmpnei	r2,r2,1
    5b98:	10001e1e 	bne	r2,zero,5c14 <Peak_Detector_handlerTask+0x154>
            {
                // Determine stability of system
                thresholdEval = ((frequencyReading > g_peakDetectorLowerFrequencyThreshold) && (frequencyReading < g_peakDetectorHigherFrequencyThreshold) && (rateOfChangeReading >= g_peakDetectorLowerROCThreshold) && (rateOfChangeReading < g_peakDetectorHigherROCThreshold));
    5b9c:	d0a00597 	ldw	r2,-32746(gp)
    5ba0:	100b883a 	mov	r5,r2
    5ba4:	e13ffa17 	ldw	r4,-24(fp)
    5ba8:	0006b0c0 	call	6b0c <__gesf2>
    5bac:	0080110e 	bge	zero,r2,5bf4 <Peak_Detector_handlerTask+0x134>
    5bb0:	d0a00697 	ldw	r2,-32742(gp)
    5bb4:	100b883a 	mov	r5,r2
    5bb8:	e13ffa17 	ldw	r4,-24(fp)
    5bbc:	0006bc80 	call	6bc8 <__lesf2>
    5bc0:	10000c0e 	bge	r2,zero,5bf4 <Peak_Detector_handlerTask+0x134>
    5bc4:	d0a00797 	ldw	r2,-32738(gp)
    5bc8:	100b883a 	mov	r5,r2
    5bcc:	e13ffb17 	ldw	r4,-20(fp)
    5bd0:	0006b0c0 	call	6b0c <__gesf2>
    5bd4:	10000716 	blt	r2,zero,5bf4 <Peak_Detector_handlerTask+0x134>
    5bd8:	d0a00897 	ldw	r2,-32734(gp)
    5bdc:	100b883a 	mov	r5,r2
    5be0:	e13ffb17 	ldw	r4,-20(fp)
    5be4:	0006bc80 	call	6bc8 <__lesf2>
    5be8:	1000020e 	bge	r2,zero,5bf4 <Peak_Detector_handlerTask+0x134>
    5bec:	00800044 	movi	r2,1
    5bf0:	00000106 	br	5bf8 <Peak_Detector_handlerTask+0x138>
    5bf4:	0005883a 	mov	r2,zero
    5bf8:	e0bffd15 	stw	r2,-12(fp)
                // printf("stable? %d\n", thresholdEval);
                xSemaphoreGive(Peak_Detector_thresholdMutex_X);
    5bfc:	d0a03f97 	ldw	r2,-32514(gp)
    5c00:	000f883a 	mov	r7,zero
    5c04:	000d883a 	mov	r6,zero
    5c08:	000b883a 	mov	r5,zero
    5c0c:	1009883a 	mov	r4,r2
    5c10:	0001edc0 	call	1edc <xQueueGenericSend>
            }

            if (xSemaphoreTake(repeatActionMutex_X, (TickType_t)10) == pdTRUE)
    5c14:	d0a04097 	ldw	r2,-32510(gp)
    5c18:	000f883a 	mov	r7,zero
    5c1c:	01800284 	movi	r6,10
    5c20:	000b883a 	mov	r5,zero
    5c24:	1009883a 	mov	r4,r2
    5c28:	000222c0 	call	222c <xQueueGenericReceive>
    5c2c:	10800058 	cmpnei	r2,r2,1
    5c30:	103fa91e 	bne	r2,zero,5ad8 <__alt_data_end+0xf0005ad8>
            {
                // If system status is stable and goes outside threshold
                if (((systemStability == SYSTEM_FREQUENCY_STATE_STABLE) || repeatActionTimeout) && (thresholdEval == SYSTEM_FREQUENCY_STATE_UNSTABLE))
    5c34:	d0a04397 	ldw	r2,-32498(gp)
    5c38:	10800060 	cmpeqi	r2,r2,1
    5c3c:	1000031e 	bne	r2,zero,5c4c <Peak_Detector_handlerTask+0x18c>
    5c40:	d0a04183 	ldbu	r2,-32506(gp)
    5c44:	10803fcc 	andi	r2,r2,255
    5c48:	10001826 	beq	r2,zero,5cac <Peak_Detector_handlerTask+0x1ec>
    5c4c:	e0bffd17 	ldw	r2,-12(fp)
    5c50:	1000161e 	bne	r2,zero,5cac <Peak_Detector_handlerTask+0x1ec>
                {
                    xQueueSendToBack(Load_Control_Q, &thresholdEval, pdFALSE);
    5c54:	d0a03d97 	ldw	r2,-32522(gp)
    5c58:	e0fffd04 	addi	r3,fp,-12
    5c5c:	000f883a 	mov	r7,zero
    5c60:	000d883a 	mov	r6,zero
    5c64:	180b883a 	mov	r5,r3
    5c68:	1009883a 	mov	r4,r2
    5c6c:	0001edc0 	call	1edc <xQueueGenericSend>

                    // Reset the timer cus no need to repeat action
                    repeatActionTimeout = false;
    5c70:	d0204185 	stb	zero,-32506(gp)
                    if (xTimerStart(repeatActionTimer, 0) != pdPASS)
    5c74:	d4204497 	ldw	r16,-32494(gp)
    5c78:	00030dc0 	call	30dc <xTaskGetTickCount>
    5c7c:	d8000015 	stw	zero,0(sp)
    5c80:	000f883a 	mov	r7,zero
    5c84:	100d883a 	mov	r6,r2
    5c88:	01400044 	movi	r5,1
    5c8c:	8009883a 	mov	r4,r16
    5c90:	00049200 	call	4920 <xTimerGenericCommand>
    5c94:	10800060 	cmpeqi	r2,r2,1
    5c98:	1000211e 	bne	r2,zero,5d20 <Peak_Detector_handlerTask+0x260>
                    {
                        printf("Cannot reset timer\n");
    5c9c:	01020034 	movhi	r4,2048
    5ca0:	21007804 	addi	r4,r4,480
    5ca4:	0009ec00 	call	9ec0 <puts>
                {
                    xQueueSendToBack(Load_Control_Q, &thresholdEval, pdFALSE);

                    // Reset the timer cus no need to repeat action
                    repeatActionTimeout = false;
                    if (xTimerStart(repeatActionTimer, 0) != pdPASS)
    5ca8:	00001d06 	br	5d20 <Peak_Detector_handlerTask+0x260>
                        printf("Cannot reset timer\n");
                    }
                }

                // If system status is unstable and goes inside threshold
                else if (((systemStability == SYSTEM_FREQUENCY_STATE_UNSTABLE) || repeatActionTimeout) && (thresholdEval == SYSTEM_FREQUENCY_STATE_STABLE))
    5cac:	d0a04397 	ldw	r2,-32498(gp)
    5cb0:	10000326 	beq	r2,zero,5cc0 <Peak_Detector_handlerTask+0x200>
    5cb4:	d0a04183 	ldbu	r2,-32506(gp)
    5cb8:	10803fcc 	andi	r2,r2,255
    5cbc:	10001826 	beq	r2,zero,5d20 <Peak_Detector_handlerTask+0x260>
    5cc0:	e0bffd17 	ldw	r2,-12(fp)
    5cc4:	10800058 	cmpnei	r2,r2,1
    5cc8:	1000151e 	bne	r2,zero,5d20 <Peak_Detector_handlerTask+0x260>
                {
                    xQueueSendToBack(Load_Control_Q, &thresholdEval, pdFALSE);
    5ccc:	d0a03d97 	ldw	r2,-32522(gp)
    5cd0:	e0fffd04 	addi	r3,fp,-12
    5cd4:	000f883a 	mov	r7,zero
    5cd8:	000d883a 	mov	r6,zero
    5cdc:	180b883a 	mov	r5,r3
    5ce0:	1009883a 	mov	r4,r2
    5ce4:	0001edc0 	call	1edc <xQueueGenericSend>

                    repeatActionTimeout = false;
    5ce8:	d0204185 	stb	zero,-32506(gp)
                    if (xTimerStart(repeatActionTimer, 0) != pdPASS)
    5cec:	d4204497 	ldw	r16,-32494(gp)
    5cf0:	00030dc0 	call	30dc <xTaskGetTickCount>
    5cf4:	d8000015 	stw	zero,0(sp)
    5cf8:	000f883a 	mov	r7,zero
    5cfc:	100d883a 	mov	r6,r2
    5d00:	01400044 	movi	r5,1
    5d04:	8009883a 	mov	r4,r16
    5d08:	00049200 	call	4920 <xTimerGenericCommand>
    5d0c:	10800060 	cmpeqi	r2,r2,1
    5d10:	1000031e 	bne	r2,zero,5d20 <Peak_Detector_handlerTask+0x260>
                    {
                        printf("Cannot reset timer\n");
    5d14:	01020034 	movhi	r4,2048
    5d18:	21007804 	addi	r4,r4,480
    5d1c:	0009ec00 	call	9ec0 <puts>
                    }
                }

                // Changing the systems status
                systemStability = thresholdEval;
    5d20:	e0bffd17 	ldw	r2,-12(fp)
    5d24:	d0a04395 	stw	r2,-32498(gp)

                xSemaphoreGive(repeatActionMutex_X);
    5d28:	d0a04097 	ldw	r2,-32510(gp)
    5d2c:	000f883a 	mov	r7,zero
    5d30:	000d883a 	mov	r6,zero
    5d34:	000b883a 	mov	r5,zero
    5d38:	1009883a 	mov	r4,r2
    5d3c:	0001edc0 	call	1edc <xQueueGenericSend>
            }
        }
    }
    5d40:	003f6506 	br	5ad8 <__alt_data_end+0xf0005ad8>

00005d44 <Peak_Detector_initDataStructs>:
}

static void Peak_Detector_initDataStructs()
{
    5d44:	defffd04 	addi	sp,sp,-12
    5d48:	dfc00215 	stw	ra,8(sp)
    5d4c:	df000115 	stw	fp,4(sp)
    5d50:	df000104 	addi	fp,sp,4
    repeatActionMutex_X = xSemaphoreCreateMutex();
    5d54:	01000044 	movi	r4,1
    5d58:	0001c800 	call	1c80 <xQueueCreateMutex>
    5d5c:	d0a04095 	stw	r2,-32510(gp)
    Peak_Detector_thresholdMutex_X = xSemaphoreCreateMutex();
    5d60:	01000044 	movi	r4,1
    5d64:	0001c800 	call	1c80 <xQueueCreateMutex>
    5d68:	d0a03f95 	stw	r2,-32514(gp)
    // Important: 500 is the amount of ticks. To convert to ms, divide by portTICK_PERIOD_MS
    repeatActionTimer = xTimerCreate("Repeat_Action_Timer", 500 / portTICK_PERIOD_MS, pdTRUE, NULL, repeatActionTimerCallback);
    5d6c:	00800034 	movhi	r2,0
    5d70:	10977004 	addi	r2,r2,24000
    5d74:	d8800015 	stw	r2,0(sp)
    5d78:	000f883a 	mov	r7,zero
    5d7c:	01800044 	movi	r6,1
    5d80:	01407d04 	movi	r5,500
    5d84:	01020034 	movhi	r4,2048
    5d88:	21007d04 	addi	r4,r4,500
    5d8c:	00048740 	call	4874 <xTimerCreate>
    5d90:	d0a04495 	stw	r2,-32494(gp)
    Peak_Detector_Q = xQueueCreate(PEAK_DETECTOR_Q_SIZE, sizeof(PEAK_DETECTOR_Q_TYPE));
    5d94:	000d883a 	mov	r6,zero
    5d98:	01400104 	movi	r5,4
    5d9c:	01001904 	movi	r4,100
    5da0:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5da4:	d0a04595 	stw	r2,-32490(gp)
}
    5da8:	0001883a 	nop
    5dac:	e037883a 	mov	sp,fp
    5db0:	dfc00117 	ldw	ra,4(sp)
    5db4:	df000017 	ldw	fp,0(sp)
    5db8:	dec00204 	addi	sp,sp,8
    5dbc:	f800283a 	ret

00005dc0 <repeatActionTimerCallback>:

static void repeatActionTimerCallback(TimerHandle_t t_timer)
{
    5dc0:	defffd04 	addi	sp,sp,-12
    5dc4:	dfc00215 	stw	ra,8(sp)
    5dc8:	df000115 	stw	fp,4(sp)
    5dcc:	df000104 	addi	fp,sp,4
    5dd0:	e13fff15 	stw	r4,-4(fp)
    if (xSemaphoreTake(repeatActionMutex_X, (TickType_t)10) == pdTRUE)
    5dd4:	d0a04097 	ldw	r2,-32510(gp)
    5dd8:	000f883a 	mov	r7,zero
    5ddc:	01800284 	movi	r6,10
    5de0:	000b883a 	mov	r5,zero
    5de4:	1009883a 	mov	r4,r2
    5de8:	000222c0 	call	222c <xQueueGenericReceive>
    5dec:	10800058 	cmpnei	r2,r2,1
    5df0:	1000081e 	bne	r2,zero,5e14 <repeatActionTimerCallback+0x54>
    {
        repeatActionTimeout = true;
    5df4:	00800044 	movi	r2,1
    5df8:	d0a04185 	stb	r2,-32506(gp)
        xSemaphoreGive(repeatActionMutex_X);
    5dfc:	d0a04097 	ldw	r2,-32510(gp)
    5e00:	000f883a 	mov	r7,zero
    5e04:	000d883a 	mov	r6,zero
    5e08:	000b883a 	mov	r5,zero
    5e0c:	1009883a 	mov	r4,r2
    5e10:	0001edc0 	call	1edc <xQueueGenericSend>
    }
}
    5e14:	0001883a 	nop
    5e18:	e037883a 	mov	sp,fp
    5e1c:	dfc00117 	ldw	ra,4(sp)
    5e20:	df000017 	ldw	fp,0(sp)
    5e24:	dec00204 	addi	sp,sp,8
    5e28:	f800283a 	ret

00005e2c <switch_polling_init>:
QueueHandle_t Switch_Polling_Q;

static void Switch_Polling_initDataStructs();

int switch_polling_init()
{
    5e2c:	defffa04 	addi	sp,sp,-24
    5e30:	dfc00515 	stw	ra,20(sp)
    5e34:	df000415 	stw	fp,16(sp)
    5e38:	df000404 	addi	fp,sp,16
	Switch_Polling_initDataStructs();
    5e3c:	0005f640 	call	5f64 <Switch_Polling_initDataStructs>

	if (xTaskCreate(Switch_Polling_handlerTask, "Switch_Polling_handlerTask", configMINIMAL_STACK_SIZE, NULL, SWITCH_POLLING_TASK_PRIORITY, NULL) != pdPASS)
    5e40:	d8000315 	stw	zero,12(sp)
    5e44:	d8000215 	stw	zero,8(sp)
    5e48:	d8000115 	stw	zero,4(sp)
    5e4c:	00800044 	movi	r2,1
    5e50:	d8800015 	stw	r2,0(sp)
    5e54:	000f883a 	mov	r7,zero
    5e58:	01840004 	movi	r6,4096
    5e5c:	01420034 	movhi	r5,2048
    5e60:	29408204 	addi	r5,r5,520
    5e64:	01000034 	movhi	r4,0
    5e68:	2117a604 	addi	r4,r4,24216
    5e6c:	0002b780 	call	2b78 <xTaskGenericCreate>
    5e70:	10800060 	cmpeqi	r2,r2,1
    5e74:	1000021e 	bne	r2,zero,5e80 <switch_polling_init+0x54>
	{
		return 1;
    5e78:	00800044 	movi	r2,1
    5e7c:	00000106 	br	5e84 <switch_polling_init+0x58>
	}
	return 0;
    5e80:	0005883a 	mov	r2,zero
}
    5e84:	e037883a 	mov	sp,fp
    5e88:	dfc00117 	ldw	ra,4(sp)
    5e8c:	df000017 	ldw	fp,0(sp)
    5e90:	dec00204 	addi	sp,sp,8
    5e94:	f800283a 	ret

00005e98 <Switch_Polling_handlerTask>:

static void Switch_Polling_handlerTask(void *pvParameters)
{
    5e98:	defffc04 	addi	sp,sp,-16
    5e9c:	dfc00315 	stw	ra,12(sp)
    5ea0:	df000215 	stw	fp,8(sp)
    5ea4:	df000204 	addi	fp,sp,8
    5ea8:	e13fff15 	stw	r4,-4(fp)
	static int previousLoads;

	int entry;
	while (1)
	{
		entry = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE);
    5eac:	00800134 	movhi	r2,4
    5eb0:	108c2c04 	addi	r2,r2,12464
    5eb4:	10800037 	ldwio	r2,0(r2)
    5eb8:	e0bffe15 	stw	r2,-8(fp)
		if (entry != previousLoads)
    5ebc:	d0a04697 	ldw	r2,-32486(gp)
    5ec0:	e0fffe17 	ldw	r3,-8(fp)
    5ec4:	18bff926 	beq	r3,r2,5eac <__alt_data_end+0xf0005eac>
		{
			if (xSemaphoreTake(SystemStatusMutex, (TickType_t)10) == pdTRUE)
    5ec8:	d0a03e97 	ldw	r2,-32518(gp)
    5ecc:	000f883a 	mov	r7,zero
    5ed0:	01800284 	movi	r6,10
    5ed4:	000b883a 	mov	r5,zero
    5ed8:	1009883a 	mov	r4,r2
    5edc:	000222c0 	call	222c <xQueueGenericReceive>
    5ee0:	10800058 	cmpnei	r2,r2,1
    5ee4:	1000121e 	bne	r2,zero,5f30 <Switch_Polling_handlerTask+0x98>
			{
				previousLoads = entry;
    5ee8:	e0bffe17 	ldw	r2,-8(fp)
    5eec:	d0a04695 	stw	r2,-32486(gp)

				// Cant turn on load when in managing
				if (SystemStatus == SYSTEM_MANAGING)
    5ef0:	d0a03c97 	ldw	r2,-32526(gp)
    5ef4:	10800058 	cmpnei	r2,r2,1
    5ef8:	1000051e 	bne	r2,zero,5f10 <Switch_Polling_handlerTask+0x78>
				{
					LoadSwitchStatus &= entry;
    5efc:	d0e04897 	ldw	r3,-32478(gp)
    5f00:	e0bffe17 	ldw	r2,-8(fp)
    5f04:	1884703a 	and	r2,r3,r2
    5f08:	d0a04895 	stw	r2,-32478(gp)
    5f0c:	00000206 	br	5f18 <Switch_Polling_handlerTask+0x80>
				}
				else
				{
					LoadSwitchStatus = entry;
    5f10:	e0bffe17 	ldw	r2,-8(fp)
    5f14:	d0a04895 	stw	r2,-32478(gp)
				}
				xSemaphoreGive(SystemStatusMutex);
    5f18:	d0a03e97 	ldw	r2,-32518(gp)
    5f1c:	000f883a 	mov	r7,zero
    5f20:	000d883a 	mov	r6,zero
    5f24:	000b883a 	mov	r5,zero
    5f28:	1009883a 	mov	r4,r2
    5f2c:	0001edc0 	call	1edc <xQueueGenericSend>
			}
			xQueueSendToBack(Switch_Polling_Q, LoadSwitchStatus, pdFALSE);
    5f30:	d0a04797 	ldw	r2,-32482(gp)
    5f34:	d0e04897 	ldw	r3,-32478(gp)
    5f38:	000f883a 	mov	r7,zero
    5f3c:	000d883a 	mov	r6,zero
    5f40:	180b883a 	mov	r5,r3
    5f44:	1009883a 	mov	r4,r2
    5f48:	0001edc0 	call	1edc <xQueueGenericSend>
			printf("Loadss %d\n", LoadSwitchStatus);
    5f4c:	d0a04897 	ldw	r2,-32478(gp)
    5f50:	100b883a 	mov	r5,r2
    5f54:	01020034 	movhi	r4,2048
    5f58:	21008904 	addi	r4,r4,548
    5f5c:	0009dc40 	call	9dc4 <printf>
		}
	}
    5f60:	003fd206 	br	5eac <__alt_data_end+0xf0005eac>

00005f64 <Switch_Polling_initDataStructs>:
	// vTaskDelay(pdMS_TO_TICKS(500));
}

static void Switch_Polling_initDataStructs()
{
    5f64:	defffe04 	addi	sp,sp,-8
    5f68:	dfc00115 	stw	ra,4(sp)
    5f6c:	df000015 	stw	fp,0(sp)
    5f70:	d839883a 	mov	fp,sp
	LoadSwitchStatusMutex = xSemaphoreCreateMutex();
    5f74:	01000044 	movi	r4,1
    5f78:	0001c800 	call	1c80 <xQueueCreateMutex>
    5f7c:	d0a04995 	stw	r2,-32474(gp)
	Switch_Polling_Q = xQueueCreate(SWITCH_POLLING_Q_SIZE, sizeof(SWITCH_POLLING_Q_TYPE));
    5f80:	000d883a 	mov	r6,zero
    5f84:	01400104 	movi	r5,4
    5f88:	01000284 	movi	r4,10
    5f8c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5f90:	d0a04795 	stw	r2,-32482(gp)
    5f94:	0001883a 	nop
    5f98:	e037883a 	mov	sp,fp
    5f9c:	dfc00117 	ldw	ra,4(sp)
    5fa0:	df000017 	ldw	fp,0(sp)
    5fa4:	dec00204 	addi	sp,sp,8
    5fa8:	f800283a 	ret

00005fac <VGA_Init>:
	unsigned int y2;
}Line;



int VGA_Init(){
    5fac:	defffa04 	addi	sp,sp,-24
    5fb0:	dfc00515 	stw	ra,20(sp)
    5fb4:	df000415 	stw	fp,16(sp)
    5fb8:	df000404 	addi	fp,sp,16
		Q_freq_data = xQueueCreate( 100, sizeof(double) );
    5fbc:	000d883a 	mov	r6,zero
    5fc0:	01400204 	movi	r5,8
    5fc4:	01001904 	movi	r4,100
    5fc8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5fcc:	d0a04a95 	stw	r2,-32470(gp)


//		alt_irq_register(FREQUENCY_ANALYSER_IRQ, 0, freq_relay);
		printf("Going to create the task\n\r");
    5fd0:	01020034 	movhi	r4,2048
    5fd4:	21008c04 	addi	r4,r4,560
    5fd8:	0009dc40 	call	9dc4 <printf>
		if(xTaskCreate( PRVGADraw_Task, "DrawTsk", configMINIMAL_STACK_SIZE, NULL, PRVGADraw_Task_P, &PRVGADraw) != pdPASS){
    5fdc:	d8000315 	stw	zero,12(sp)
    5fe0:	d8000215 	stw	zero,8(sp)
    5fe4:	d0a04b84 	addi	r2,gp,-32466
    5fe8:	d8800115 	stw	r2,4(sp)
    5fec:	00800044 	movi	r2,1
    5ff0:	d8800015 	stw	r2,0(sp)
    5ff4:	000f883a 	mov	r7,zero
    5ff8:	01840004 	movi	r6,4096
    5ffc:	01420034 	movhi	r5,2048
    6000:	29409304 	addi	r5,r5,588
    6004:	01000034 	movhi	r4,0
    6008:	21180e04 	addi	r4,r4,24632
    600c:	0002b780 	call	2b78 <xTaskGenericCreate>
    6010:	10800060 	cmpeqi	r2,r2,1
    6014:	1000021e 	bne	r2,zero,6020 <VGA_Init+0x74>
			return 1;
    6018:	00800044 	movi	r2,1
    601c:	00000106 	br	6024 <VGA_Init+0x78>
		};
		return 0;
    6020:	0005883a 	mov	r2,zero
}
    6024:	e037883a 	mov	sp,fp
    6028:	dfc00117 	ldw	ra,4(sp)
    602c:	df000017 	ldw	fp,0(sp)
    6030:	dec00204 	addi	sp,sp,8
    6034:	f800283a 	ret

00006038 <PRVGADraw_Task>:

/****** VGA display ******/

void PRVGADraw_Task(void *pvParameters ){
    6038:	defe5c04 	addi	sp,sp,-1680
    603c:	dfc1a315 	stw	ra,1676(sp)
    6040:	df01a215 	stw	fp,1672(sp)
    6044:	dc41a115 	stw	r17,1668(sp)
    6048:	dc01a015 	stw	r16,1664(sp)
    604c:	df01a204 	addi	fp,sp,1672
    6050:	e13ffd15 	stw	r4,-12(fp)


	//initialize VGA controllers
	alt_up_pixel_buffer_dma_dev *pixel_buf;
	pixel_buf = alt_up_pixel_buffer_dma_open_dev(VIDEO_PIXEL_BUFFER_DMA_NAME);
    6054:	01020034 	movhi	r4,2048
    6058:	21009504 	addi	r4,r4,596
    605c:	00193d00 	call	193d0 <alt_up_pixel_buffer_dma_open_dev>
    6060:	e0be6315 	stw	r2,-1652(fp)
	if(pixel_buf == NULL){
    6064:	e0be6317 	ldw	r2,-1652(fp)
    6068:	1000031e 	bne	r2,zero,6078 <PRVGADraw_Task+0x40>
		printf("can't find pixel buffer device\n");
    606c:	01020034 	movhi	r4,2048
    6070:	21009c04 	addi	r4,r4,624
    6074:	0009ec00 	call	9ec0 <puts>
	}
	alt_up_pixel_buffer_dma_clear_screen(pixel_buf, 0);
    6078:	000b883a 	mov	r5,zero
    607c:	e13e6317 	ldw	r4,-1652(fp)
    6080:	00196900 	call	19690 <alt_up_pixel_buffer_dma_clear_screen>

	alt_up_char_buffer_dev *char_buf;
	char_buf = alt_up_char_buffer_open_dev("/dev/video_character_buffer_with_dma");
    6084:	01020034 	movhi	r4,2048
    6088:	2100a404 	addi	r4,r4,656
    608c:	00191700 	call	19170 <alt_up_char_buffer_open_dev>
    6090:	e0be6415 	stw	r2,-1648(fp)
	if(char_buf == NULL){
    6094:	e0be6417 	ldw	r2,-1648(fp)
    6098:	1000031e 	bne	r2,zero,60a8 <PRVGADraw_Task+0x70>
		printf("can't find char buffer device\n");
    609c:	01020034 	movhi	r4,2048
    60a0:	2100ae04 	addi	r4,r4,696
    60a4:	0009ec00 	call	9ec0 <puts>
	}
	alt_up_char_buffer_clear(char_buf);
    60a8:	e13e6417 	ldw	r4,-1648(fp)
    60ac:	00193740 	call	19374 <alt_up_char_buffer_clear>



	//Set up plot axes
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    60b0:	d8000115 	stw	zero,4(sp)
    60b4:	00900034 	movhi	r2,16384
    60b8:	10bfffc4 	addi	r2,r2,-1
    60bc:	d8800015 	stw	r2,0(sp)
    60c0:	01c03204 	movi	r7,200
    60c4:	01809384 	movi	r6,590
    60c8:	01401904 	movi	r5,100
    60cc:	e13e6317 	ldw	r4,-1652(fp)
    60d0:	0019a940 	call	19a94 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    60d4:	d8000115 	stw	zero,4(sp)
    60d8:	00900034 	movhi	r2,16384
    60dc:	10bfffc4 	addi	r2,r2,-1
    60e0:	d8800015 	stw	r2,0(sp)
    60e4:	01c04b04 	movi	r7,300
    60e8:	01809384 	movi	r6,590
    60ec:	01401904 	movi	r5,100
    60f0:	e13e6317 	ldw	r4,-1652(fp)
    60f4:	0019a940 	call	19a94 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 50, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    60f8:	d8000115 	stw	zero,4(sp)
    60fc:	00900034 	movhi	r2,16384
    6100:	10bfffc4 	addi	r2,r2,-1
    6104:	d8800015 	stw	r2,0(sp)
    6108:	01c03204 	movi	r7,200
    610c:	01800c84 	movi	r6,50
    6110:	01401904 	movi	r5,100
    6114:	e13e6317 	ldw	r4,-1652(fp)
    6118:	0019ca40 	call	19ca4 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 220, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    611c:	d8000115 	stw	zero,4(sp)
    6120:	00900034 	movhi	r2,16384
    6124:	10bfffc4 	addi	r2,r2,-1
    6128:	d8800015 	stw	r2,0(sp)
    612c:	01c04b04 	movi	r7,300
    6130:	01803704 	movi	r6,220
    6134:	01401904 	movi	r5,100
    6138:	e13e6317 	ldw	r4,-1652(fp)
    613c:	0019ca40 	call	19ca4 <alt_up_pixel_buffer_dma_draw_vline>

	alt_up_char_buffer_string(char_buf, "Frequency(Hz)", 4, 4);
    6140:	01c00104 	movi	r7,4
    6144:	01800104 	movi	r6,4
    6148:	01420034 	movhi	r5,2048
    614c:	2940b604 	addi	r5,r5,728
    6150:	e13e6417 	ldw	r4,-1648(fp)
    6154:	00192780 	call	19278 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "52", 10, 7);
    6158:	01c001c4 	movi	r7,7
    615c:	01800284 	movi	r6,10
    6160:	01420034 	movhi	r5,2048
    6164:	2940ba04 	addi	r5,r5,744
    6168:	e13e6417 	ldw	r4,-1648(fp)
    616c:	00192780 	call	19278 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "50", 10, 12);
    6170:	01c00304 	movi	r7,12
    6174:	01800284 	movi	r6,10
    6178:	01420034 	movhi	r5,2048
    617c:	2940bb04 	addi	r5,r5,748
    6180:	e13e6417 	ldw	r4,-1648(fp)
    6184:	00192780 	call	19278 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "48", 10, 17);
    6188:	01c00444 	movi	r7,17
    618c:	01800284 	movi	r6,10
    6190:	01420034 	movhi	r5,2048
    6194:	2940bc04 	addi	r5,r5,752
    6198:	e13e6417 	ldw	r4,-1648(fp)
    619c:	00192780 	call	19278 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "46", 10, 22);
    61a0:	01c00584 	movi	r7,22
    61a4:	01800284 	movi	r6,10
    61a8:	01420034 	movhi	r5,2048
    61ac:	2940bd04 	addi	r5,r5,756
    61b0:	e13e6417 	ldw	r4,-1648(fp)
    61b4:	00192780 	call	19278 <alt_up_char_buffer_string>

	alt_up_char_buffer_string(char_buf, "df/dt(Hz/s)", 4, 26);
    61b8:	01c00684 	movi	r7,26
    61bc:	01800104 	movi	r6,4
    61c0:	01420034 	movhi	r5,2048
    61c4:	2940be04 	addi	r5,r5,760
    61c8:	e13e6417 	ldw	r4,-1648(fp)
    61cc:	00192780 	call	19278 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "60", 10, 28);
    61d0:	01c00704 	movi	r7,28
    61d4:	01800284 	movi	r6,10
    61d8:	01420034 	movhi	r5,2048
    61dc:	2940c104 	addi	r5,r5,772
    61e0:	e13e6417 	ldw	r4,-1648(fp)
    61e4:	00192780 	call	19278 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "30", 10, 30);
    61e8:	01c00784 	movi	r7,30
    61ec:	01800284 	movi	r6,10
    61f0:	01420034 	movhi	r5,2048
    61f4:	2940c204 	addi	r5,r5,776
    61f8:	e13e6417 	ldw	r4,-1648(fp)
    61fc:	00192780 	call	19278 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "0", 10, 32);
    6200:	01c00804 	movi	r7,32
    6204:	01800284 	movi	r6,10
    6208:	01420034 	movhi	r5,2048
    620c:	2940c304 	addi	r5,r5,780
    6210:	e13e6417 	ldw	r4,-1648(fp)
    6214:	00192780 	call	19278 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-30", 9, 34);
    6218:	01c00884 	movi	r7,34
    621c:	01800244 	movi	r6,9
    6220:	01420034 	movhi	r5,2048
    6224:	2940c404 	addi	r5,r5,784
    6228:	e13e6417 	ldw	r4,-1648(fp)
    622c:	00192780 	call	19278 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-60", 9, 36);
    6230:	01c00904 	movi	r7,36
    6234:	01800244 	movi	r6,9
    6238:	01420034 	movhi	r5,2048
    623c:	2940c504 	addi	r5,r5,788
    6240:	e13e6417 	ldw	r4,-1648(fp)
    6244:	00192780 	call	19278 <alt_up_char_buffer_string>


	double freq[100], dfreq[100];
	int i = 99, j = 0;
    6248:	008018c4 	movi	r2,99
    624c:	e0be6115 	stw	r2,-1660(fp)
    6250:	e03e6215 	stw	zero,-1656(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    6254:	0000d806 	br	65b8 <PRVGADraw_Task+0x580>
			xQueueReceive( Q_freq_data, freq+i, 0 );
    6258:	d1204a97 	ldw	r4,-32470(gp)
    625c:	e0be6117 	ldw	r2,-1660(fp)
    6260:	100490fa 	slli	r2,r2,3
    6264:	e0fe6504 	addi	r3,fp,-1644
    6268:	1885883a 	add	r2,r3,r2
    626c:	000f883a 	mov	r7,zero
    6270:	000d883a 	mov	r6,zero
    6274:	100b883a 	mov	r5,r2
    6278:	000222c0 	call	222c <xQueueGenericReceive>

			//calculate frequency RoC

			if(i==0){
    627c:	e0be6117 	ldw	r2,-1660(fp)
    6280:	1000451e 	bne	r2,zero,6398 <PRVGADraw_Task+0x360>
				dfreq[0] = (freq[0]-freq[99]) * 2.0 * freq[0] * freq[99] / (freq[0]+freq[99]);
    6284:	e0be6517 	ldw	r2,-1644(fp)
    6288:	e0fe6617 	ldw	r3,-1640(fp)
    628c:	e13f2b17 	ldw	r4,-852(fp)
    6290:	e17f2c17 	ldw	r5,-848(fp)
    6294:	200d883a 	mov	r6,r4
    6298:	280f883a 	mov	r7,r5
    629c:	1009883a 	mov	r4,r2
    62a0:	180b883a 	mov	r5,r3
    62a4:	0008c900 	call	8c90 <__subdf3>
    62a8:	1009883a 	mov	r4,r2
    62ac:	180b883a 	mov	r5,r3
    62b0:	2005883a 	mov	r2,r4
    62b4:	2807883a 	mov	r3,r5
    62b8:	100d883a 	mov	r6,r2
    62bc:	180f883a 	mov	r7,r3
    62c0:	1009883a 	mov	r4,r2
    62c4:	180b883a 	mov	r5,r3
    62c8:	00073080 	call	7308 <__adddf3>
    62cc:	1009883a 	mov	r4,r2
    62d0:	180b883a 	mov	r5,r3
    62d4:	2011883a 	mov	r8,r4
    62d8:	2813883a 	mov	r9,r5
    62dc:	e0be6517 	ldw	r2,-1644(fp)
    62e0:	e0fe6617 	ldw	r3,-1640(fp)
    62e4:	100d883a 	mov	r6,r2
    62e8:	180f883a 	mov	r7,r3
    62ec:	4009883a 	mov	r4,r8
    62f0:	480b883a 	mov	r5,r9
    62f4:	00085780 	call	8578 <__muldf3>
    62f8:	1009883a 	mov	r4,r2
    62fc:	180b883a 	mov	r5,r3
    6300:	2011883a 	mov	r8,r4
    6304:	2813883a 	mov	r9,r5
    6308:	e0bf2b17 	ldw	r2,-852(fp)
    630c:	e0ff2c17 	ldw	r3,-848(fp)
    6310:	100d883a 	mov	r6,r2
    6314:	180f883a 	mov	r7,r3
    6318:	4009883a 	mov	r4,r8
    631c:	480b883a 	mov	r5,r9
    6320:	00085780 	call	8578 <__muldf3>
    6324:	1009883a 	mov	r4,r2
    6328:	180b883a 	mov	r5,r3
    632c:	2021883a 	mov	r16,r4
    6330:	2823883a 	mov	r17,r5
    6334:	e0be6517 	ldw	r2,-1644(fp)
    6338:	e0fe6617 	ldw	r3,-1640(fp)
    633c:	e13f2b17 	ldw	r4,-852(fp)
    6340:	e17f2c17 	ldw	r5,-848(fp)
    6344:	200d883a 	mov	r6,r4
    6348:	280f883a 	mov	r7,r5
    634c:	1009883a 	mov	r4,r2
    6350:	180b883a 	mov	r5,r3
    6354:	00073080 	call	7308 <__adddf3>
    6358:	1009883a 	mov	r4,r2
    635c:	180b883a 	mov	r5,r3
    6360:	2005883a 	mov	r2,r4
    6364:	2807883a 	mov	r3,r5
    6368:	100d883a 	mov	r6,r2
    636c:	180f883a 	mov	r7,r3
    6370:	8009883a 	mov	r4,r16
    6374:	880b883a 	mov	r5,r17
    6378:	0007bb40 	call	7bb4 <__divdf3>
    637c:	1009883a 	mov	r4,r2
    6380:	180b883a 	mov	r5,r3
    6384:	2005883a 	mov	r2,r4
    6388:	2807883a 	mov	r3,r5
    638c:	e0bf2d15 	stw	r2,-844(fp)
    6390:	e0ff2e15 	stw	r3,-840(fp)
    6394:	00006a06 	br	6540 <PRVGADraw_Task+0x508>
			}
			else{
				dfreq[i] = (freq[i]-freq[i-1]) * 2.0 * freq[i]* freq[i-1] / (freq[i]+freq[i-1]);
    6398:	e0be6117 	ldw	r2,-1660(fp)
    639c:	100490fa 	slli	r2,r2,3
    63a0:	e0fe6104 	addi	r3,fp,-1660
    63a4:	1885883a 	add	r2,r3,r2
    63a8:	11000404 	addi	r4,r2,16
    63ac:	20800017 	ldw	r2,0(r4)
    63b0:	20c00117 	ldw	r3,4(r4)
    63b4:	e13e6117 	ldw	r4,-1660(fp)
    63b8:	213fffc4 	addi	r4,r4,-1
    63bc:	200890fa 	slli	r4,r4,3
    63c0:	e17e6104 	addi	r5,fp,-1660
    63c4:	2909883a 	add	r4,r5,r4
    63c8:	21800404 	addi	r6,r4,16
    63cc:	31000017 	ldw	r4,0(r6)
    63d0:	31400117 	ldw	r5,4(r6)
    63d4:	200d883a 	mov	r6,r4
    63d8:	280f883a 	mov	r7,r5
    63dc:	1009883a 	mov	r4,r2
    63e0:	180b883a 	mov	r5,r3
    63e4:	0008c900 	call	8c90 <__subdf3>
    63e8:	1009883a 	mov	r4,r2
    63ec:	180b883a 	mov	r5,r3
    63f0:	2005883a 	mov	r2,r4
    63f4:	2807883a 	mov	r3,r5
    63f8:	100d883a 	mov	r6,r2
    63fc:	180f883a 	mov	r7,r3
    6400:	1009883a 	mov	r4,r2
    6404:	180b883a 	mov	r5,r3
    6408:	00073080 	call	7308 <__adddf3>
    640c:	1009883a 	mov	r4,r2
    6410:	180b883a 	mov	r5,r3
    6414:	2011883a 	mov	r8,r4
    6418:	2813883a 	mov	r9,r5
    641c:	e0be6117 	ldw	r2,-1660(fp)
    6420:	100490fa 	slli	r2,r2,3
    6424:	e0fe6104 	addi	r3,fp,-1660
    6428:	1885883a 	add	r2,r3,r2
    642c:	11000404 	addi	r4,r2,16
    6430:	20800017 	ldw	r2,0(r4)
    6434:	20c00117 	ldw	r3,4(r4)
    6438:	100d883a 	mov	r6,r2
    643c:	180f883a 	mov	r7,r3
    6440:	4009883a 	mov	r4,r8
    6444:	480b883a 	mov	r5,r9
    6448:	00085780 	call	8578 <__muldf3>
    644c:	1009883a 	mov	r4,r2
    6450:	180b883a 	mov	r5,r3
    6454:	2011883a 	mov	r8,r4
    6458:	2813883a 	mov	r9,r5
    645c:	e0be6117 	ldw	r2,-1660(fp)
    6460:	10bfffc4 	addi	r2,r2,-1
    6464:	100490fa 	slli	r2,r2,3
    6468:	e17e6104 	addi	r5,fp,-1660
    646c:	2885883a 	add	r2,r5,r2
    6470:	11000404 	addi	r4,r2,16
    6474:	20800017 	ldw	r2,0(r4)
    6478:	20c00117 	ldw	r3,4(r4)
    647c:	100d883a 	mov	r6,r2
    6480:	180f883a 	mov	r7,r3
    6484:	4009883a 	mov	r4,r8
    6488:	480b883a 	mov	r5,r9
    648c:	00085780 	call	8578 <__muldf3>
    6490:	1009883a 	mov	r4,r2
    6494:	180b883a 	mov	r5,r3
    6498:	2021883a 	mov	r16,r4
    649c:	2823883a 	mov	r17,r5
    64a0:	e0be6117 	ldw	r2,-1660(fp)
    64a4:	100490fa 	slli	r2,r2,3
    64a8:	e0fe6104 	addi	r3,fp,-1660
    64ac:	1885883a 	add	r2,r3,r2
    64b0:	11000404 	addi	r4,r2,16
    64b4:	20800017 	ldw	r2,0(r4)
    64b8:	20c00117 	ldw	r3,4(r4)
    64bc:	e13e6117 	ldw	r4,-1660(fp)
    64c0:	213fffc4 	addi	r4,r4,-1
    64c4:	200890fa 	slli	r4,r4,3
    64c8:	e17e6104 	addi	r5,fp,-1660
    64cc:	2909883a 	add	r4,r5,r4
    64d0:	21800404 	addi	r6,r4,16
    64d4:	31000017 	ldw	r4,0(r6)
    64d8:	31400117 	ldw	r5,4(r6)
    64dc:	200d883a 	mov	r6,r4
    64e0:	280f883a 	mov	r7,r5
    64e4:	1009883a 	mov	r4,r2
    64e8:	180b883a 	mov	r5,r3
    64ec:	00073080 	call	7308 <__adddf3>
    64f0:	1009883a 	mov	r4,r2
    64f4:	180b883a 	mov	r5,r3
    64f8:	2005883a 	mov	r2,r4
    64fc:	2807883a 	mov	r3,r5
    6500:	100d883a 	mov	r6,r2
    6504:	180f883a 	mov	r7,r3
    6508:	8009883a 	mov	r4,r16
    650c:	880b883a 	mov	r5,r17
    6510:	0007bb40 	call	7bb4 <__divdf3>
    6514:	1009883a 	mov	r4,r2
    6518:	180b883a 	mov	r5,r3
    651c:	2005883a 	mov	r2,r4
    6520:	2807883a 	mov	r3,r5
    6524:	e13e6117 	ldw	r4,-1660(fp)
    6528:	200890fa 	slli	r4,r4,3
    652c:	e17e6104 	addi	r5,fp,-1660
    6530:	2909883a 	add	r4,r5,r4
    6534:	2100cc04 	addi	r4,r4,816
    6538:	20800015 	stw	r2,0(r4)
    653c:	20c00115 	stw	r3,4(r4)
			}

			if (dfreq[i] > 100.0){
    6540:	e0be6117 	ldw	r2,-1660(fp)
    6544:	100490fa 	slli	r2,r2,3
    6548:	e0fe6104 	addi	r3,fp,-1660
    654c:	1885883a 	add	r2,r3,r2
    6550:	1100cc04 	addi	r4,r2,816
    6554:	20800017 	ldw	r2,0(r4)
    6558:	20c00117 	ldw	r3,4(r4)
    655c:	000d883a 	mov	r6,zero
    6560:	01d01674 	movhi	r7,16473
    6564:	1009883a 	mov	r4,r2
    6568:	180b883a 	mov	r5,r3
    656c:	000849c0 	call	849c <__gedf2>
    6570:	0080080e 	bge	zero,r2,6594 <PRVGADraw_Task+0x55c>
				dfreq[i] = 100.0;
    6574:	e0be6117 	ldw	r2,-1660(fp)
    6578:	100490fa 	slli	r2,r2,3
    657c:	e17e6104 	addi	r5,fp,-1660
    6580:	2885883a 	add	r2,r5,r2
    6584:	1080cc04 	addi	r2,r2,816
    6588:	10000015 	stw	zero,0(r2)
    658c:	00d01674 	movhi	r3,16473
    6590:	10c00115 	stw	r3,4(r2)
			}


			i =	++i%100; //point to the next data (oldest) to be overwritten
    6594:	e0be6117 	ldw	r2,-1660(fp)
    6598:	10800044 	addi	r2,r2,1
    659c:	e0be6115 	stw	r2,-1660(fp)
    65a0:	e0be6117 	ldw	r2,-1660(fp)
    65a4:	00c01904 	movi	r3,100
    65a8:	10c7283a 	div	r3,r2,r3
    65ac:	18c01924 	muli	r3,r3,100
    65b0:	10c5c83a 	sub	r2,r2,r3
    65b4:	e0be6115 	stw	r2,-1660(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    65b8:	d0a04a97 	ldw	r2,-32470(gp)
    65bc:	1009883a 	mov	r4,r2
    65c0:	00025900 	call	2590 <uxQueueMessagesWaiting>
    65c4:	103f241e 	bne	r2,zero,6258 <__alt_data_end+0xf0006258>
			i =	++i%100; //point to the next data (oldest) to be overwritten

		}

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
    65c8:	d8000215 	stw	zero,8(sp)
    65cc:	d8000115 	stw	zero,4(sp)
    65d0:	008031c4 	movi	r2,199
    65d4:	d8800015 	stw	r2,0(sp)
    65d8:	01c09fc4 	movi	r7,639
    65dc:	000d883a 	mov	r6,zero
    65e0:	01401944 	movi	r5,101
    65e4:	e13e6317 	ldw	r4,-1652(fp)
    65e8:	00197b80 	call	197b8 <alt_up_pixel_buffer_dma_draw_box>
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);
    65ec:	d8000215 	stw	zero,8(sp)
    65f0:	d8000115 	stw	zero,4(sp)
    65f4:	00804ac4 	movi	r2,299
    65f8:	d8800015 	stw	r2,0(sp)
    65fc:	01c09fc4 	movi	r7,639
    6600:	01803244 	movi	r6,201
    6604:	01401944 	movi	r5,101
    6608:	e13e6317 	ldw	r4,-1652(fp)
    660c:	00197b80 	call	197b8 <alt_up_pixel_buffer_dma_draw_box>

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    6610:	e03e6215 	stw	zero,-1656(fp)
    6614:	00011406 	br	6a68 <PRVGADraw_Task+0xa30>
			if (((int)(freq[(i+j)%100]) > MIN_FREQ) && ((int)(freq[(i+j+1)%100]) > MIN_FREQ)){
    6618:	e0fe6117 	ldw	r3,-1660(fp)
    661c:	e0be6217 	ldw	r2,-1656(fp)
    6620:	1885883a 	add	r2,r3,r2
    6624:	00c01904 	movi	r3,100
    6628:	10c7283a 	div	r3,r2,r3
    662c:	18c01924 	muli	r3,r3,100
    6630:	10c5c83a 	sub	r2,r2,r3
    6634:	100490fa 	slli	r2,r2,3
    6638:	e0fe6104 	addi	r3,fp,-1660
    663c:	1885883a 	add	r2,r3,r2
    6640:	11000404 	addi	r4,r2,16
    6644:	20800017 	ldw	r2,0(r4)
    6648:	20c00117 	ldw	r3,4(r4)
    664c:	1009883a 	mov	r4,r2
    6650:	180b883a 	mov	r5,r3
    6654:	000958c0 	call	958c <__fixdfsi>
    6658:	1009883a 	mov	r4,r2
    665c:	000960c0 	call	960c <__floatsidf>
    6660:	1011883a 	mov	r8,r2
    6664:	1813883a 	mov	r9,r3
    6668:	000d883a 	mov	r6,zero
    666c:	01d011f4 	movhi	r7,16455
    6670:	39e00004 	addi	r7,r7,-32768
    6674:	4009883a 	mov	r4,r8
    6678:	480b883a 	mov	r5,r9
    667c:	000849c0 	call	849c <__gedf2>
    6680:	0080f60e 	bge	zero,r2,6a5c <PRVGADraw_Task+0xa24>
    6684:	e0fe6117 	ldw	r3,-1660(fp)
    6688:	e0be6217 	ldw	r2,-1656(fp)
    668c:	1885883a 	add	r2,r3,r2
    6690:	10800044 	addi	r2,r2,1
    6694:	00c01904 	movi	r3,100
    6698:	10c7283a 	div	r3,r2,r3
    669c:	18c01924 	muli	r3,r3,100
    66a0:	10c5c83a 	sub	r2,r2,r3
    66a4:	100490fa 	slli	r2,r2,3
    66a8:	e17e6104 	addi	r5,fp,-1660
    66ac:	2885883a 	add	r2,r5,r2
    66b0:	11000404 	addi	r4,r2,16
    66b4:	20800017 	ldw	r2,0(r4)
    66b8:	20c00117 	ldw	r3,4(r4)
    66bc:	1009883a 	mov	r4,r2
    66c0:	180b883a 	mov	r5,r3
    66c4:	000958c0 	call	958c <__fixdfsi>
    66c8:	1009883a 	mov	r4,r2
    66cc:	000960c0 	call	960c <__floatsidf>
    66d0:	1011883a 	mov	r8,r2
    66d4:	1813883a 	mov	r9,r3
    66d8:	000d883a 	mov	r6,zero
    66dc:	01d011f4 	movhi	r7,16455
    66e0:	39e00004 	addi	r7,r7,-32768
    66e4:	4009883a 	mov	r4,r8
    66e8:	480b883a 	mov	r5,r9
    66ec:	000849c0 	call	849c <__gedf2>
    66f0:	0080da0e 	bge	zero,r2,6a5c <PRVGADraw_Task+0xa24>
				//Calculate coordinates of the two data points to draw a line in between
				//Frequency plot
				line_freq.x1 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * j;
    66f4:	e0be6217 	ldw	r2,-1656(fp)
    66f8:	10800164 	muli	r2,r2,5
    66fc:	10801944 	addi	r2,r2,101
    6700:	e0bff515 	stw	r2,-44(fp)
				line_freq.y1 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j)%100] - MIN_FREQ));
    6704:	e0fe6117 	ldw	r3,-1660(fp)
    6708:	e0be6217 	ldw	r2,-1656(fp)
    670c:	1885883a 	add	r2,r3,r2
    6710:	00c01904 	movi	r3,100
    6714:	10c7283a 	div	r3,r2,r3
    6718:	18c01924 	muli	r3,r3,100
    671c:	10c5c83a 	sub	r2,r2,r3
    6720:	100490fa 	slli	r2,r2,3
    6724:	e0fe6104 	addi	r3,fp,-1660
    6728:	1885883a 	add	r2,r3,r2
    672c:	11000404 	addi	r4,r2,16
    6730:	20800017 	ldw	r2,0(r4)
    6734:	20c00117 	ldw	r3,4(r4)
    6738:	000d883a 	mov	r6,zero
    673c:	01d011f4 	movhi	r7,16455
    6740:	39e00004 	addi	r7,r7,-32768
    6744:	1009883a 	mov	r4,r2
    6748:	180b883a 	mov	r5,r3
    674c:	0008c900 	call	8c90 <__subdf3>
    6750:	1009883a 	mov	r4,r2
    6754:	180b883a 	mov	r5,r3
    6758:	2005883a 	mov	r2,r4
    675c:	2807883a 	mov	r3,r5
    6760:	000d883a 	mov	r6,zero
    6764:	01d00d34 	movhi	r7,16436
    6768:	1009883a 	mov	r4,r2
    676c:	180b883a 	mov	r5,r3
    6770:	00085780 	call	8578 <__muldf3>
    6774:	1009883a 	mov	r4,r2
    6778:	180b883a 	mov	r5,r3
    677c:	2005883a 	mov	r2,r4
    6780:	2807883a 	mov	r3,r5
    6784:	100d883a 	mov	r6,r2
    6788:	180f883a 	mov	r7,r3
    678c:	0009883a 	mov	r4,zero
    6790:	01501a74 	movhi	r5,16489
    6794:	29780004 	addi	r5,r5,-8192
    6798:	0008c900 	call	8c90 <__subdf3>
    679c:	1009883a 	mov	r4,r2
    67a0:	180b883a 	mov	r5,r3
    67a4:	2005883a 	mov	r2,r4
    67a8:	2807883a 	mov	r3,r5
    67ac:	1009883a 	mov	r4,r2
    67b0:	180b883a 	mov	r5,r3
    67b4:	000958c0 	call	958c <__fixdfsi>
    67b8:	e0bff615 	stw	r2,-40(fp)

				line_freq.x2 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * (j + 1);
    67bc:	e0be6217 	ldw	r2,-1656(fp)
    67c0:	10800044 	addi	r2,r2,1
    67c4:	10800164 	muli	r2,r2,5
    67c8:	10801944 	addi	r2,r2,101
    67cc:	e0bff715 	stw	r2,-36(fp)
				line_freq.y2 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j+1)%100] - MIN_FREQ));
    67d0:	e0fe6117 	ldw	r3,-1660(fp)
    67d4:	e0be6217 	ldw	r2,-1656(fp)
    67d8:	1885883a 	add	r2,r3,r2
    67dc:	10800044 	addi	r2,r2,1
    67e0:	00c01904 	movi	r3,100
    67e4:	10c7283a 	div	r3,r2,r3
    67e8:	18c01924 	muli	r3,r3,100
    67ec:	10c5c83a 	sub	r2,r2,r3
    67f0:	100490fa 	slli	r2,r2,3
    67f4:	e17e6104 	addi	r5,fp,-1660
    67f8:	2885883a 	add	r2,r5,r2
    67fc:	11000404 	addi	r4,r2,16
    6800:	20800017 	ldw	r2,0(r4)
    6804:	20c00117 	ldw	r3,4(r4)
    6808:	000d883a 	mov	r6,zero
    680c:	01d011f4 	movhi	r7,16455
    6810:	39e00004 	addi	r7,r7,-32768
    6814:	1009883a 	mov	r4,r2
    6818:	180b883a 	mov	r5,r3
    681c:	0008c900 	call	8c90 <__subdf3>
    6820:	1009883a 	mov	r4,r2
    6824:	180b883a 	mov	r5,r3
    6828:	2005883a 	mov	r2,r4
    682c:	2807883a 	mov	r3,r5
    6830:	000d883a 	mov	r6,zero
    6834:	01d00d34 	movhi	r7,16436
    6838:	1009883a 	mov	r4,r2
    683c:	180b883a 	mov	r5,r3
    6840:	00085780 	call	8578 <__muldf3>
    6844:	1009883a 	mov	r4,r2
    6848:	180b883a 	mov	r5,r3
    684c:	2005883a 	mov	r2,r4
    6850:	2807883a 	mov	r3,r5
    6854:	100d883a 	mov	r6,r2
    6858:	180f883a 	mov	r7,r3
    685c:	0009883a 	mov	r4,zero
    6860:	01501a74 	movhi	r5,16489
    6864:	29780004 	addi	r5,r5,-8192
    6868:	0008c900 	call	8c90 <__subdf3>
    686c:	1009883a 	mov	r4,r2
    6870:	180b883a 	mov	r5,r3
    6874:	2005883a 	mov	r2,r4
    6878:	2807883a 	mov	r3,r5
    687c:	1009883a 	mov	r4,r2
    6880:	180b883a 	mov	r5,r3
    6884:	000958c0 	call	958c <__fixdfsi>
    6888:	e0bff815 	stw	r2,-32(fp)

				//Frequency RoC plot
				line_roc.x1 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * j;
    688c:	e0be6217 	ldw	r2,-1656(fp)
    6890:	10800164 	muli	r2,r2,5
    6894:	10801944 	addi	r2,r2,101
    6898:	e0bff915 	stw	r2,-28(fp)
				line_roc.y1 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j)%100]);
    689c:	e0fe6117 	ldw	r3,-1660(fp)
    68a0:	e0be6217 	ldw	r2,-1656(fp)
    68a4:	1885883a 	add	r2,r3,r2
    68a8:	00c01904 	movi	r3,100
    68ac:	10c7283a 	div	r3,r2,r3
    68b0:	18c01924 	muli	r3,r3,100
    68b4:	10c5c83a 	sub	r2,r2,r3
    68b8:	100490fa 	slli	r2,r2,3
    68bc:	e0fe6104 	addi	r3,fp,-1660
    68c0:	1885883a 	add	r2,r3,r2
    68c4:	1100cc04 	addi	r4,r2,816
    68c8:	20800017 	ldw	r2,0(r4)
    68cc:	20c00117 	ldw	r3,4(r4)
    68d0:	000d883a 	mov	r6,zero
    68d4:	01cff834 	movhi	r7,16352
    68d8:	1009883a 	mov	r4,r2
    68dc:	180b883a 	mov	r5,r3
    68e0:	00085780 	call	8578 <__muldf3>
    68e4:	1009883a 	mov	r4,r2
    68e8:	180b883a 	mov	r5,r3
    68ec:	2005883a 	mov	r2,r4
    68f0:	2807883a 	mov	r3,r5
    68f4:	100d883a 	mov	r6,r2
    68f8:	180f883a 	mov	r7,r3
    68fc:	0009883a 	mov	r4,zero
    6900:	01501c34 	movhi	r5,16496
    6904:	294c0004 	addi	r5,r5,12288
    6908:	0008c900 	call	8c90 <__subdf3>
    690c:	1009883a 	mov	r4,r2
    6910:	180b883a 	mov	r5,r3
    6914:	2005883a 	mov	r2,r4
    6918:	2807883a 	mov	r3,r5
    691c:	1009883a 	mov	r4,r2
    6920:	180b883a 	mov	r5,r3
    6924:	000958c0 	call	958c <__fixdfsi>
    6928:	e0bffa15 	stw	r2,-24(fp)

				line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
    692c:	e0be6217 	ldw	r2,-1656(fp)
    6930:	10800044 	addi	r2,r2,1
    6934:	10800164 	muli	r2,r2,5
    6938:	10801944 	addi	r2,r2,101
    693c:	e0bffb15 	stw	r2,-20(fp)
				line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j+1)%100]);
    6940:	e0fe6117 	ldw	r3,-1660(fp)
    6944:	e0be6217 	ldw	r2,-1656(fp)
    6948:	1885883a 	add	r2,r3,r2
    694c:	10800044 	addi	r2,r2,1
    6950:	00c01904 	movi	r3,100
    6954:	10c7283a 	div	r3,r2,r3
    6958:	18c01924 	muli	r3,r3,100
    695c:	10c5c83a 	sub	r2,r2,r3
    6960:	100490fa 	slli	r2,r2,3
    6964:	e17e6104 	addi	r5,fp,-1660
    6968:	2885883a 	add	r2,r5,r2
    696c:	1100cc04 	addi	r4,r2,816
    6970:	20800017 	ldw	r2,0(r4)
    6974:	20c00117 	ldw	r3,4(r4)
    6978:	000d883a 	mov	r6,zero
    697c:	01cff834 	movhi	r7,16352
    6980:	1009883a 	mov	r4,r2
    6984:	180b883a 	mov	r5,r3
    6988:	00085780 	call	8578 <__muldf3>
    698c:	1009883a 	mov	r4,r2
    6990:	180b883a 	mov	r5,r3
    6994:	2005883a 	mov	r2,r4
    6998:	2807883a 	mov	r3,r5
    699c:	100d883a 	mov	r6,r2
    69a0:	180f883a 	mov	r7,r3
    69a4:	0009883a 	mov	r4,zero
    69a8:	01501c34 	movhi	r5,16496
    69ac:	294c0004 	addi	r5,r5,12288
    69b0:	0008c900 	call	8c90 <__subdf3>
    69b4:	1009883a 	mov	r4,r2
    69b8:	180b883a 	mov	r5,r3
    69bc:	2005883a 	mov	r2,r4
    69c0:	2807883a 	mov	r3,r5
    69c4:	1009883a 	mov	r4,r2
    69c8:	180b883a 	mov	r5,r3
    69cc:	000958c0 	call	958c <__fixdfsi>
    69d0:	e0bffc15 	stw	r2,-16(fp)

				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
    69d4:	e0bff517 	ldw	r2,-44(fp)
    69d8:	1009883a 	mov	r4,r2
    69dc:	e0bff617 	ldw	r2,-40(fp)
    69e0:	100b883a 	mov	r5,r2
    69e4:	e0bff717 	ldw	r2,-36(fp)
    69e8:	100d883a 	mov	r6,r2
    69ec:	e0bff817 	ldw	r2,-32(fp)
    69f0:	1007883a 	mov	r3,r2
    69f4:	d8000215 	stw	zero,8(sp)
    69f8:	0080ffc4 	movi	r2,1023
    69fc:	d8800115 	stw	r2,4(sp)
    6a00:	d8c00015 	stw	r3,0(sp)
    6a04:	300f883a 	mov	r7,r6
    6a08:	280d883a 	mov	r6,r5
    6a0c:	200b883a 	mov	r5,r4
    6a10:	e13e6317 	ldw	r4,-1652(fp)
    6a14:	001a03c0 	call	1a03c <alt_up_pixel_buffer_dma_draw_line>
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
    6a18:	e0bff917 	ldw	r2,-28(fp)
    6a1c:	1009883a 	mov	r4,r2
    6a20:	e0bffa17 	ldw	r2,-24(fp)
    6a24:	100b883a 	mov	r5,r2
    6a28:	e0bffb17 	ldw	r2,-20(fp)
    6a2c:	100d883a 	mov	r6,r2
    6a30:	e0bffc17 	ldw	r2,-16(fp)
    6a34:	1007883a 	mov	r3,r2
    6a38:	d8000215 	stw	zero,8(sp)
    6a3c:	0080ffc4 	movi	r2,1023
    6a40:	d8800115 	stw	r2,4(sp)
    6a44:	d8c00015 	stw	r3,0(sp)
    6a48:	300f883a 	mov	r7,r6
    6a4c:	280d883a 	mov	r6,r5
    6a50:	200b883a 	mov	r5,r4
    6a54:	e13e6317 	ldw	r4,-1652(fp)
    6a58:	001a03c0 	call	1a03c <alt_up_pixel_buffer_dma_draw_line>

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    6a5c:	e0be6217 	ldw	r2,-1656(fp)
    6a60:	10800044 	addi	r2,r2,1
    6a64:	e0be6215 	stw	r2,-1656(fp)
    6a68:	e0be6217 	ldw	r2,-1656(fp)
    6a6c:	108018d0 	cmplti	r2,r2,99
    6a70:	103ee91e 	bne	r2,zero,6618 <__alt_data_end+0xf0006618>
				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
			}
		}
		vTaskDelay(10);
    6a74:	01000284 	movi	r4,10
    6a78:	0002e0c0 	call	2e0c <vTaskDelay>

	}
    6a7c:	003df506 	br	6254 <__alt_data_end+0xf0006254>

00006a80 <freq_relay>:
}

void freq_relay(){
    6a80:	defffc04 	addi	sp,sp,-16
    6a84:	dfc00315 	stw	ra,12(sp)
    6a88:	df000215 	stw	fp,8(sp)
    6a8c:	df000204 	addi	fp,sp,8
	#define SAMPLING_FREQ 16000.0
	double temp = SAMPLING_FREQ/(double)IORD(FREQUENCY_ANALYSER_BASE, 0);
    6a90:	00800134 	movhi	r2,4
    6a94:	108c4004 	addi	r2,r2,12544
    6a98:	10800037 	ldwio	r2,0(r2)
    6a9c:	1009883a 	mov	r4,r2
    6aa0:	000960c0 	call	960c <__floatsidf>
    6aa4:	1009883a 	mov	r4,r2
    6aa8:	180b883a 	mov	r5,r3
    6aac:	200d883a 	mov	r6,r4
    6ab0:	280f883a 	mov	r7,r5
    6ab4:	0009883a 	mov	r4,zero
    6ab8:	015033f4 	movhi	r5,16591
    6abc:	29500004 	addi	r5,r5,16384
    6ac0:	0007bb40 	call	7bb4 <__divdf3>
    6ac4:	1009883a 	mov	r4,r2
    6ac8:	180b883a 	mov	r5,r3
    6acc:	2005883a 	mov	r2,r4
    6ad0:	2807883a 	mov	r3,r5
    6ad4:	e0bffe15 	stw	r2,-8(fp)
    6ad8:	e0ffff15 	stw	r3,-4(fp)

	xQueueSendToBackFromISR( Q_freq_data, &temp, pdFALSE );
    6adc:	d0a04a97 	ldw	r2,-32470(gp)
    6ae0:	000f883a 	mov	r7,zero
    6ae4:	000d883a 	mov	r6,zero
    6ae8:	e17ffe04 	addi	r5,fp,-8
    6aec:	1009883a 	mov	r4,r2
    6af0:	000207c0 	call	207c <xQueueGenericSendFromISR>

	return;
    6af4:	0001883a 	nop
}
    6af8:	e037883a 	mov	sp,fp
    6afc:	dfc00117 	ldw	ra,4(sp)
    6b00:	df000017 	ldw	fp,0(sp)
    6b04:	dec00204 	addi	sp,sp,8
    6b08:	f800283a 	ret

00006b0c <__gesf2>:
    6b0c:	2004d5fa 	srli	r2,r4,23
    6b10:	2806d5fa 	srli	r3,r5,23
    6b14:	01802034 	movhi	r6,128
    6b18:	31bfffc4 	addi	r6,r6,-1
    6b1c:	10803fcc 	andi	r2,r2,255
    6b20:	01c03fc4 	movi	r7,255
    6b24:	3110703a 	and	r8,r6,r4
    6b28:	18c03fcc 	andi	r3,r3,255
    6b2c:	314c703a 	and	r6,r6,r5
    6b30:	2008d7fa 	srli	r4,r4,31
    6b34:	280ad7fa 	srli	r5,r5,31
    6b38:	11c01926 	beq	r2,r7,6ba0 <__gesf2+0x94>
    6b3c:	01c03fc4 	movi	r7,255
    6b40:	19c00f26 	beq	r3,r7,6b80 <__gesf2+0x74>
    6b44:	1000061e 	bne	r2,zero,6b60 <__gesf2+0x54>
    6b48:	400f003a 	cmpeq	r7,r8,zero
    6b4c:	1800071e 	bne	r3,zero,6b6c <__gesf2+0x60>
    6b50:	3000061e 	bne	r6,zero,6b6c <__gesf2+0x60>
    6b54:	0005883a 	mov	r2,zero
    6b58:	40000e1e 	bne	r8,zero,6b94 <__gesf2+0x88>
    6b5c:	f800283a 	ret
    6b60:	18000a1e 	bne	r3,zero,6b8c <__gesf2+0x80>
    6b64:	30000b26 	beq	r6,zero,6b94 <__gesf2+0x88>
    6b68:	000f883a 	mov	r7,zero
    6b6c:	29403fcc 	andi	r5,r5,255
    6b70:	38000726 	beq	r7,zero,6b90 <__gesf2+0x84>
    6b74:	28000826 	beq	r5,zero,6b98 <__gesf2+0x8c>
    6b78:	00800044 	movi	r2,1
    6b7c:	f800283a 	ret
    6b80:	303ff026 	beq	r6,zero,6b44 <__alt_data_end+0xf0006b44>
    6b84:	00bfff84 	movi	r2,-2
    6b88:	f800283a 	ret
    6b8c:	29403fcc 	andi	r5,r5,255
    6b90:	21400526 	beq	r4,r5,6ba8 <__gesf2+0x9c>
    6b94:	203ff826 	beq	r4,zero,6b78 <__alt_data_end+0xf0006b78>
    6b98:	00bfffc4 	movi	r2,-1
    6b9c:	f800283a 	ret
    6ba0:	403fe626 	beq	r8,zero,6b3c <__alt_data_end+0xf0006b3c>
    6ba4:	003ff706 	br	6b84 <__alt_data_end+0xf0006b84>
    6ba8:	18bffa16 	blt	r3,r2,6b94 <__alt_data_end+0xf0006b94>
    6bac:	10c00216 	blt	r2,r3,6bb8 <__gesf2+0xac>
    6bb0:	323ff836 	bltu	r6,r8,6b94 <__alt_data_end+0xf0006b94>
    6bb4:	4180022e 	bgeu	r8,r6,6bc0 <__gesf2+0xb4>
    6bb8:	203fef1e 	bne	r4,zero,6b78 <__alt_data_end+0xf0006b78>
    6bbc:	003ff606 	br	6b98 <__alt_data_end+0xf0006b98>
    6bc0:	0005883a 	mov	r2,zero
    6bc4:	f800283a 	ret

00006bc8 <__lesf2>:
    6bc8:	2004d5fa 	srli	r2,r4,23
    6bcc:	280cd5fa 	srli	r6,r5,23
    6bd0:	00c02034 	movhi	r3,128
    6bd4:	18ffffc4 	addi	r3,r3,-1
    6bd8:	10803fcc 	andi	r2,r2,255
    6bdc:	01c03fc4 	movi	r7,255
    6be0:	1910703a 	and	r8,r3,r4
    6be4:	31803fcc 	andi	r6,r6,255
    6be8:	1946703a 	and	r3,r3,r5
    6bec:	2008d7fa 	srli	r4,r4,31
    6bf0:	280ad7fa 	srli	r5,r5,31
    6bf4:	11c01b26 	beq	r2,r7,6c64 <__lesf2+0x9c>
    6bf8:	01c03fc4 	movi	r7,255
    6bfc:	31c01126 	beq	r6,r7,6c44 <__lesf2+0x7c>
    6c00:	1000071e 	bne	r2,zero,6c20 <__lesf2+0x58>
    6c04:	400f003a 	cmpeq	r7,r8,zero
    6c08:	21003fcc 	andi	r4,r4,255
    6c0c:	3000081e 	bne	r6,zero,6c30 <__lesf2+0x68>
    6c10:	1800071e 	bne	r3,zero,6c30 <__lesf2+0x68>
    6c14:	0005883a 	mov	r2,zero
    6c18:	40000f1e 	bne	r8,zero,6c58 <__lesf2+0x90>
    6c1c:	f800283a 	ret
    6c20:	21003fcc 	andi	r4,r4,255
    6c24:	30000a1e 	bne	r6,zero,6c50 <__lesf2+0x88>
    6c28:	18000b26 	beq	r3,zero,6c58 <__lesf2+0x90>
    6c2c:	000f883a 	mov	r7,zero
    6c30:	29403fcc 	andi	r5,r5,255
    6c34:	38000726 	beq	r7,zero,6c54 <__lesf2+0x8c>
    6c38:	28000826 	beq	r5,zero,6c5c <__lesf2+0x94>
    6c3c:	00800044 	movi	r2,1
    6c40:	f800283a 	ret
    6c44:	183fee26 	beq	r3,zero,6c00 <__alt_data_end+0xf0006c00>
    6c48:	00800084 	movi	r2,2
    6c4c:	f800283a 	ret
    6c50:	29403fcc 	andi	r5,r5,255
    6c54:	21400626 	beq	r4,r5,6c70 <__lesf2+0xa8>
    6c58:	203ff826 	beq	r4,zero,6c3c <__alt_data_end+0xf0006c3c>
    6c5c:	00bfffc4 	movi	r2,-1
    6c60:	f800283a 	ret
    6c64:	403fe426 	beq	r8,zero,6bf8 <__alt_data_end+0xf0006bf8>
    6c68:	00800084 	movi	r2,2
    6c6c:	f800283a 	ret
    6c70:	30bff916 	blt	r6,r2,6c58 <__alt_data_end+0xf0006c58>
    6c74:	11800216 	blt	r2,r6,6c80 <__lesf2+0xb8>
    6c78:	1a3ff736 	bltu	r3,r8,6c58 <__alt_data_end+0xf0006c58>
    6c7c:	40c0022e 	bgeu	r8,r3,6c88 <__lesf2+0xc0>
    6c80:	203fee1e 	bne	r4,zero,6c3c <__alt_data_end+0xf0006c3c>
    6c84:	003ff506 	br	6c5c <__alt_data_end+0xf0006c5c>
    6c88:	0005883a 	mov	r2,zero
    6c8c:	f800283a 	ret

00006c90 <__subsf3>:
    6c90:	defffc04 	addi	sp,sp,-16
    6c94:	280cd5fa 	srli	r6,r5,23
    6c98:	dc000015 	stw	r16,0(sp)
    6c9c:	01c02034 	movhi	r7,128
    6ca0:	2020d5fa 	srli	r16,r4,23
    6ca4:	39ffffc4 	addi	r7,r7,-1
    6ca8:	3906703a 	and	r3,r7,r4
    6cac:	dc400115 	stw	r17,4(sp)
    6cb0:	394e703a 	and	r7,r7,r5
    6cb4:	2022d7fa 	srli	r17,r4,31
    6cb8:	dfc00315 	stw	ra,12(sp)
    6cbc:	dc800215 	stw	r18,8(sp)
    6cc0:	31803fcc 	andi	r6,r6,255
    6cc4:	01003fc4 	movi	r4,255
    6cc8:	84003fcc 	andi	r16,r16,255
    6ccc:	180690fa 	slli	r3,r3,3
    6cd0:	2804d7fa 	srli	r2,r5,31
    6cd4:	380e90fa 	slli	r7,r7,3
    6cd8:	31006d26 	beq	r6,r4,6e90 <__subsf3+0x200>
    6cdc:	1080005c 	xori	r2,r2,1
    6ce0:	8189c83a 	sub	r4,r16,r6
    6ce4:	14404f26 	beq	r2,r17,6e24 <__subsf3+0x194>
    6ce8:	0100770e 	bge	zero,r4,6ec8 <__subsf3+0x238>
    6cec:	30001e1e 	bne	r6,zero,6d68 <__subsf3+0xd8>
    6cf0:	38006a1e 	bne	r7,zero,6e9c <__subsf3+0x20c>
    6cf4:	188001cc 	andi	r2,r3,7
    6cf8:	10000426 	beq	r2,zero,6d0c <__subsf3+0x7c>
    6cfc:	188003cc 	andi	r2,r3,15
    6d00:	01000104 	movi	r4,4
    6d04:	11000126 	beq	r2,r4,6d0c <__subsf3+0x7c>
    6d08:	1907883a 	add	r3,r3,r4
    6d0c:	1881002c 	andhi	r2,r3,1024
    6d10:	10003926 	beq	r2,zero,6df8 <__subsf3+0x168>
    6d14:	84000044 	addi	r16,r16,1
    6d18:	00803fc4 	movi	r2,255
    6d1c:	80807526 	beq	r16,r2,6ef4 <__subsf3+0x264>
    6d20:	180691ba 	slli	r3,r3,6
    6d24:	8880004c 	andi	r2,r17,1
    6d28:	180ad27a 	srli	r5,r3,9
    6d2c:	84003fcc 	andi	r16,r16,255
    6d30:	800695fa 	slli	r3,r16,23
    6d34:	10803fcc 	andi	r2,r2,255
    6d38:	01002034 	movhi	r4,128
    6d3c:	213fffc4 	addi	r4,r4,-1
    6d40:	100497fa 	slli	r2,r2,31
    6d44:	2920703a 	and	r16,r5,r4
    6d48:	80e0b03a 	or	r16,r16,r3
    6d4c:	8084b03a 	or	r2,r16,r2
    6d50:	dfc00317 	ldw	ra,12(sp)
    6d54:	dc800217 	ldw	r18,8(sp)
    6d58:	dc400117 	ldw	r17,4(sp)
    6d5c:	dc000017 	ldw	r16,0(sp)
    6d60:	dec00404 	addi	sp,sp,16
    6d64:	f800283a 	ret
    6d68:	00803fc4 	movi	r2,255
    6d6c:	80bfe126 	beq	r16,r2,6cf4 <__alt_data_end+0xf0006cf4>
    6d70:	39c10034 	orhi	r7,r7,1024
    6d74:	008006c4 	movi	r2,27
    6d78:	11007416 	blt	r2,r4,6f4c <__subsf3+0x2bc>
    6d7c:	00800804 	movi	r2,32
    6d80:	1105c83a 	sub	r2,r2,r4
    6d84:	3884983a 	sll	r2,r7,r2
    6d88:	390ed83a 	srl	r7,r7,r4
    6d8c:	1008c03a 	cmpne	r4,r2,zero
    6d90:	390eb03a 	or	r7,r7,r4
    6d94:	19c7c83a 	sub	r3,r3,r7
    6d98:	1881002c 	andhi	r2,r3,1024
    6d9c:	10001426 	beq	r2,zero,6df0 <__subsf3+0x160>
    6da0:	04810034 	movhi	r18,1024
    6da4:	94bfffc4 	addi	r18,r18,-1
    6da8:	1ca4703a 	and	r18,r3,r18
    6dac:	9009883a 	mov	r4,r18
    6db0:	00098900 	call	9890 <__clzsi2>
    6db4:	10bffec4 	addi	r2,r2,-5
    6db8:	90a4983a 	sll	r18,r18,r2
    6dbc:	14005116 	blt	r2,r16,6f04 <__subsf3+0x274>
    6dc0:	1405c83a 	sub	r2,r2,r16
    6dc4:	10c00044 	addi	r3,r2,1
    6dc8:	00800804 	movi	r2,32
    6dcc:	10c5c83a 	sub	r2,r2,r3
    6dd0:	9084983a 	sll	r2,r18,r2
    6dd4:	90e4d83a 	srl	r18,r18,r3
    6dd8:	0021883a 	mov	r16,zero
    6ddc:	1006c03a 	cmpne	r3,r2,zero
    6de0:	90c6b03a 	or	r3,r18,r3
    6de4:	003fc306 	br	6cf4 <__alt_data_end+0xf0006cf4>
    6de8:	2000e026 	beq	r4,zero,716c <__subsf3+0x4dc>
    6dec:	2007883a 	mov	r3,r4
    6df0:	188001cc 	andi	r2,r3,7
    6df4:	103fc11e 	bne	r2,zero,6cfc <__alt_data_end+0xf0006cfc>
    6df8:	180ad0fa 	srli	r5,r3,3
    6dfc:	00c03fc4 	movi	r3,255
    6e00:	8880004c 	andi	r2,r17,1
    6e04:	80c0031e 	bne	r16,r3,6e14 <__subsf3+0x184>
    6e08:	28006d26 	beq	r5,zero,6fc0 <__subsf3+0x330>
    6e0c:	29401034 	orhi	r5,r5,64
    6e10:	043fffc4 	movi	r16,-1
    6e14:	00c02034 	movhi	r3,128
    6e18:	18ffffc4 	addi	r3,r3,-1
    6e1c:	28ca703a 	and	r5,r5,r3
    6e20:	003fc206 	br	6d2c <__alt_data_end+0xf0006d2c>
    6e24:	01003c0e 	bge	zero,r4,6f18 <__subsf3+0x288>
    6e28:	30002126 	beq	r6,zero,6eb0 <__subsf3+0x220>
    6e2c:	01403fc4 	movi	r5,255
    6e30:	817fb026 	beq	r16,r5,6cf4 <__alt_data_end+0xf0006cf4>
    6e34:	39c10034 	orhi	r7,r7,1024
    6e38:	014006c4 	movi	r5,27
    6e3c:	29007416 	blt	r5,r4,7010 <__subsf3+0x380>
    6e40:	01400804 	movi	r5,32
    6e44:	290bc83a 	sub	r5,r5,r4
    6e48:	394a983a 	sll	r5,r7,r5
    6e4c:	390ed83a 	srl	r7,r7,r4
    6e50:	2808c03a 	cmpne	r4,r5,zero
    6e54:	390eb03a 	or	r7,r7,r4
    6e58:	19c7883a 	add	r3,r3,r7
    6e5c:	1901002c 	andhi	r4,r3,1024
    6e60:	20003826 	beq	r4,zero,6f44 <__subsf3+0x2b4>
    6e64:	84000044 	addi	r16,r16,1
    6e68:	01003fc4 	movi	r4,255
    6e6c:	81005426 	beq	r16,r4,6fc0 <__subsf3+0x330>
    6e70:	1023883a 	mov	r17,r2
    6e74:	00bf0034 	movhi	r2,64512
    6e78:	10bfffc4 	addi	r2,r2,-1
    6e7c:	1900004c 	andi	r4,r3,1
    6e80:	1886703a 	and	r3,r3,r2
    6e84:	1806d07a 	srli	r3,r3,1
    6e88:	1906b03a 	or	r3,r3,r4
    6e8c:	003f9906 	br	6cf4 <__alt_data_end+0xf0006cf4>
    6e90:	383f9226 	beq	r7,zero,6cdc <__alt_data_end+0xf0006cdc>
    6e94:	10803fcc 	andi	r2,r2,255
    6e98:	003f9106 	br	6ce0 <__alt_data_end+0xf0006ce0>
    6e9c:	213fffc4 	addi	r4,r4,-1
    6ea0:	203fbc26 	beq	r4,zero,6d94 <__alt_data_end+0xf0006d94>
    6ea4:	00803fc4 	movi	r2,255
    6ea8:	80bfb21e 	bne	r16,r2,6d74 <__alt_data_end+0xf0006d74>
    6eac:	003f9106 	br	6cf4 <__alt_data_end+0xf0006cf4>
    6eb0:	383f9026 	beq	r7,zero,6cf4 <__alt_data_end+0xf0006cf4>
    6eb4:	213fffc4 	addi	r4,r4,-1
    6eb8:	203fe726 	beq	r4,zero,6e58 <__alt_data_end+0xf0006e58>
    6ebc:	01403fc4 	movi	r5,255
    6ec0:	817fdd1e 	bne	r16,r5,6e38 <__alt_data_end+0xf0006e38>
    6ec4:	003f8b06 	br	6cf4 <__alt_data_end+0xf0006cf4>
    6ec8:	2000221e 	bne	r4,zero,6f54 <__subsf3+0x2c4>
    6ecc:	81000044 	addi	r4,r16,1
    6ed0:	21003fcc 	andi	r4,r4,255
    6ed4:	01400044 	movi	r5,1
    6ed8:	2900470e 	bge	r5,r4,6ff8 <__subsf3+0x368>
    6edc:	19e5c83a 	sub	r18,r3,r7
    6ee0:	9141002c 	andhi	r5,r18,1024
    6ee4:	28002d26 	beq	r5,zero,6f9c <__subsf3+0x30c>
    6ee8:	38e5c83a 	sub	r18,r7,r3
    6eec:	1023883a 	mov	r17,r2
    6ef0:	003fae06 	br	6dac <__alt_data_end+0xf0006dac>
    6ef4:	8880004c 	andi	r2,r17,1
    6ef8:	043fffc4 	movi	r16,-1
    6efc:	000b883a 	mov	r5,zero
    6f00:	003f8a06 	br	6d2c <__alt_data_end+0xf0006d2c>
    6f04:	00ff0034 	movhi	r3,64512
    6f08:	18ffffc4 	addi	r3,r3,-1
    6f0c:	80a1c83a 	sub	r16,r16,r2
    6f10:	90c6703a 	and	r3,r18,r3
    6f14:	003f7706 	br	6cf4 <__alt_data_end+0xf0006cf4>
    6f18:	2000431e 	bne	r4,zero,7028 <__subsf3+0x398>
    6f1c:	81000044 	addi	r4,r16,1
    6f20:	21803fcc 	andi	r6,r4,255
    6f24:	01400044 	movi	r5,1
    6f28:	2980280e 	bge	r5,r6,6fcc <__subsf3+0x33c>
    6f2c:	01403fc4 	movi	r5,255
    6f30:	21402326 	beq	r4,r5,6fc0 <__subsf3+0x330>
    6f34:	19c7883a 	add	r3,r3,r7
    6f38:	1806d07a 	srli	r3,r3,1
    6f3c:	2021883a 	mov	r16,r4
    6f40:	003f6c06 	br	6cf4 <__alt_data_end+0xf0006cf4>
    6f44:	1023883a 	mov	r17,r2
    6f48:	003fa906 	br	6df0 <__alt_data_end+0xf0006df0>
    6f4c:	01c00044 	movi	r7,1
    6f50:	003f9006 	br	6d94 <__alt_data_end+0xf0006d94>
    6f54:	8000151e 	bne	r16,zero,6fac <__subsf3+0x31c>
    6f58:	18002f26 	beq	r3,zero,7018 <__subsf3+0x388>
    6f5c:	0108303a 	nor	r4,zero,r4
    6f60:	20000a26 	beq	r4,zero,6f8c <__subsf3+0x2fc>
    6f64:	01403fc4 	movi	r5,255
    6f68:	31402b26 	beq	r6,r5,7018 <__subsf3+0x388>
    6f6c:	014006c4 	movi	r5,27
    6f70:	29006e16 	blt	r5,r4,712c <__subsf3+0x49c>
    6f74:	01400804 	movi	r5,32
    6f78:	290bc83a 	sub	r5,r5,r4
    6f7c:	194a983a 	sll	r5,r3,r5
    6f80:	1908d83a 	srl	r4,r3,r4
    6f84:	2806c03a 	cmpne	r3,r5,zero
    6f88:	20c6b03a 	or	r3,r4,r3
    6f8c:	38c7c83a 	sub	r3,r7,r3
    6f90:	3021883a 	mov	r16,r6
    6f94:	1023883a 	mov	r17,r2
    6f98:	003f7f06 	br	6d98 <__alt_data_end+0xf0006d98>
    6f9c:	903f831e 	bne	r18,zero,6dac <__alt_data_end+0xf0006dac>
    6fa0:	0005883a 	mov	r2,zero
    6fa4:	0021883a 	mov	r16,zero
    6fa8:	003f9a06 	br	6e14 <__alt_data_end+0xf0006e14>
    6fac:	01403fc4 	movi	r5,255
    6fb0:	31401926 	beq	r6,r5,7018 <__subsf3+0x388>
    6fb4:	0109c83a 	sub	r4,zero,r4
    6fb8:	18c10034 	orhi	r3,r3,1024
    6fbc:	003feb06 	br	6f6c <__alt_data_end+0xf0006f6c>
    6fc0:	043fffc4 	movi	r16,-1
    6fc4:	000b883a 	mov	r5,zero
    6fc8:	003f5806 	br	6d2c <__alt_data_end+0xf0006d2c>
    6fcc:	8000481e 	bne	r16,zero,70f0 <__subsf3+0x460>
    6fd0:	18006226 	beq	r3,zero,715c <__subsf3+0x4cc>
    6fd4:	383f4726 	beq	r7,zero,6cf4 <__alt_data_end+0xf0006cf4>
    6fd8:	19c7883a 	add	r3,r3,r7
    6fdc:	1881002c 	andhi	r2,r3,1024
    6fe0:	103f8326 	beq	r2,zero,6df0 <__alt_data_end+0xf0006df0>
    6fe4:	00bf0034 	movhi	r2,64512
    6fe8:	10bfffc4 	addi	r2,r2,-1
    6fec:	2821883a 	mov	r16,r5
    6ff0:	1886703a 	and	r3,r3,r2
    6ff4:	003f3f06 	br	6cf4 <__alt_data_end+0xf0006cf4>
    6ff8:	80001c1e 	bne	r16,zero,706c <__subsf3+0x3dc>
    6ffc:	1800261e 	bne	r3,zero,7098 <__subsf3+0x408>
    7000:	38004c26 	beq	r7,zero,7134 <__subsf3+0x4a4>
    7004:	3807883a 	mov	r3,r7
    7008:	1023883a 	mov	r17,r2
    700c:	003f3906 	br	6cf4 <__alt_data_end+0xf0006cf4>
    7010:	01c00044 	movi	r7,1
    7014:	003f9006 	br	6e58 <__alt_data_end+0xf0006e58>
    7018:	3807883a 	mov	r3,r7
    701c:	3021883a 	mov	r16,r6
    7020:	1023883a 	mov	r17,r2
    7024:	003f3306 	br	6cf4 <__alt_data_end+0xf0006cf4>
    7028:	8000161e 	bne	r16,zero,7084 <__subsf3+0x3f4>
    702c:	18002d26 	beq	r3,zero,70e4 <__subsf3+0x454>
    7030:	0108303a 	nor	r4,zero,r4
    7034:	20000a26 	beq	r4,zero,7060 <__subsf3+0x3d0>
    7038:	01403fc4 	movi	r5,255
    703c:	31402926 	beq	r6,r5,70e4 <__subsf3+0x454>
    7040:	014006c4 	movi	r5,27
    7044:	29004716 	blt	r5,r4,7164 <__subsf3+0x4d4>
    7048:	01400804 	movi	r5,32
    704c:	290bc83a 	sub	r5,r5,r4
    7050:	194a983a 	sll	r5,r3,r5
    7054:	1908d83a 	srl	r4,r3,r4
    7058:	2806c03a 	cmpne	r3,r5,zero
    705c:	20c6b03a 	or	r3,r4,r3
    7060:	19c7883a 	add	r3,r3,r7
    7064:	3021883a 	mov	r16,r6
    7068:	003f7c06 	br	6e5c <__alt_data_end+0xf0006e5c>
    706c:	1800111e 	bne	r3,zero,70b4 <__subsf3+0x424>
    7070:	38003326 	beq	r7,zero,7140 <__subsf3+0x4b0>
    7074:	3807883a 	mov	r3,r7
    7078:	1023883a 	mov	r17,r2
    707c:	04003fc4 	movi	r16,255
    7080:	003f1c06 	br	6cf4 <__alt_data_end+0xf0006cf4>
    7084:	01403fc4 	movi	r5,255
    7088:	31401626 	beq	r6,r5,70e4 <__subsf3+0x454>
    708c:	0109c83a 	sub	r4,zero,r4
    7090:	18c10034 	orhi	r3,r3,1024
    7094:	003fea06 	br	7040 <__alt_data_end+0xf0007040>
    7098:	383f1626 	beq	r7,zero,6cf4 <__alt_data_end+0xf0006cf4>
    709c:	19c9c83a 	sub	r4,r3,r7
    70a0:	2141002c 	andhi	r5,r4,1024
    70a4:	283f5026 	beq	r5,zero,6de8 <__alt_data_end+0xf0006de8>
    70a8:	38c7c83a 	sub	r3,r7,r3
    70ac:	1023883a 	mov	r17,r2
    70b0:	003f1006 	br	6cf4 <__alt_data_end+0xf0006cf4>
    70b4:	38001b26 	beq	r7,zero,7124 <__subsf3+0x494>
    70b8:	1806d0fa 	srli	r3,r3,3
    70bc:	1900102c 	andhi	r4,r3,64
    70c0:	20000526 	beq	r4,zero,70d8 <__subsf3+0x448>
    70c4:	380ed0fa 	srli	r7,r7,3
    70c8:	3900102c 	andhi	r4,r7,64
    70cc:	2000021e 	bne	r4,zero,70d8 <__subsf3+0x448>
    70d0:	3807883a 	mov	r3,r7
    70d4:	1023883a 	mov	r17,r2
    70d8:	180690fa 	slli	r3,r3,3
    70dc:	04003fc4 	movi	r16,255
    70e0:	003f0406 	br	6cf4 <__alt_data_end+0xf0006cf4>
    70e4:	3807883a 	mov	r3,r7
    70e8:	3021883a 	mov	r16,r6
    70ec:	003f0106 	br	6cf4 <__alt_data_end+0xf0006cf4>
    70f0:	18001726 	beq	r3,zero,7150 <__subsf3+0x4c0>
    70f4:	38000b26 	beq	r7,zero,7124 <__subsf3+0x494>
    70f8:	1806d0fa 	srli	r3,r3,3
    70fc:	1900102c 	andhi	r4,r3,64
    7100:	20000426 	beq	r4,zero,7114 <__subsf3+0x484>
    7104:	380ed0fa 	srli	r7,r7,3
    7108:	3900102c 	andhi	r4,r7,64
    710c:	2000011e 	bne	r4,zero,7114 <__subsf3+0x484>
    7110:	3807883a 	mov	r3,r7
    7114:	180690fa 	slli	r3,r3,3
    7118:	1023883a 	mov	r17,r2
    711c:	04003fc4 	movi	r16,255
    7120:	003ef406 	br	6cf4 <__alt_data_end+0xf0006cf4>
    7124:	04003fc4 	movi	r16,255
    7128:	003ef206 	br	6cf4 <__alt_data_end+0xf0006cf4>
    712c:	00c00044 	movi	r3,1
    7130:	003f9606 	br	6f8c <__alt_data_end+0xf0006f8c>
    7134:	000b883a 	mov	r5,zero
    7138:	0005883a 	mov	r2,zero
    713c:	003f3506 	br	6e14 <__alt_data_end+0xf0006e14>
    7140:	01402034 	movhi	r5,128
    7144:	297fffc4 	addi	r5,r5,-1
    7148:	0005883a 	mov	r2,zero
    714c:	003f2f06 	br	6e0c <__alt_data_end+0xf0006e0c>
    7150:	3807883a 	mov	r3,r7
    7154:	04003fc4 	movi	r16,255
    7158:	003ee606 	br	6cf4 <__alt_data_end+0xf0006cf4>
    715c:	3807883a 	mov	r3,r7
    7160:	003ee406 	br	6cf4 <__alt_data_end+0xf0006cf4>
    7164:	00c00044 	movi	r3,1
    7168:	003fbd06 	br	7060 <__alt_data_end+0xf0007060>
    716c:	0005883a 	mov	r2,zero
    7170:	003f2806 	br	6e14 <__alt_data_end+0xf0006e14>

00007174 <__fixsfsi>:
    7174:	200ad5fa 	srli	r5,r4,23
    7178:	00c02034 	movhi	r3,128
    717c:	18ffffc4 	addi	r3,r3,-1
    7180:	29403fcc 	andi	r5,r5,255
    7184:	00801f84 	movi	r2,126
    7188:	1906703a 	and	r3,r3,r4
    718c:	2008d7fa 	srli	r4,r4,31
    7190:	11400e0e 	bge	r2,r5,71cc <__fixsfsi+0x58>
    7194:	00802744 	movi	r2,157
    7198:	11400816 	blt	r2,r5,71bc <__fixsfsi+0x48>
    719c:	00802544 	movi	r2,149
    71a0:	18c02034 	orhi	r3,r3,128
    71a4:	11400b0e 	bge	r2,r5,71d4 <__fixsfsi+0x60>
    71a8:	28bfda84 	addi	r2,r5,-150
    71ac:	1884983a 	sll	r2,r3,r2
    71b0:	20000726 	beq	r4,zero,71d0 <__fixsfsi+0x5c>
    71b4:	0085c83a 	sub	r2,zero,r2
    71b8:	f800283a 	ret
    71bc:	00a00034 	movhi	r2,32768
    71c0:	10bfffc4 	addi	r2,r2,-1
    71c4:	2085883a 	add	r2,r4,r2
    71c8:	f800283a 	ret
    71cc:	0005883a 	mov	r2,zero
    71d0:	f800283a 	ret
    71d4:	00802584 	movi	r2,150
    71d8:	1145c83a 	sub	r2,r2,r5
    71dc:	1884d83a 	srl	r2,r3,r2
    71e0:	003ff306 	br	71b0 <__alt_data_end+0xf00071b0>

000071e4 <__floatsisf>:
    71e4:	defffd04 	addi	sp,sp,-12
    71e8:	dfc00215 	stw	ra,8(sp)
    71ec:	dc400115 	stw	r17,4(sp)
    71f0:	dc000015 	stw	r16,0(sp)
    71f4:	20003526 	beq	r4,zero,72cc <__floatsisf+0xe8>
    71f8:	2021883a 	mov	r16,r4
    71fc:	2022d7fa 	srli	r17,r4,31
    7200:	20003616 	blt	r4,zero,72dc <__floatsisf+0xf8>
    7204:	8009883a 	mov	r4,r16
    7208:	00098900 	call	9890 <__clzsi2>
    720c:	00c02784 	movi	r3,158
    7210:	1887c83a 	sub	r3,r3,r2
    7214:	01002584 	movi	r4,150
    7218:	20c01416 	blt	r4,r3,726c <__floatsisf+0x88>
    721c:	20c9c83a 	sub	r4,r4,r3
    7220:	8120983a 	sll	r16,r16,r4
    7224:	00802034 	movhi	r2,128
    7228:	10bfffc4 	addi	r2,r2,-1
    722c:	8809883a 	mov	r4,r17
    7230:	80a0703a 	and	r16,r16,r2
    7234:	18803fcc 	andi	r2,r3,255
    7238:	100695fa 	slli	r3,r2,23
    723c:	20803fcc 	andi	r2,r4,255
    7240:	100897fa 	slli	r4,r2,31
    7244:	00802034 	movhi	r2,128
    7248:	10bfffc4 	addi	r2,r2,-1
    724c:	8084703a 	and	r2,r16,r2
    7250:	10c4b03a 	or	r2,r2,r3
    7254:	1104b03a 	or	r2,r2,r4
    7258:	dfc00217 	ldw	ra,8(sp)
    725c:	dc400117 	ldw	r17,4(sp)
    7260:	dc000017 	ldw	r16,0(sp)
    7264:	dec00304 	addi	sp,sp,12
    7268:	f800283a 	ret
    726c:	01002644 	movi	r4,153
    7270:	20c01c16 	blt	r4,r3,72e4 <__floatsisf+0x100>
    7274:	20c9c83a 	sub	r4,r4,r3
    7278:	8120983a 	sll	r16,r16,r4
    727c:	013f0034 	movhi	r4,64512
    7280:	213fffc4 	addi	r4,r4,-1
    7284:	814001cc 	andi	r5,r16,7
    7288:	8108703a 	and	r4,r16,r4
    728c:	28000426 	beq	r5,zero,72a0 <__floatsisf+0xbc>
    7290:	840003cc 	andi	r16,r16,15
    7294:	01400104 	movi	r5,4
    7298:	81400126 	beq	r16,r5,72a0 <__floatsisf+0xbc>
    729c:	2149883a 	add	r4,r4,r5
    72a0:	2141002c 	andhi	r5,r4,1024
    72a4:	28000526 	beq	r5,zero,72bc <__floatsisf+0xd8>
    72a8:	00c027c4 	movi	r3,159
    72ac:	1887c83a 	sub	r3,r3,r2
    72b0:	00bf0034 	movhi	r2,64512
    72b4:	10bfffc4 	addi	r2,r2,-1
    72b8:	2088703a 	and	r4,r4,r2
    72bc:	202091ba 	slli	r16,r4,6
    72c0:	8809883a 	mov	r4,r17
    72c4:	8020d27a 	srli	r16,r16,9
    72c8:	003fda06 	br	7234 <__alt_data_end+0xf0007234>
    72cc:	0009883a 	mov	r4,zero
    72d0:	0007883a 	mov	r3,zero
    72d4:	0021883a 	mov	r16,zero
    72d8:	003fd606 	br	7234 <__alt_data_end+0xf0007234>
    72dc:	0121c83a 	sub	r16,zero,r4
    72e0:	003fc806 	br	7204 <__alt_data_end+0xf0007204>
    72e4:	01002e44 	movi	r4,185
    72e8:	20c9c83a 	sub	r4,r4,r3
    72ec:	01400144 	movi	r5,5
    72f0:	8108983a 	sll	r4,r16,r4
    72f4:	288bc83a 	sub	r5,r5,r2
    72f8:	8160d83a 	srl	r16,r16,r5
    72fc:	2008c03a 	cmpne	r4,r4,zero
    7300:	8120b03a 	or	r16,r16,r4
    7304:	003fdd06 	br	727c <__alt_data_end+0xf000727c>

00007308 <__adddf3>:
    7308:	02c00434 	movhi	r11,16
    730c:	5affffc4 	addi	r11,r11,-1
    7310:	2806d7fa 	srli	r3,r5,31
    7314:	2ad4703a 	and	r10,r5,r11
    7318:	3ad2703a 	and	r9,r7,r11
    731c:	3804d53a 	srli	r2,r7,20
    7320:	3018d77a 	srli	r12,r6,29
    7324:	280ad53a 	srli	r5,r5,20
    7328:	501490fa 	slli	r10,r10,3
    732c:	2010d77a 	srli	r8,r4,29
    7330:	481290fa 	slli	r9,r9,3
    7334:	380ed7fa 	srli	r7,r7,31
    7338:	defffb04 	addi	sp,sp,-20
    733c:	dc800215 	stw	r18,8(sp)
    7340:	dc400115 	stw	r17,4(sp)
    7344:	dc000015 	stw	r16,0(sp)
    7348:	dfc00415 	stw	ra,16(sp)
    734c:	dcc00315 	stw	r19,12(sp)
    7350:	1c803fcc 	andi	r18,r3,255
    7354:	2c01ffcc 	andi	r16,r5,2047
    7358:	5210b03a 	or	r8,r10,r8
    735c:	202290fa 	slli	r17,r4,3
    7360:	1081ffcc 	andi	r2,r2,2047
    7364:	4b12b03a 	or	r9,r9,r12
    7368:	300c90fa 	slli	r6,r6,3
    736c:	91c07526 	beq	r18,r7,7544 <__adddf3+0x23c>
    7370:	8087c83a 	sub	r3,r16,r2
    7374:	00c0ab0e 	bge	zero,r3,7624 <__adddf3+0x31c>
    7378:	10002a1e 	bne	r2,zero,7424 <__adddf3+0x11c>
    737c:	4984b03a 	or	r2,r9,r6
    7380:	1000961e 	bne	r2,zero,75dc <__adddf3+0x2d4>
    7384:	888001cc 	andi	r2,r17,7
    7388:	10000726 	beq	r2,zero,73a8 <__adddf3+0xa0>
    738c:	888003cc 	andi	r2,r17,15
    7390:	00c00104 	movi	r3,4
    7394:	10c00426 	beq	r2,r3,73a8 <__adddf3+0xa0>
    7398:	88c7883a 	add	r3,r17,r3
    739c:	1c63803a 	cmpltu	r17,r3,r17
    73a0:	4451883a 	add	r8,r8,r17
    73a4:	1823883a 	mov	r17,r3
    73a8:	4080202c 	andhi	r2,r8,128
    73ac:	10005926 	beq	r2,zero,7514 <__adddf3+0x20c>
    73b0:	84000044 	addi	r16,r16,1
    73b4:	0081ffc4 	movi	r2,2047
    73b8:	8080ba26 	beq	r16,r2,76a4 <__adddf3+0x39c>
    73bc:	00bfe034 	movhi	r2,65408
    73c0:	10bfffc4 	addi	r2,r2,-1
    73c4:	4090703a 	and	r8,r8,r2
    73c8:	4004977a 	slli	r2,r8,29
    73cc:	4010927a 	slli	r8,r8,9
    73d0:	8822d0fa 	srli	r17,r17,3
    73d4:	8401ffcc 	andi	r16,r16,2047
    73d8:	4010d33a 	srli	r8,r8,12
    73dc:	9007883a 	mov	r3,r18
    73e0:	1444b03a 	or	r2,r2,r17
    73e4:	8401ffcc 	andi	r16,r16,2047
    73e8:	8020953a 	slli	r16,r16,20
    73ec:	18c03fcc 	andi	r3,r3,255
    73f0:	01000434 	movhi	r4,16
    73f4:	213fffc4 	addi	r4,r4,-1
    73f8:	180697fa 	slli	r3,r3,31
    73fc:	4110703a 	and	r8,r8,r4
    7400:	4410b03a 	or	r8,r8,r16
    7404:	40c6b03a 	or	r3,r8,r3
    7408:	dfc00417 	ldw	ra,16(sp)
    740c:	dcc00317 	ldw	r19,12(sp)
    7410:	dc800217 	ldw	r18,8(sp)
    7414:	dc400117 	ldw	r17,4(sp)
    7418:	dc000017 	ldw	r16,0(sp)
    741c:	dec00504 	addi	sp,sp,20
    7420:	f800283a 	ret
    7424:	0081ffc4 	movi	r2,2047
    7428:	80bfd626 	beq	r16,r2,7384 <__alt_data_end+0xf0007384>
    742c:	4a402034 	orhi	r9,r9,128
    7430:	00800e04 	movi	r2,56
    7434:	10c09f16 	blt	r2,r3,76b4 <__adddf3+0x3ac>
    7438:	008007c4 	movi	r2,31
    743c:	10c0c216 	blt	r2,r3,7748 <__adddf3+0x440>
    7440:	00800804 	movi	r2,32
    7444:	10c5c83a 	sub	r2,r2,r3
    7448:	488a983a 	sll	r5,r9,r2
    744c:	30c8d83a 	srl	r4,r6,r3
    7450:	3084983a 	sll	r2,r6,r2
    7454:	48c6d83a 	srl	r3,r9,r3
    7458:	290cb03a 	or	r6,r5,r4
    745c:	1004c03a 	cmpne	r2,r2,zero
    7460:	308cb03a 	or	r6,r6,r2
    7464:	898dc83a 	sub	r6,r17,r6
    7468:	89a3803a 	cmpltu	r17,r17,r6
    746c:	40d1c83a 	sub	r8,r8,r3
    7470:	4451c83a 	sub	r8,r8,r17
    7474:	3023883a 	mov	r17,r6
    7478:	4080202c 	andhi	r2,r8,128
    747c:	10002326 	beq	r2,zero,750c <__adddf3+0x204>
    7480:	04c02034 	movhi	r19,128
    7484:	9cffffc4 	addi	r19,r19,-1
    7488:	44e6703a 	and	r19,r8,r19
    748c:	98007626 	beq	r19,zero,7668 <__adddf3+0x360>
    7490:	9809883a 	mov	r4,r19
    7494:	00098900 	call	9890 <__clzsi2>
    7498:	10fffe04 	addi	r3,r2,-8
    749c:	010007c4 	movi	r4,31
    74a0:	20c07716 	blt	r4,r3,7680 <__adddf3+0x378>
    74a4:	00800804 	movi	r2,32
    74a8:	10c5c83a 	sub	r2,r2,r3
    74ac:	8884d83a 	srl	r2,r17,r2
    74b0:	98d0983a 	sll	r8,r19,r3
    74b4:	88e2983a 	sll	r17,r17,r3
    74b8:	1204b03a 	or	r2,r2,r8
    74bc:	1c007416 	blt	r3,r16,7690 <__adddf3+0x388>
    74c0:	1c21c83a 	sub	r16,r3,r16
    74c4:	82000044 	addi	r8,r16,1
    74c8:	00c007c4 	movi	r3,31
    74cc:	1a009116 	blt	r3,r8,7714 <__adddf3+0x40c>
    74d0:	00c00804 	movi	r3,32
    74d4:	1a07c83a 	sub	r3,r3,r8
    74d8:	8a08d83a 	srl	r4,r17,r8
    74dc:	88e2983a 	sll	r17,r17,r3
    74e0:	10c6983a 	sll	r3,r2,r3
    74e4:	1210d83a 	srl	r8,r2,r8
    74e8:	8804c03a 	cmpne	r2,r17,zero
    74ec:	1906b03a 	or	r3,r3,r4
    74f0:	18a2b03a 	or	r17,r3,r2
    74f4:	0021883a 	mov	r16,zero
    74f8:	003fa206 	br	7384 <__alt_data_end+0xf0007384>
    74fc:	1890b03a 	or	r8,r3,r2
    7500:	40017d26 	beq	r8,zero,7af8 <__adddf3+0x7f0>
    7504:	1011883a 	mov	r8,r2
    7508:	1823883a 	mov	r17,r3
    750c:	888001cc 	andi	r2,r17,7
    7510:	103f9e1e 	bne	r2,zero,738c <__alt_data_end+0xf000738c>
    7514:	4004977a 	slli	r2,r8,29
    7518:	8822d0fa 	srli	r17,r17,3
    751c:	4010d0fa 	srli	r8,r8,3
    7520:	9007883a 	mov	r3,r18
    7524:	1444b03a 	or	r2,r2,r17
    7528:	0101ffc4 	movi	r4,2047
    752c:	81002426 	beq	r16,r4,75c0 <__adddf3+0x2b8>
    7530:	8120703a 	and	r16,r16,r4
    7534:	01000434 	movhi	r4,16
    7538:	213fffc4 	addi	r4,r4,-1
    753c:	4110703a 	and	r8,r8,r4
    7540:	003fa806 	br	73e4 <__alt_data_end+0xf00073e4>
    7544:	8089c83a 	sub	r4,r16,r2
    7548:	01005e0e 	bge	zero,r4,76c4 <__adddf3+0x3bc>
    754c:	10002b26 	beq	r2,zero,75fc <__adddf3+0x2f4>
    7550:	0081ffc4 	movi	r2,2047
    7554:	80bf8b26 	beq	r16,r2,7384 <__alt_data_end+0xf0007384>
    7558:	4a402034 	orhi	r9,r9,128
    755c:	00800e04 	movi	r2,56
    7560:	1100a40e 	bge	r2,r4,77f4 <__adddf3+0x4ec>
    7564:	498cb03a 	or	r6,r9,r6
    7568:	300ac03a 	cmpne	r5,r6,zero
    756c:	0013883a 	mov	r9,zero
    7570:	2c4b883a 	add	r5,r5,r17
    7574:	2c63803a 	cmpltu	r17,r5,r17
    7578:	4a11883a 	add	r8,r9,r8
    757c:	8a11883a 	add	r8,r17,r8
    7580:	2823883a 	mov	r17,r5
    7584:	4080202c 	andhi	r2,r8,128
    7588:	103fe026 	beq	r2,zero,750c <__alt_data_end+0xf000750c>
    758c:	84000044 	addi	r16,r16,1
    7590:	0081ffc4 	movi	r2,2047
    7594:	8080d226 	beq	r16,r2,78e0 <__adddf3+0x5d8>
    7598:	00bfe034 	movhi	r2,65408
    759c:	10bfffc4 	addi	r2,r2,-1
    75a0:	4090703a 	and	r8,r8,r2
    75a4:	880ad07a 	srli	r5,r17,1
    75a8:	400897fa 	slli	r4,r8,31
    75ac:	88c0004c 	andi	r3,r17,1
    75b0:	28e2b03a 	or	r17,r5,r3
    75b4:	4010d07a 	srli	r8,r8,1
    75b8:	2462b03a 	or	r17,r4,r17
    75bc:	003f7106 	br	7384 <__alt_data_end+0xf0007384>
    75c0:	4088b03a 	or	r4,r8,r2
    75c4:	20014526 	beq	r4,zero,7adc <__adddf3+0x7d4>
    75c8:	01000434 	movhi	r4,16
    75cc:	42000234 	orhi	r8,r8,8
    75d0:	213fffc4 	addi	r4,r4,-1
    75d4:	4110703a 	and	r8,r8,r4
    75d8:	003f8206 	br	73e4 <__alt_data_end+0xf00073e4>
    75dc:	18ffffc4 	addi	r3,r3,-1
    75e0:	1800491e 	bne	r3,zero,7708 <__adddf3+0x400>
    75e4:	898bc83a 	sub	r5,r17,r6
    75e8:	8963803a 	cmpltu	r17,r17,r5
    75ec:	4251c83a 	sub	r8,r8,r9
    75f0:	4451c83a 	sub	r8,r8,r17
    75f4:	2823883a 	mov	r17,r5
    75f8:	003f9f06 	br	7478 <__alt_data_end+0xf0007478>
    75fc:	4984b03a 	or	r2,r9,r6
    7600:	103f6026 	beq	r2,zero,7384 <__alt_data_end+0xf0007384>
    7604:	213fffc4 	addi	r4,r4,-1
    7608:	2000931e 	bne	r4,zero,7858 <__adddf3+0x550>
    760c:	898d883a 	add	r6,r17,r6
    7610:	3463803a 	cmpltu	r17,r6,r17
    7614:	4251883a 	add	r8,r8,r9
    7618:	8a11883a 	add	r8,r17,r8
    761c:	3023883a 	mov	r17,r6
    7620:	003fd806 	br	7584 <__alt_data_end+0xf0007584>
    7624:	1800541e 	bne	r3,zero,7778 <__adddf3+0x470>
    7628:	80800044 	addi	r2,r16,1
    762c:	1081ffcc 	andi	r2,r2,2047
    7630:	00c00044 	movi	r3,1
    7634:	1880a00e 	bge	r3,r2,78b8 <__adddf3+0x5b0>
    7638:	8989c83a 	sub	r4,r17,r6
    763c:	8905803a 	cmpltu	r2,r17,r4
    7640:	4267c83a 	sub	r19,r8,r9
    7644:	98a7c83a 	sub	r19,r19,r2
    7648:	9880202c 	andhi	r2,r19,128
    764c:	10006326 	beq	r2,zero,77dc <__adddf3+0x4d4>
    7650:	3463c83a 	sub	r17,r6,r17
    7654:	4a07c83a 	sub	r3,r9,r8
    7658:	344d803a 	cmpltu	r6,r6,r17
    765c:	19a7c83a 	sub	r19,r3,r6
    7660:	3825883a 	mov	r18,r7
    7664:	983f8a1e 	bne	r19,zero,7490 <__alt_data_end+0xf0007490>
    7668:	8809883a 	mov	r4,r17
    766c:	00098900 	call	9890 <__clzsi2>
    7670:	10800804 	addi	r2,r2,32
    7674:	10fffe04 	addi	r3,r2,-8
    7678:	010007c4 	movi	r4,31
    767c:	20ff890e 	bge	r4,r3,74a4 <__alt_data_end+0xf00074a4>
    7680:	10bff604 	addi	r2,r2,-40
    7684:	8884983a 	sll	r2,r17,r2
    7688:	0023883a 	mov	r17,zero
    768c:	1c3f8c0e 	bge	r3,r16,74c0 <__alt_data_end+0xf00074c0>
    7690:	023fe034 	movhi	r8,65408
    7694:	423fffc4 	addi	r8,r8,-1
    7698:	80e1c83a 	sub	r16,r16,r3
    769c:	1210703a 	and	r8,r2,r8
    76a0:	003f3806 	br	7384 <__alt_data_end+0xf0007384>
    76a4:	9007883a 	mov	r3,r18
    76a8:	0011883a 	mov	r8,zero
    76ac:	0005883a 	mov	r2,zero
    76b0:	003f4c06 	br	73e4 <__alt_data_end+0xf00073e4>
    76b4:	498cb03a 	or	r6,r9,r6
    76b8:	300cc03a 	cmpne	r6,r6,zero
    76bc:	0007883a 	mov	r3,zero
    76c0:	003f6806 	br	7464 <__alt_data_end+0xf0007464>
    76c4:	20009c1e 	bne	r4,zero,7938 <__adddf3+0x630>
    76c8:	80800044 	addi	r2,r16,1
    76cc:	1141ffcc 	andi	r5,r2,2047
    76d0:	01000044 	movi	r4,1
    76d4:	2140670e 	bge	r4,r5,7874 <__adddf3+0x56c>
    76d8:	0101ffc4 	movi	r4,2047
    76dc:	11007f26 	beq	r2,r4,78dc <__adddf3+0x5d4>
    76e0:	898d883a 	add	r6,r17,r6
    76e4:	4247883a 	add	r3,r8,r9
    76e8:	3451803a 	cmpltu	r8,r6,r17
    76ec:	40d1883a 	add	r8,r8,r3
    76f0:	402297fa 	slli	r17,r8,31
    76f4:	300cd07a 	srli	r6,r6,1
    76f8:	4010d07a 	srli	r8,r8,1
    76fc:	1021883a 	mov	r16,r2
    7700:	89a2b03a 	or	r17,r17,r6
    7704:	003f1f06 	br	7384 <__alt_data_end+0xf0007384>
    7708:	0081ffc4 	movi	r2,2047
    770c:	80bf481e 	bne	r16,r2,7430 <__alt_data_end+0xf0007430>
    7710:	003f1c06 	br	7384 <__alt_data_end+0xf0007384>
    7714:	843ff844 	addi	r16,r16,-31
    7718:	01000804 	movi	r4,32
    771c:	1406d83a 	srl	r3,r2,r16
    7720:	41005026 	beq	r8,r4,7864 <__adddf3+0x55c>
    7724:	01001004 	movi	r4,64
    7728:	2211c83a 	sub	r8,r4,r8
    772c:	1204983a 	sll	r2,r2,r8
    7730:	88a2b03a 	or	r17,r17,r2
    7734:	8822c03a 	cmpne	r17,r17,zero
    7738:	1c62b03a 	or	r17,r3,r17
    773c:	0011883a 	mov	r8,zero
    7740:	0021883a 	mov	r16,zero
    7744:	003f7106 	br	750c <__alt_data_end+0xf000750c>
    7748:	193ff804 	addi	r4,r3,-32
    774c:	00800804 	movi	r2,32
    7750:	4908d83a 	srl	r4,r9,r4
    7754:	18804526 	beq	r3,r2,786c <__adddf3+0x564>
    7758:	00801004 	movi	r2,64
    775c:	10c5c83a 	sub	r2,r2,r3
    7760:	4886983a 	sll	r3,r9,r2
    7764:	198cb03a 	or	r6,r3,r6
    7768:	300cc03a 	cmpne	r6,r6,zero
    776c:	218cb03a 	or	r6,r4,r6
    7770:	0007883a 	mov	r3,zero
    7774:	003f3b06 	br	7464 <__alt_data_end+0xf0007464>
    7778:	80002a26 	beq	r16,zero,7824 <__adddf3+0x51c>
    777c:	0101ffc4 	movi	r4,2047
    7780:	11006826 	beq	r2,r4,7924 <__adddf3+0x61c>
    7784:	00c7c83a 	sub	r3,zero,r3
    7788:	42002034 	orhi	r8,r8,128
    778c:	01000e04 	movi	r4,56
    7790:	20c07c16 	blt	r4,r3,7984 <__adddf3+0x67c>
    7794:	010007c4 	movi	r4,31
    7798:	20c0da16 	blt	r4,r3,7b04 <__adddf3+0x7fc>
    779c:	01000804 	movi	r4,32
    77a0:	20c9c83a 	sub	r4,r4,r3
    77a4:	4114983a 	sll	r10,r8,r4
    77a8:	88cad83a 	srl	r5,r17,r3
    77ac:	8908983a 	sll	r4,r17,r4
    77b0:	40c6d83a 	srl	r3,r8,r3
    77b4:	5162b03a 	or	r17,r10,r5
    77b8:	2008c03a 	cmpne	r4,r4,zero
    77bc:	8922b03a 	or	r17,r17,r4
    77c0:	3463c83a 	sub	r17,r6,r17
    77c4:	48c7c83a 	sub	r3,r9,r3
    77c8:	344d803a 	cmpltu	r6,r6,r17
    77cc:	1991c83a 	sub	r8,r3,r6
    77d0:	1021883a 	mov	r16,r2
    77d4:	3825883a 	mov	r18,r7
    77d8:	003f2706 	br	7478 <__alt_data_end+0xf0007478>
    77dc:	24d0b03a 	or	r8,r4,r19
    77e0:	40001b1e 	bne	r8,zero,7850 <__adddf3+0x548>
    77e4:	0005883a 	mov	r2,zero
    77e8:	0007883a 	mov	r3,zero
    77ec:	0021883a 	mov	r16,zero
    77f0:	003f4d06 	br	7528 <__alt_data_end+0xf0007528>
    77f4:	008007c4 	movi	r2,31
    77f8:	11003c16 	blt	r2,r4,78ec <__adddf3+0x5e4>
    77fc:	00800804 	movi	r2,32
    7800:	1105c83a 	sub	r2,r2,r4
    7804:	488e983a 	sll	r7,r9,r2
    7808:	310ad83a 	srl	r5,r6,r4
    780c:	3084983a 	sll	r2,r6,r2
    7810:	4912d83a 	srl	r9,r9,r4
    7814:	394ab03a 	or	r5,r7,r5
    7818:	1004c03a 	cmpne	r2,r2,zero
    781c:	288ab03a 	or	r5,r5,r2
    7820:	003f5306 	br	7570 <__alt_data_end+0xf0007570>
    7824:	4448b03a 	or	r4,r8,r17
    7828:	20003e26 	beq	r4,zero,7924 <__adddf3+0x61c>
    782c:	00c6303a 	nor	r3,zero,r3
    7830:	18003a1e 	bne	r3,zero,791c <__adddf3+0x614>
    7834:	3463c83a 	sub	r17,r6,r17
    7838:	4a07c83a 	sub	r3,r9,r8
    783c:	344d803a 	cmpltu	r6,r6,r17
    7840:	1991c83a 	sub	r8,r3,r6
    7844:	1021883a 	mov	r16,r2
    7848:	3825883a 	mov	r18,r7
    784c:	003f0a06 	br	7478 <__alt_data_end+0xf0007478>
    7850:	2023883a 	mov	r17,r4
    7854:	003f0d06 	br	748c <__alt_data_end+0xf000748c>
    7858:	0081ffc4 	movi	r2,2047
    785c:	80bf3f1e 	bne	r16,r2,755c <__alt_data_end+0xf000755c>
    7860:	003ec806 	br	7384 <__alt_data_end+0xf0007384>
    7864:	0005883a 	mov	r2,zero
    7868:	003fb106 	br	7730 <__alt_data_end+0xf0007730>
    786c:	0007883a 	mov	r3,zero
    7870:	003fbc06 	br	7764 <__alt_data_end+0xf0007764>
    7874:	4444b03a 	or	r2,r8,r17
    7878:	8000871e 	bne	r16,zero,7a98 <__adddf3+0x790>
    787c:	1000ba26 	beq	r2,zero,7b68 <__adddf3+0x860>
    7880:	4984b03a 	or	r2,r9,r6
    7884:	103ebf26 	beq	r2,zero,7384 <__alt_data_end+0xf0007384>
    7888:	8985883a 	add	r2,r17,r6
    788c:	4247883a 	add	r3,r8,r9
    7890:	1451803a 	cmpltu	r8,r2,r17
    7894:	40d1883a 	add	r8,r8,r3
    7898:	40c0202c 	andhi	r3,r8,128
    789c:	1023883a 	mov	r17,r2
    78a0:	183f1a26 	beq	r3,zero,750c <__alt_data_end+0xf000750c>
    78a4:	00bfe034 	movhi	r2,65408
    78a8:	10bfffc4 	addi	r2,r2,-1
    78ac:	2021883a 	mov	r16,r4
    78b0:	4090703a 	and	r8,r8,r2
    78b4:	003eb306 	br	7384 <__alt_data_end+0xf0007384>
    78b8:	4444b03a 	or	r2,r8,r17
    78bc:	8000291e 	bne	r16,zero,7964 <__adddf3+0x65c>
    78c0:	10004b1e 	bne	r2,zero,79f0 <__adddf3+0x6e8>
    78c4:	4990b03a 	or	r8,r9,r6
    78c8:	40008b26 	beq	r8,zero,7af8 <__adddf3+0x7f0>
    78cc:	4811883a 	mov	r8,r9
    78d0:	3023883a 	mov	r17,r6
    78d4:	3825883a 	mov	r18,r7
    78d8:	003eaa06 	br	7384 <__alt_data_end+0xf0007384>
    78dc:	1021883a 	mov	r16,r2
    78e0:	0011883a 	mov	r8,zero
    78e4:	0005883a 	mov	r2,zero
    78e8:	003f0f06 	br	7528 <__alt_data_end+0xf0007528>
    78ec:	217ff804 	addi	r5,r4,-32
    78f0:	00800804 	movi	r2,32
    78f4:	494ad83a 	srl	r5,r9,r5
    78f8:	20807d26 	beq	r4,r2,7af0 <__adddf3+0x7e8>
    78fc:	00801004 	movi	r2,64
    7900:	1109c83a 	sub	r4,r2,r4
    7904:	4912983a 	sll	r9,r9,r4
    7908:	498cb03a 	or	r6,r9,r6
    790c:	300cc03a 	cmpne	r6,r6,zero
    7910:	298ab03a 	or	r5,r5,r6
    7914:	0013883a 	mov	r9,zero
    7918:	003f1506 	br	7570 <__alt_data_end+0xf0007570>
    791c:	0101ffc4 	movi	r4,2047
    7920:	113f9a1e 	bne	r2,r4,778c <__alt_data_end+0xf000778c>
    7924:	4811883a 	mov	r8,r9
    7928:	3023883a 	mov	r17,r6
    792c:	1021883a 	mov	r16,r2
    7930:	3825883a 	mov	r18,r7
    7934:	003e9306 	br	7384 <__alt_data_end+0xf0007384>
    7938:	8000161e 	bne	r16,zero,7994 <__adddf3+0x68c>
    793c:	444ab03a 	or	r5,r8,r17
    7940:	28005126 	beq	r5,zero,7a88 <__adddf3+0x780>
    7944:	0108303a 	nor	r4,zero,r4
    7948:	20004d1e 	bne	r4,zero,7a80 <__adddf3+0x778>
    794c:	89a3883a 	add	r17,r17,r6
    7950:	4253883a 	add	r9,r8,r9
    7954:	898d803a 	cmpltu	r6,r17,r6
    7958:	3251883a 	add	r8,r6,r9
    795c:	1021883a 	mov	r16,r2
    7960:	003f0806 	br	7584 <__alt_data_end+0xf0007584>
    7964:	1000301e 	bne	r2,zero,7a28 <__adddf3+0x720>
    7968:	4984b03a 	or	r2,r9,r6
    796c:	10007126 	beq	r2,zero,7b34 <__adddf3+0x82c>
    7970:	4811883a 	mov	r8,r9
    7974:	3023883a 	mov	r17,r6
    7978:	3825883a 	mov	r18,r7
    797c:	0401ffc4 	movi	r16,2047
    7980:	003e8006 	br	7384 <__alt_data_end+0xf0007384>
    7984:	4462b03a 	or	r17,r8,r17
    7988:	8822c03a 	cmpne	r17,r17,zero
    798c:	0007883a 	mov	r3,zero
    7990:	003f8b06 	br	77c0 <__alt_data_end+0xf00077c0>
    7994:	0141ffc4 	movi	r5,2047
    7998:	11403b26 	beq	r2,r5,7a88 <__adddf3+0x780>
    799c:	0109c83a 	sub	r4,zero,r4
    79a0:	42002034 	orhi	r8,r8,128
    79a4:	01400e04 	movi	r5,56
    79a8:	29006716 	blt	r5,r4,7b48 <__adddf3+0x840>
    79ac:	014007c4 	movi	r5,31
    79b0:	29007016 	blt	r5,r4,7b74 <__adddf3+0x86c>
    79b4:	01400804 	movi	r5,32
    79b8:	290bc83a 	sub	r5,r5,r4
    79bc:	4154983a 	sll	r10,r8,r5
    79c0:	890ed83a 	srl	r7,r17,r4
    79c4:	894a983a 	sll	r5,r17,r5
    79c8:	4108d83a 	srl	r4,r8,r4
    79cc:	51e2b03a 	or	r17,r10,r7
    79d0:	280ac03a 	cmpne	r5,r5,zero
    79d4:	8962b03a 	or	r17,r17,r5
    79d8:	89a3883a 	add	r17,r17,r6
    79dc:	2253883a 	add	r9,r4,r9
    79e0:	898d803a 	cmpltu	r6,r17,r6
    79e4:	3251883a 	add	r8,r6,r9
    79e8:	1021883a 	mov	r16,r2
    79ec:	003ee506 	br	7584 <__alt_data_end+0xf0007584>
    79f0:	4984b03a 	or	r2,r9,r6
    79f4:	103e6326 	beq	r2,zero,7384 <__alt_data_end+0xf0007384>
    79f8:	8987c83a 	sub	r3,r17,r6
    79fc:	88c9803a 	cmpltu	r4,r17,r3
    7a00:	4245c83a 	sub	r2,r8,r9
    7a04:	1105c83a 	sub	r2,r2,r4
    7a08:	1100202c 	andhi	r4,r2,128
    7a0c:	203ebb26 	beq	r4,zero,74fc <__alt_data_end+0xf00074fc>
    7a10:	3463c83a 	sub	r17,r6,r17
    7a14:	4a07c83a 	sub	r3,r9,r8
    7a18:	344d803a 	cmpltu	r6,r6,r17
    7a1c:	1991c83a 	sub	r8,r3,r6
    7a20:	3825883a 	mov	r18,r7
    7a24:	003e5706 	br	7384 <__alt_data_end+0xf0007384>
    7a28:	4984b03a 	or	r2,r9,r6
    7a2c:	10002e26 	beq	r2,zero,7ae8 <__adddf3+0x7e0>
    7a30:	4004d0fa 	srli	r2,r8,3
    7a34:	8822d0fa 	srli	r17,r17,3
    7a38:	4010977a 	slli	r8,r8,29
    7a3c:	10c0022c 	andhi	r3,r2,8
    7a40:	4462b03a 	or	r17,r8,r17
    7a44:	18000826 	beq	r3,zero,7a68 <__adddf3+0x760>
    7a48:	4808d0fa 	srli	r4,r9,3
    7a4c:	20c0022c 	andhi	r3,r4,8
    7a50:	1800051e 	bne	r3,zero,7a68 <__adddf3+0x760>
    7a54:	300cd0fa 	srli	r6,r6,3
    7a58:	4806977a 	slli	r3,r9,29
    7a5c:	2005883a 	mov	r2,r4
    7a60:	3825883a 	mov	r18,r7
    7a64:	19a2b03a 	or	r17,r3,r6
    7a68:	8810d77a 	srli	r8,r17,29
    7a6c:	100490fa 	slli	r2,r2,3
    7a70:	882290fa 	slli	r17,r17,3
    7a74:	0401ffc4 	movi	r16,2047
    7a78:	4090b03a 	or	r8,r8,r2
    7a7c:	003e4106 	br	7384 <__alt_data_end+0xf0007384>
    7a80:	0141ffc4 	movi	r5,2047
    7a84:	117fc71e 	bne	r2,r5,79a4 <__alt_data_end+0xf00079a4>
    7a88:	4811883a 	mov	r8,r9
    7a8c:	3023883a 	mov	r17,r6
    7a90:	1021883a 	mov	r16,r2
    7a94:	003e3b06 	br	7384 <__alt_data_end+0xf0007384>
    7a98:	10002f26 	beq	r2,zero,7b58 <__adddf3+0x850>
    7a9c:	4984b03a 	or	r2,r9,r6
    7aa0:	10001126 	beq	r2,zero,7ae8 <__adddf3+0x7e0>
    7aa4:	4004d0fa 	srli	r2,r8,3
    7aa8:	8822d0fa 	srli	r17,r17,3
    7aac:	4010977a 	slli	r8,r8,29
    7ab0:	10c0022c 	andhi	r3,r2,8
    7ab4:	4462b03a 	or	r17,r8,r17
    7ab8:	183feb26 	beq	r3,zero,7a68 <__alt_data_end+0xf0007a68>
    7abc:	4808d0fa 	srli	r4,r9,3
    7ac0:	20c0022c 	andhi	r3,r4,8
    7ac4:	183fe81e 	bne	r3,zero,7a68 <__alt_data_end+0xf0007a68>
    7ac8:	300cd0fa 	srli	r6,r6,3
    7acc:	4806977a 	slli	r3,r9,29
    7ad0:	2005883a 	mov	r2,r4
    7ad4:	19a2b03a 	or	r17,r3,r6
    7ad8:	003fe306 	br	7a68 <__alt_data_end+0xf0007a68>
    7adc:	0011883a 	mov	r8,zero
    7ae0:	0005883a 	mov	r2,zero
    7ae4:	003e3f06 	br	73e4 <__alt_data_end+0xf00073e4>
    7ae8:	0401ffc4 	movi	r16,2047
    7aec:	003e2506 	br	7384 <__alt_data_end+0xf0007384>
    7af0:	0013883a 	mov	r9,zero
    7af4:	003f8406 	br	7908 <__alt_data_end+0xf0007908>
    7af8:	0005883a 	mov	r2,zero
    7afc:	0007883a 	mov	r3,zero
    7b00:	003e8906 	br	7528 <__alt_data_end+0xf0007528>
    7b04:	197ff804 	addi	r5,r3,-32
    7b08:	01000804 	movi	r4,32
    7b0c:	414ad83a 	srl	r5,r8,r5
    7b10:	19002426 	beq	r3,r4,7ba4 <__adddf3+0x89c>
    7b14:	01001004 	movi	r4,64
    7b18:	20c7c83a 	sub	r3,r4,r3
    7b1c:	40c6983a 	sll	r3,r8,r3
    7b20:	1c46b03a 	or	r3,r3,r17
    7b24:	1806c03a 	cmpne	r3,r3,zero
    7b28:	28e2b03a 	or	r17,r5,r3
    7b2c:	0007883a 	mov	r3,zero
    7b30:	003f2306 	br	77c0 <__alt_data_end+0xf00077c0>
    7b34:	0007883a 	mov	r3,zero
    7b38:	5811883a 	mov	r8,r11
    7b3c:	00bfffc4 	movi	r2,-1
    7b40:	0401ffc4 	movi	r16,2047
    7b44:	003e7806 	br	7528 <__alt_data_end+0xf0007528>
    7b48:	4462b03a 	or	r17,r8,r17
    7b4c:	8822c03a 	cmpne	r17,r17,zero
    7b50:	0009883a 	mov	r4,zero
    7b54:	003fa006 	br	79d8 <__alt_data_end+0xf00079d8>
    7b58:	4811883a 	mov	r8,r9
    7b5c:	3023883a 	mov	r17,r6
    7b60:	0401ffc4 	movi	r16,2047
    7b64:	003e0706 	br	7384 <__alt_data_end+0xf0007384>
    7b68:	4811883a 	mov	r8,r9
    7b6c:	3023883a 	mov	r17,r6
    7b70:	003e0406 	br	7384 <__alt_data_end+0xf0007384>
    7b74:	21fff804 	addi	r7,r4,-32
    7b78:	01400804 	movi	r5,32
    7b7c:	41ced83a 	srl	r7,r8,r7
    7b80:	21400a26 	beq	r4,r5,7bac <__adddf3+0x8a4>
    7b84:	01401004 	movi	r5,64
    7b88:	2909c83a 	sub	r4,r5,r4
    7b8c:	4108983a 	sll	r4,r8,r4
    7b90:	2448b03a 	or	r4,r4,r17
    7b94:	2008c03a 	cmpne	r4,r4,zero
    7b98:	3922b03a 	or	r17,r7,r4
    7b9c:	0009883a 	mov	r4,zero
    7ba0:	003f8d06 	br	79d8 <__alt_data_end+0xf00079d8>
    7ba4:	0007883a 	mov	r3,zero
    7ba8:	003fdd06 	br	7b20 <__alt_data_end+0xf0007b20>
    7bac:	0009883a 	mov	r4,zero
    7bb0:	003ff706 	br	7b90 <__alt_data_end+0xf0007b90>

00007bb4 <__divdf3>:
    7bb4:	defff204 	addi	sp,sp,-56
    7bb8:	dd400915 	stw	r21,36(sp)
    7bbc:	282ad53a 	srli	r21,r5,20
    7bc0:	dd000815 	stw	r20,32(sp)
    7bc4:	2828d7fa 	srli	r20,r5,31
    7bc8:	dc000415 	stw	r16,16(sp)
    7bcc:	04000434 	movhi	r16,16
    7bd0:	df000c15 	stw	fp,48(sp)
    7bd4:	843fffc4 	addi	r16,r16,-1
    7bd8:	dfc00d15 	stw	ra,52(sp)
    7bdc:	ddc00b15 	stw	r23,44(sp)
    7be0:	dd800a15 	stw	r22,40(sp)
    7be4:	dcc00715 	stw	r19,28(sp)
    7be8:	dc800615 	stw	r18,24(sp)
    7bec:	dc400515 	stw	r17,20(sp)
    7bf0:	ad41ffcc 	andi	r21,r21,2047
    7bf4:	2c20703a 	and	r16,r5,r16
    7bf8:	a7003fcc 	andi	fp,r20,255
    7bfc:	a8006126 	beq	r21,zero,7d84 <__divdf3+0x1d0>
    7c00:	0081ffc4 	movi	r2,2047
    7c04:	2025883a 	mov	r18,r4
    7c08:	a8803726 	beq	r21,r2,7ce8 <__divdf3+0x134>
    7c0c:	80800434 	orhi	r2,r16,16
    7c10:	100490fa 	slli	r2,r2,3
    7c14:	2020d77a 	srli	r16,r4,29
    7c18:	202490fa 	slli	r18,r4,3
    7c1c:	ad7f0044 	addi	r21,r21,-1023
    7c20:	80a0b03a 	or	r16,r16,r2
    7c24:	0027883a 	mov	r19,zero
    7c28:	0013883a 	mov	r9,zero
    7c2c:	3804d53a 	srli	r2,r7,20
    7c30:	382cd7fa 	srli	r22,r7,31
    7c34:	04400434 	movhi	r17,16
    7c38:	8c7fffc4 	addi	r17,r17,-1
    7c3c:	1081ffcc 	andi	r2,r2,2047
    7c40:	3011883a 	mov	r8,r6
    7c44:	3c62703a 	and	r17,r7,r17
    7c48:	b5c03fcc 	andi	r23,r22,255
    7c4c:	10006c26 	beq	r2,zero,7e00 <__divdf3+0x24c>
    7c50:	00c1ffc4 	movi	r3,2047
    7c54:	10c06426 	beq	r2,r3,7de8 <__divdf3+0x234>
    7c58:	88c00434 	orhi	r3,r17,16
    7c5c:	180690fa 	slli	r3,r3,3
    7c60:	3022d77a 	srli	r17,r6,29
    7c64:	301090fa 	slli	r8,r6,3
    7c68:	10bf0044 	addi	r2,r2,-1023
    7c6c:	88e2b03a 	or	r17,r17,r3
    7c70:	000f883a 	mov	r7,zero
    7c74:	a58cf03a 	xor	r6,r20,r22
    7c78:	3cc8b03a 	or	r4,r7,r19
    7c7c:	a8abc83a 	sub	r21,r21,r2
    7c80:	008003c4 	movi	r2,15
    7c84:	3007883a 	mov	r3,r6
    7c88:	34c03fcc 	andi	r19,r6,255
    7c8c:	11009036 	bltu	r2,r4,7ed0 <__divdf3+0x31c>
    7c90:	200890ba 	slli	r4,r4,2
    7c94:	00800034 	movhi	r2,0
    7c98:	109f2a04 	addi	r2,r2,31912
    7c9c:	2089883a 	add	r4,r4,r2
    7ca0:	20800017 	ldw	r2,0(r4)
    7ca4:	1000683a 	jmp	r2
    7ca8:	00007ed0 	cmplti	zero,zero,507
    7cac:	00007d20 	cmpeqi	zero,zero,500
    7cb0:	00007ec0 	call	7ec <prvInitialiseCoRoutineLists+0x30>
    7cb4:	00007d14 	movui	zero,500
    7cb8:	00007ec0 	call	7ec <prvInitialiseCoRoutineLists+0x30>
    7cbc:	00007e94 	movui	zero,506
    7cc0:	00007ec0 	call	7ec <prvInitialiseCoRoutineLists+0x30>
    7cc4:	00007d14 	movui	zero,500
    7cc8:	00007d20 	cmpeqi	zero,zero,500
    7ccc:	00007d20 	cmpeqi	zero,zero,500
    7cd0:	00007e94 	movui	zero,506
    7cd4:	00007d14 	movui	zero,500
    7cd8:	00007d04 	movi	zero,500
    7cdc:	00007d04 	movi	zero,500
    7ce0:	00007d04 	movi	zero,500
    7ce4:	000081b4 	movhi	zero,518
    7ce8:	2404b03a 	or	r2,r4,r16
    7cec:	1000661e 	bne	r2,zero,7e88 <__divdf3+0x2d4>
    7cf0:	04c00204 	movi	r19,8
    7cf4:	0021883a 	mov	r16,zero
    7cf8:	0025883a 	mov	r18,zero
    7cfc:	02400084 	movi	r9,2
    7d00:	003fca06 	br	7c2c <__alt_data_end+0xf0007c2c>
    7d04:	8023883a 	mov	r17,r16
    7d08:	9011883a 	mov	r8,r18
    7d0c:	e02f883a 	mov	r23,fp
    7d10:	480f883a 	mov	r7,r9
    7d14:	00800084 	movi	r2,2
    7d18:	3881311e 	bne	r7,r2,81e0 <__divdf3+0x62c>
    7d1c:	b827883a 	mov	r19,r23
    7d20:	98c0004c 	andi	r3,r19,1
    7d24:	0081ffc4 	movi	r2,2047
    7d28:	000b883a 	mov	r5,zero
    7d2c:	0025883a 	mov	r18,zero
    7d30:	1004953a 	slli	r2,r2,20
    7d34:	18c03fcc 	andi	r3,r3,255
    7d38:	04400434 	movhi	r17,16
    7d3c:	8c7fffc4 	addi	r17,r17,-1
    7d40:	180697fa 	slli	r3,r3,31
    7d44:	2c4a703a 	and	r5,r5,r17
    7d48:	288ab03a 	or	r5,r5,r2
    7d4c:	28c6b03a 	or	r3,r5,r3
    7d50:	9005883a 	mov	r2,r18
    7d54:	dfc00d17 	ldw	ra,52(sp)
    7d58:	df000c17 	ldw	fp,48(sp)
    7d5c:	ddc00b17 	ldw	r23,44(sp)
    7d60:	dd800a17 	ldw	r22,40(sp)
    7d64:	dd400917 	ldw	r21,36(sp)
    7d68:	dd000817 	ldw	r20,32(sp)
    7d6c:	dcc00717 	ldw	r19,28(sp)
    7d70:	dc800617 	ldw	r18,24(sp)
    7d74:	dc400517 	ldw	r17,20(sp)
    7d78:	dc000417 	ldw	r16,16(sp)
    7d7c:	dec00e04 	addi	sp,sp,56
    7d80:	f800283a 	ret
    7d84:	2404b03a 	or	r2,r4,r16
    7d88:	2027883a 	mov	r19,r4
    7d8c:	10003926 	beq	r2,zero,7e74 <__divdf3+0x2c0>
    7d90:	80012e26 	beq	r16,zero,824c <__divdf3+0x698>
    7d94:	8009883a 	mov	r4,r16
    7d98:	d9800315 	stw	r6,12(sp)
    7d9c:	d9c00215 	stw	r7,8(sp)
    7da0:	00098900 	call	9890 <__clzsi2>
    7da4:	d9800317 	ldw	r6,12(sp)
    7da8:	d9c00217 	ldw	r7,8(sp)
    7dac:	113ffd44 	addi	r4,r2,-11
    7db0:	00c00704 	movi	r3,28
    7db4:	19012116 	blt	r3,r4,823c <__divdf3+0x688>
    7db8:	00c00744 	movi	r3,29
    7dbc:	147ffe04 	addi	r17,r2,-8
    7dc0:	1907c83a 	sub	r3,r3,r4
    7dc4:	8460983a 	sll	r16,r16,r17
    7dc8:	98c6d83a 	srl	r3,r19,r3
    7dcc:	9c64983a 	sll	r18,r19,r17
    7dd0:	1c20b03a 	or	r16,r3,r16
    7dd4:	1080fcc4 	addi	r2,r2,1011
    7dd8:	00abc83a 	sub	r21,zero,r2
    7ddc:	0027883a 	mov	r19,zero
    7de0:	0013883a 	mov	r9,zero
    7de4:	003f9106 	br	7c2c <__alt_data_end+0xf0007c2c>
    7de8:	3446b03a 	or	r3,r6,r17
    7dec:	18001f1e 	bne	r3,zero,7e6c <__divdf3+0x2b8>
    7df0:	0023883a 	mov	r17,zero
    7df4:	0011883a 	mov	r8,zero
    7df8:	01c00084 	movi	r7,2
    7dfc:	003f9d06 	br	7c74 <__alt_data_end+0xf0007c74>
    7e00:	3446b03a 	or	r3,r6,r17
    7e04:	18001526 	beq	r3,zero,7e5c <__divdf3+0x2a8>
    7e08:	88011b26 	beq	r17,zero,8278 <__divdf3+0x6c4>
    7e0c:	8809883a 	mov	r4,r17
    7e10:	d9800315 	stw	r6,12(sp)
    7e14:	da400115 	stw	r9,4(sp)
    7e18:	00098900 	call	9890 <__clzsi2>
    7e1c:	d9800317 	ldw	r6,12(sp)
    7e20:	da400117 	ldw	r9,4(sp)
    7e24:	113ffd44 	addi	r4,r2,-11
    7e28:	00c00704 	movi	r3,28
    7e2c:	19010e16 	blt	r3,r4,8268 <__divdf3+0x6b4>
    7e30:	00c00744 	movi	r3,29
    7e34:	123ffe04 	addi	r8,r2,-8
    7e38:	1907c83a 	sub	r3,r3,r4
    7e3c:	8a22983a 	sll	r17,r17,r8
    7e40:	30c6d83a 	srl	r3,r6,r3
    7e44:	3210983a 	sll	r8,r6,r8
    7e48:	1c62b03a 	or	r17,r3,r17
    7e4c:	1080fcc4 	addi	r2,r2,1011
    7e50:	0085c83a 	sub	r2,zero,r2
    7e54:	000f883a 	mov	r7,zero
    7e58:	003f8606 	br	7c74 <__alt_data_end+0xf0007c74>
    7e5c:	0023883a 	mov	r17,zero
    7e60:	0011883a 	mov	r8,zero
    7e64:	01c00044 	movi	r7,1
    7e68:	003f8206 	br	7c74 <__alt_data_end+0xf0007c74>
    7e6c:	01c000c4 	movi	r7,3
    7e70:	003f8006 	br	7c74 <__alt_data_end+0xf0007c74>
    7e74:	04c00104 	movi	r19,4
    7e78:	0021883a 	mov	r16,zero
    7e7c:	0025883a 	mov	r18,zero
    7e80:	02400044 	movi	r9,1
    7e84:	003f6906 	br	7c2c <__alt_data_end+0xf0007c2c>
    7e88:	04c00304 	movi	r19,12
    7e8c:	024000c4 	movi	r9,3
    7e90:	003f6606 	br	7c2c <__alt_data_end+0xf0007c2c>
    7e94:	01400434 	movhi	r5,16
    7e98:	0007883a 	mov	r3,zero
    7e9c:	297fffc4 	addi	r5,r5,-1
    7ea0:	04bfffc4 	movi	r18,-1
    7ea4:	0081ffc4 	movi	r2,2047
    7ea8:	003fa106 	br	7d30 <__alt_data_end+0xf0007d30>
    7eac:	00c00044 	movi	r3,1
    7eb0:	1887c83a 	sub	r3,r3,r2
    7eb4:	01000e04 	movi	r4,56
    7eb8:	20c1210e 	bge	r4,r3,8340 <__divdf3+0x78c>
    7ebc:	98c0004c 	andi	r3,r19,1
    7ec0:	0005883a 	mov	r2,zero
    7ec4:	000b883a 	mov	r5,zero
    7ec8:	0025883a 	mov	r18,zero
    7ecc:	003f9806 	br	7d30 <__alt_data_end+0xf0007d30>
    7ed0:	8c00fd36 	bltu	r17,r16,82c8 <__divdf3+0x714>
    7ed4:	8440fb26 	beq	r16,r17,82c4 <__divdf3+0x710>
    7ed8:	8007883a 	mov	r3,r16
    7edc:	ad7fffc4 	addi	r21,r21,-1
    7ee0:	0021883a 	mov	r16,zero
    7ee4:	4004d63a 	srli	r2,r8,24
    7ee8:	8822923a 	slli	r17,r17,8
    7eec:	1809883a 	mov	r4,r3
    7ef0:	402c923a 	slli	r22,r8,8
    7ef4:	88b8b03a 	or	fp,r17,r2
    7ef8:	e028d43a 	srli	r20,fp,16
    7efc:	d8c00015 	stw	r3,0(sp)
    7f00:	e5ffffcc 	andi	r23,fp,65535
    7f04:	a00b883a 	mov	r5,r20
    7f08:	00099ec0 	call	99ec <__udivsi3>
    7f0c:	d8c00017 	ldw	r3,0(sp)
    7f10:	a00b883a 	mov	r5,r20
    7f14:	d8800315 	stw	r2,12(sp)
    7f18:	1809883a 	mov	r4,r3
    7f1c:	0009a500 	call	9a50 <__umodsi3>
    7f20:	d9800317 	ldw	r6,12(sp)
    7f24:	1006943a 	slli	r3,r2,16
    7f28:	9004d43a 	srli	r2,r18,16
    7f2c:	b9a3383a 	mul	r17,r23,r6
    7f30:	10c4b03a 	or	r2,r2,r3
    7f34:	1440062e 	bgeu	r2,r17,7f50 <__divdf3+0x39c>
    7f38:	1705883a 	add	r2,r2,fp
    7f3c:	30ffffc4 	addi	r3,r6,-1
    7f40:	1700ee36 	bltu	r2,fp,82fc <__divdf3+0x748>
    7f44:	1440ed2e 	bgeu	r2,r17,82fc <__divdf3+0x748>
    7f48:	31bfff84 	addi	r6,r6,-2
    7f4c:	1705883a 	add	r2,r2,fp
    7f50:	1463c83a 	sub	r17,r2,r17
    7f54:	a00b883a 	mov	r5,r20
    7f58:	8809883a 	mov	r4,r17
    7f5c:	d9800315 	stw	r6,12(sp)
    7f60:	00099ec0 	call	99ec <__udivsi3>
    7f64:	a00b883a 	mov	r5,r20
    7f68:	8809883a 	mov	r4,r17
    7f6c:	d8800215 	stw	r2,8(sp)
    7f70:	0009a500 	call	9a50 <__umodsi3>
    7f74:	d9c00217 	ldw	r7,8(sp)
    7f78:	1004943a 	slli	r2,r2,16
    7f7c:	94bfffcc 	andi	r18,r18,65535
    7f80:	b9d1383a 	mul	r8,r23,r7
    7f84:	90a4b03a 	or	r18,r18,r2
    7f88:	d9800317 	ldw	r6,12(sp)
    7f8c:	9200062e 	bgeu	r18,r8,7fa8 <__divdf3+0x3f4>
    7f90:	9725883a 	add	r18,r18,fp
    7f94:	38bfffc4 	addi	r2,r7,-1
    7f98:	9700d636 	bltu	r18,fp,82f4 <__divdf3+0x740>
    7f9c:	9200d52e 	bgeu	r18,r8,82f4 <__divdf3+0x740>
    7fa0:	39ffff84 	addi	r7,r7,-2
    7fa4:	9725883a 	add	r18,r18,fp
    7fa8:	3004943a 	slli	r2,r6,16
    7fac:	b012d43a 	srli	r9,r22,16
    7fb0:	b1bfffcc 	andi	r6,r22,65535
    7fb4:	11e2b03a 	or	r17,r2,r7
    7fb8:	8806d43a 	srli	r3,r17,16
    7fbc:	893fffcc 	andi	r4,r17,65535
    7fc0:	218b383a 	mul	r5,r4,r6
    7fc4:	30c5383a 	mul	r2,r6,r3
    7fc8:	2249383a 	mul	r4,r4,r9
    7fcc:	280ed43a 	srli	r7,r5,16
    7fd0:	9225c83a 	sub	r18,r18,r8
    7fd4:	2089883a 	add	r4,r4,r2
    7fd8:	3909883a 	add	r4,r7,r4
    7fdc:	1a47383a 	mul	r3,r3,r9
    7fe0:	2080022e 	bgeu	r4,r2,7fec <__divdf3+0x438>
    7fe4:	00800074 	movhi	r2,1
    7fe8:	1887883a 	add	r3,r3,r2
    7fec:	2004d43a 	srli	r2,r4,16
    7ff0:	2008943a 	slli	r4,r4,16
    7ff4:	297fffcc 	andi	r5,r5,65535
    7ff8:	10c7883a 	add	r3,r2,r3
    7ffc:	2149883a 	add	r4,r4,r5
    8000:	90c0a536 	bltu	r18,r3,8298 <__divdf3+0x6e4>
    8004:	90c0bf26 	beq	r18,r3,8304 <__divdf3+0x750>
    8008:	90c7c83a 	sub	r3,r18,r3
    800c:	810fc83a 	sub	r7,r16,r4
    8010:	81e5803a 	cmpltu	r18,r16,r7
    8014:	1ca5c83a 	sub	r18,r3,r18
    8018:	e480c126 	beq	fp,r18,8320 <__divdf3+0x76c>
    801c:	a00b883a 	mov	r5,r20
    8020:	9009883a 	mov	r4,r18
    8024:	d9800315 	stw	r6,12(sp)
    8028:	d9c00215 	stw	r7,8(sp)
    802c:	da400115 	stw	r9,4(sp)
    8030:	00099ec0 	call	99ec <__udivsi3>
    8034:	a00b883a 	mov	r5,r20
    8038:	9009883a 	mov	r4,r18
    803c:	d8800015 	stw	r2,0(sp)
    8040:	0009a500 	call	9a50 <__umodsi3>
    8044:	d9c00217 	ldw	r7,8(sp)
    8048:	da000017 	ldw	r8,0(sp)
    804c:	1006943a 	slli	r3,r2,16
    8050:	3804d43a 	srli	r2,r7,16
    8054:	ba21383a 	mul	r16,r23,r8
    8058:	d9800317 	ldw	r6,12(sp)
    805c:	10c4b03a 	or	r2,r2,r3
    8060:	da400117 	ldw	r9,4(sp)
    8064:	1400062e 	bgeu	r2,r16,8080 <__divdf3+0x4cc>
    8068:	1705883a 	add	r2,r2,fp
    806c:	40ffffc4 	addi	r3,r8,-1
    8070:	1700ad36 	bltu	r2,fp,8328 <__divdf3+0x774>
    8074:	1400ac2e 	bgeu	r2,r16,8328 <__divdf3+0x774>
    8078:	423fff84 	addi	r8,r8,-2
    807c:	1705883a 	add	r2,r2,fp
    8080:	1421c83a 	sub	r16,r2,r16
    8084:	a00b883a 	mov	r5,r20
    8088:	8009883a 	mov	r4,r16
    808c:	d9800315 	stw	r6,12(sp)
    8090:	d9c00215 	stw	r7,8(sp)
    8094:	da000015 	stw	r8,0(sp)
    8098:	da400115 	stw	r9,4(sp)
    809c:	00099ec0 	call	99ec <__udivsi3>
    80a0:	8009883a 	mov	r4,r16
    80a4:	a00b883a 	mov	r5,r20
    80a8:	1025883a 	mov	r18,r2
    80ac:	0009a500 	call	9a50 <__umodsi3>
    80b0:	d9c00217 	ldw	r7,8(sp)
    80b4:	1004943a 	slli	r2,r2,16
    80b8:	bcaf383a 	mul	r23,r23,r18
    80bc:	393fffcc 	andi	r4,r7,65535
    80c0:	2088b03a 	or	r4,r4,r2
    80c4:	d9800317 	ldw	r6,12(sp)
    80c8:	da000017 	ldw	r8,0(sp)
    80cc:	da400117 	ldw	r9,4(sp)
    80d0:	25c0062e 	bgeu	r4,r23,80ec <__divdf3+0x538>
    80d4:	2709883a 	add	r4,r4,fp
    80d8:	90bfffc4 	addi	r2,r18,-1
    80dc:	27009436 	bltu	r4,fp,8330 <__divdf3+0x77c>
    80e0:	25c0932e 	bgeu	r4,r23,8330 <__divdf3+0x77c>
    80e4:	94bfff84 	addi	r18,r18,-2
    80e8:	2709883a 	add	r4,r4,fp
    80ec:	4004943a 	slli	r2,r8,16
    80f0:	25efc83a 	sub	r23,r4,r23
    80f4:	1490b03a 	or	r8,r2,r18
    80f8:	4008d43a 	srli	r4,r8,16
    80fc:	40ffffcc 	andi	r3,r8,65535
    8100:	30c5383a 	mul	r2,r6,r3
    8104:	1a47383a 	mul	r3,r3,r9
    8108:	310d383a 	mul	r6,r6,r4
    810c:	100ad43a 	srli	r5,r2,16
    8110:	4913383a 	mul	r9,r9,r4
    8114:	1987883a 	add	r3,r3,r6
    8118:	28c7883a 	add	r3,r5,r3
    811c:	1980022e 	bgeu	r3,r6,8128 <__divdf3+0x574>
    8120:	01000074 	movhi	r4,1
    8124:	4913883a 	add	r9,r9,r4
    8128:	1808d43a 	srli	r4,r3,16
    812c:	1806943a 	slli	r3,r3,16
    8130:	10bfffcc 	andi	r2,r2,65535
    8134:	2253883a 	add	r9,r4,r9
    8138:	1887883a 	add	r3,r3,r2
    813c:	ba403836 	bltu	r23,r9,8220 <__divdf3+0x66c>
    8140:	ba403626 	beq	r23,r9,821c <__divdf3+0x668>
    8144:	42000054 	ori	r8,r8,1
    8148:	a880ffc4 	addi	r2,r21,1023
    814c:	00bf570e 	bge	zero,r2,7eac <__alt_data_end+0xf0007eac>
    8150:	40c001cc 	andi	r3,r8,7
    8154:	18000726 	beq	r3,zero,8174 <__divdf3+0x5c0>
    8158:	40c003cc 	andi	r3,r8,15
    815c:	01000104 	movi	r4,4
    8160:	19000426 	beq	r3,r4,8174 <__divdf3+0x5c0>
    8164:	4107883a 	add	r3,r8,r4
    8168:	1a11803a 	cmpltu	r8,r3,r8
    816c:	8a23883a 	add	r17,r17,r8
    8170:	1811883a 	mov	r8,r3
    8174:	88c0402c 	andhi	r3,r17,256
    8178:	18000426 	beq	r3,zero,818c <__divdf3+0x5d8>
    817c:	00ffc034 	movhi	r3,65280
    8180:	18ffffc4 	addi	r3,r3,-1
    8184:	a8810004 	addi	r2,r21,1024
    8188:	88e2703a 	and	r17,r17,r3
    818c:	00c1ff84 	movi	r3,2046
    8190:	18bee316 	blt	r3,r2,7d20 <__alt_data_end+0xf0007d20>
    8194:	8824977a 	slli	r18,r17,29
    8198:	4010d0fa 	srli	r8,r8,3
    819c:	8822927a 	slli	r17,r17,9
    81a0:	1081ffcc 	andi	r2,r2,2047
    81a4:	9224b03a 	or	r18,r18,r8
    81a8:	880ad33a 	srli	r5,r17,12
    81ac:	98c0004c 	andi	r3,r19,1
    81b0:	003edf06 	br	7d30 <__alt_data_end+0xf0007d30>
    81b4:	8080022c 	andhi	r2,r16,8
    81b8:	10001226 	beq	r2,zero,8204 <__divdf3+0x650>
    81bc:	8880022c 	andhi	r2,r17,8
    81c0:	1000101e 	bne	r2,zero,8204 <__divdf3+0x650>
    81c4:	00800434 	movhi	r2,16
    81c8:	89400234 	orhi	r5,r17,8
    81cc:	10bfffc4 	addi	r2,r2,-1
    81d0:	b007883a 	mov	r3,r22
    81d4:	288a703a 	and	r5,r5,r2
    81d8:	4025883a 	mov	r18,r8
    81dc:	003f3106 	br	7ea4 <__alt_data_end+0xf0007ea4>
    81e0:	008000c4 	movi	r2,3
    81e4:	3880a626 	beq	r7,r2,8480 <__divdf3+0x8cc>
    81e8:	00800044 	movi	r2,1
    81ec:	3880521e 	bne	r7,r2,8338 <__divdf3+0x784>
    81f0:	b807883a 	mov	r3,r23
    81f4:	0005883a 	mov	r2,zero
    81f8:	000b883a 	mov	r5,zero
    81fc:	0025883a 	mov	r18,zero
    8200:	003ecb06 	br	7d30 <__alt_data_end+0xf0007d30>
    8204:	00800434 	movhi	r2,16
    8208:	81400234 	orhi	r5,r16,8
    820c:	10bfffc4 	addi	r2,r2,-1
    8210:	a007883a 	mov	r3,r20
    8214:	288a703a 	and	r5,r5,r2
    8218:	003f2206 	br	7ea4 <__alt_data_end+0xf0007ea4>
    821c:	183fca26 	beq	r3,zero,8148 <__alt_data_end+0xf0008148>
    8220:	e5ef883a 	add	r23,fp,r23
    8224:	40bfffc4 	addi	r2,r8,-1
    8228:	bf00392e 	bgeu	r23,fp,8310 <__divdf3+0x75c>
    822c:	1011883a 	mov	r8,r2
    8230:	ba7fc41e 	bne	r23,r9,8144 <__alt_data_end+0xf0008144>
    8234:	b0ffc31e 	bne	r22,r3,8144 <__alt_data_end+0xf0008144>
    8238:	003fc306 	br	8148 <__alt_data_end+0xf0008148>
    823c:	143ff604 	addi	r16,r2,-40
    8240:	9c20983a 	sll	r16,r19,r16
    8244:	0025883a 	mov	r18,zero
    8248:	003ee206 	br	7dd4 <__alt_data_end+0xf0007dd4>
    824c:	d9800315 	stw	r6,12(sp)
    8250:	d9c00215 	stw	r7,8(sp)
    8254:	00098900 	call	9890 <__clzsi2>
    8258:	10800804 	addi	r2,r2,32
    825c:	d9c00217 	ldw	r7,8(sp)
    8260:	d9800317 	ldw	r6,12(sp)
    8264:	003ed106 	br	7dac <__alt_data_end+0xf0007dac>
    8268:	147ff604 	addi	r17,r2,-40
    826c:	3462983a 	sll	r17,r6,r17
    8270:	0011883a 	mov	r8,zero
    8274:	003ef506 	br	7e4c <__alt_data_end+0xf0007e4c>
    8278:	3009883a 	mov	r4,r6
    827c:	d9800315 	stw	r6,12(sp)
    8280:	da400115 	stw	r9,4(sp)
    8284:	00098900 	call	9890 <__clzsi2>
    8288:	10800804 	addi	r2,r2,32
    828c:	da400117 	ldw	r9,4(sp)
    8290:	d9800317 	ldw	r6,12(sp)
    8294:	003ee306 	br	7e24 <__alt_data_end+0xf0007e24>
    8298:	85a1883a 	add	r16,r16,r22
    829c:	8585803a 	cmpltu	r2,r16,r22
    82a0:	1705883a 	add	r2,r2,fp
    82a4:	14a5883a 	add	r18,r2,r18
    82a8:	88bfffc4 	addi	r2,r17,-1
    82ac:	e4800c2e 	bgeu	fp,r18,82e0 <__divdf3+0x72c>
    82b0:	90c03e36 	bltu	r18,r3,83ac <__divdf3+0x7f8>
    82b4:	1c806926 	beq	r3,r18,845c <__divdf3+0x8a8>
    82b8:	90c7c83a 	sub	r3,r18,r3
    82bc:	1023883a 	mov	r17,r2
    82c0:	003f5206 	br	800c <__alt_data_end+0xf000800c>
    82c4:	923f0436 	bltu	r18,r8,7ed8 <__alt_data_end+0xf0007ed8>
    82c8:	800897fa 	slli	r4,r16,31
    82cc:	9004d07a 	srli	r2,r18,1
    82d0:	8006d07a 	srli	r3,r16,1
    82d4:	902097fa 	slli	r16,r18,31
    82d8:	20a4b03a 	or	r18,r4,r2
    82dc:	003f0106 	br	7ee4 <__alt_data_end+0xf0007ee4>
    82e0:	e4bff51e 	bne	fp,r18,82b8 <__alt_data_end+0xf00082b8>
    82e4:	85bff22e 	bgeu	r16,r22,82b0 <__alt_data_end+0xf00082b0>
    82e8:	e0c7c83a 	sub	r3,fp,r3
    82ec:	1023883a 	mov	r17,r2
    82f0:	003f4606 	br	800c <__alt_data_end+0xf000800c>
    82f4:	100f883a 	mov	r7,r2
    82f8:	003f2b06 	br	7fa8 <__alt_data_end+0xf0007fa8>
    82fc:	180d883a 	mov	r6,r3
    8300:	003f1306 	br	7f50 <__alt_data_end+0xf0007f50>
    8304:	813fe436 	bltu	r16,r4,8298 <__alt_data_end+0xf0008298>
    8308:	0007883a 	mov	r3,zero
    830c:	003f3f06 	br	800c <__alt_data_end+0xf000800c>
    8310:	ba402c36 	bltu	r23,r9,83c4 <__divdf3+0x810>
    8314:	4dc05426 	beq	r9,r23,8468 <__divdf3+0x8b4>
    8318:	1011883a 	mov	r8,r2
    831c:	003f8906 	br	8144 <__alt_data_end+0xf0008144>
    8320:	023fffc4 	movi	r8,-1
    8324:	003f8806 	br	8148 <__alt_data_end+0xf0008148>
    8328:	1811883a 	mov	r8,r3
    832c:	003f5406 	br	8080 <__alt_data_end+0xf0008080>
    8330:	1025883a 	mov	r18,r2
    8334:	003f6d06 	br	80ec <__alt_data_end+0xf00080ec>
    8338:	b827883a 	mov	r19,r23
    833c:	003f8206 	br	8148 <__alt_data_end+0xf0008148>
    8340:	010007c4 	movi	r4,31
    8344:	20c02616 	blt	r4,r3,83e0 <__divdf3+0x82c>
    8348:	00800804 	movi	r2,32
    834c:	10c5c83a 	sub	r2,r2,r3
    8350:	888a983a 	sll	r5,r17,r2
    8354:	40c8d83a 	srl	r4,r8,r3
    8358:	4084983a 	sll	r2,r8,r2
    835c:	88e2d83a 	srl	r17,r17,r3
    8360:	2906b03a 	or	r3,r5,r4
    8364:	1004c03a 	cmpne	r2,r2,zero
    8368:	1886b03a 	or	r3,r3,r2
    836c:	188001cc 	andi	r2,r3,7
    8370:	10000726 	beq	r2,zero,8390 <__divdf3+0x7dc>
    8374:	188003cc 	andi	r2,r3,15
    8378:	01000104 	movi	r4,4
    837c:	11000426 	beq	r2,r4,8390 <__divdf3+0x7dc>
    8380:	1805883a 	mov	r2,r3
    8384:	10c00104 	addi	r3,r2,4
    8388:	1885803a 	cmpltu	r2,r3,r2
    838c:	88a3883a 	add	r17,r17,r2
    8390:	8880202c 	andhi	r2,r17,128
    8394:	10002726 	beq	r2,zero,8434 <__divdf3+0x880>
    8398:	98c0004c 	andi	r3,r19,1
    839c:	00800044 	movi	r2,1
    83a0:	000b883a 	mov	r5,zero
    83a4:	0025883a 	mov	r18,zero
    83a8:	003e6106 	br	7d30 <__alt_data_end+0xf0007d30>
    83ac:	85a1883a 	add	r16,r16,r22
    83b0:	8585803a 	cmpltu	r2,r16,r22
    83b4:	1705883a 	add	r2,r2,fp
    83b8:	14a5883a 	add	r18,r2,r18
    83bc:	8c7fff84 	addi	r17,r17,-2
    83c0:	003f1106 	br	8008 <__alt_data_end+0xf0008008>
    83c4:	b589883a 	add	r4,r22,r22
    83c8:	25ad803a 	cmpltu	r22,r4,r22
    83cc:	b739883a 	add	fp,r22,fp
    83d0:	40bfff84 	addi	r2,r8,-2
    83d4:	bf2f883a 	add	r23,r23,fp
    83d8:	202d883a 	mov	r22,r4
    83dc:	003f9306 	br	822c <__alt_data_end+0xf000822c>
    83e0:	013ff844 	movi	r4,-31
    83e4:	2085c83a 	sub	r2,r4,r2
    83e8:	8888d83a 	srl	r4,r17,r2
    83ec:	00800804 	movi	r2,32
    83f0:	18802126 	beq	r3,r2,8478 <__divdf3+0x8c4>
    83f4:	00801004 	movi	r2,64
    83f8:	10c5c83a 	sub	r2,r2,r3
    83fc:	8884983a 	sll	r2,r17,r2
    8400:	1204b03a 	or	r2,r2,r8
    8404:	1004c03a 	cmpne	r2,r2,zero
    8408:	2084b03a 	or	r2,r4,r2
    840c:	144001cc 	andi	r17,r2,7
    8410:	88000d1e 	bne	r17,zero,8448 <__divdf3+0x894>
    8414:	000b883a 	mov	r5,zero
    8418:	1024d0fa 	srli	r18,r2,3
    841c:	98c0004c 	andi	r3,r19,1
    8420:	0005883a 	mov	r2,zero
    8424:	9464b03a 	or	r18,r18,r17
    8428:	003e4106 	br	7d30 <__alt_data_end+0xf0007d30>
    842c:	1007883a 	mov	r3,r2
    8430:	0023883a 	mov	r17,zero
    8434:	880a927a 	slli	r5,r17,9
    8438:	1805883a 	mov	r2,r3
    843c:	8822977a 	slli	r17,r17,29
    8440:	280ad33a 	srli	r5,r5,12
    8444:	003ff406 	br	8418 <__alt_data_end+0xf0008418>
    8448:	10c003cc 	andi	r3,r2,15
    844c:	01000104 	movi	r4,4
    8450:	193ff626 	beq	r3,r4,842c <__alt_data_end+0xf000842c>
    8454:	0023883a 	mov	r17,zero
    8458:	003fca06 	br	8384 <__alt_data_end+0xf0008384>
    845c:	813fd336 	bltu	r16,r4,83ac <__alt_data_end+0xf00083ac>
    8460:	1023883a 	mov	r17,r2
    8464:	003fa806 	br	8308 <__alt_data_end+0xf0008308>
    8468:	b0ffd636 	bltu	r22,r3,83c4 <__alt_data_end+0xf00083c4>
    846c:	1011883a 	mov	r8,r2
    8470:	b0ff341e 	bne	r22,r3,8144 <__alt_data_end+0xf0008144>
    8474:	003f3406 	br	8148 <__alt_data_end+0xf0008148>
    8478:	0005883a 	mov	r2,zero
    847c:	003fe006 	br	8400 <__alt_data_end+0xf0008400>
    8480:	00800434 	movhi	r2,16
    8484:	89400234 	orhi	r5,r17,8
    8488:	10bfffc4 	addi	r2,r2,-1
    848c:	b807883a 	mov	r3,r23
    8490:	288a703a 	and	r5,r5,r2
    8494:	4025883a 	mov	r18,r8
    8498:	003e8206 	br	7ea4 <__alt_data_end+0xf0007ea4>

0000849c <__gedf2>:
    849c:	2804d53a 	srli	r2,r5,20
    84a0:	3806d53a 	srli	r3,r7,20
    84a4:	02000434 	movhi	r8,16
    84a8:	423fffc4 	addi	r8,r8,-1
    84ac:	1081ffcc 	andi	r2,r2,2047
    84b0:	0241ffc4 	movi	r9,2047
    84b4:	2a14703a 	and	r10,r5,r8
    84b8:	18c1ffcc 	andi	r3,r3,2047
    84bc:	3a10703a 	and	r8,r7,r8
    84c0:	280ad7fa 	srli	r5,r5,31
    84c4:	380ed7fa 	srli	r7,r7,31
    84c8:	12401d26 	beq	r2,r9,8540 <__gedf2+0xa4>
    84cc:	0241ffc4 	movi	r9,2047
    84d0:	1a401226 	beq	r3,r9,851c <__gedf2+0x80>
    84d4:	1000081e 	bne	r2,zero,84f8 <__gedf2+0x5c>
    84d8:	2296b03a 	or	r11,r4,r10
    84dc:	5813003a 	cmpeq	r9,r11,zero
    84e0:	1800091e 	bne	r3,zero,8508 <__gedf2+0x6c>
    84e4:	3218b03a 	or	r12,r6,r8
    84e8:	6000071e 	bne	r12,zero,8508 <__gedf2+0x6c>
    84ec:	0005883a 	mov	r2,zero
    84f0:	5800101e 	bne	r11,zero,8534 <__gedf2+0x98>
    84f4:	f800283a 	ret
    84f8:	18000c1e 	bne	r3,zero,852c <__gedf2+0x90>
    84fc:	3212b03a 	or	r9,r6,r8
    8500:	48000c26 	beq	r9,zero,8534 <__gedf2+0x98>
    8504:	0013883a 	mov	r9,zero
    8508:	39c03fcc 	andi	r7,r7,255
    850c:	48000826 	beq	r9,zero,8530 <__gedf2+0x94>
    8510:	38000926 	beq	r7,zero,8538 <__gedf2+0x9c>
    8514:	00800044 	movi	r2,1
    8518:	f800283a 	ret
    851c:	3212b03a 	or	r9,r6,r8
    8520:	483fec26 	beq	r9,zero,84d4 <__alt_data_end+0xf00084d4>
    8524:	00bfff84 	movi	r2,-2
    8528:	f800283a 	ret
    852c:	39c03fcc 	andi	r7,r7,255
    8530:	29c00626 	beq	r5,r7,854c <__gedf2+0xb0>
    8534:	283ff726 	beq	r5,zero,8514 <__alt_data_end+0xf0008514>
    8538:	00bfffc4 	movi	r2,-1
    853c:	f800283a 	ret
    8540:	2292b03a 	or	r9,r4,r10
    8544:	483fe126 	beq	r9,zero,84cc <__alt_data_end+0xf00084cc>
    8548:	003ff606 	br	8524 <__alt_data_end+0xf0008524>
    854c:	18bff916 	blt	r3,r2,8534 <__alt_data_end+0xf0008534>
    8550:	10c00316 	blt	r2,r3,8560 <__gedf2+0xc4>
    8554:	42bff736 	bltu	r8,r10,8534 <__alt_data_end+0xf0008534>
    8558:	52000326 	beq	r10,r8,8568 <__gedf2+0xcc>
    855c:	5200042e 	bgeu	r10,r8,8570 <__gedf2+0xd4>
    8560:	283fec1e 	bne	r5,zero,8514 <__alt_data_end+0xf0008514>
    8564:	003ff406 	br	8538 <__alt_data_end+0xf0008538>
    8568:	313ff236 	bltu	r6,r4,8534 <__alt_data_end+0xf0008534>
    856c:	21bffc36 	bltu	r4,r6,8560 <__alt_data_end+0xf0008560>
    8570:	0005883a 	mov	r2,zero
    8574:	f800283a 	ret

00008578 <__muldf3>:
    8578:	defff304 	addi	sp,sp,-52
    857c:	2804d53a 	srli	r2,r5,20
    8580:	dd800915 	stw	r22,36(sp)
    8584:	282cd7fa 	srli	r22,r5,31
    8588:	dc000315 	stw	r16,12(sp)
    858c:	04000434 	movhi	r16,16
    8590:	dd400815 	stw	r21,32(sp)
    8594:	dc800515 	stw	r18,20(sp)
    8598:	843fffc4 	addi	r16,r16,-1
    859c:	dfc00c15 	stw	ra,48(sp)
    85a0:	df000b15 	stw	fp,44(sp)
    85a4:	ddc00a15 	stw	r23,40(sp)
    85a8:	dd000715 	stw	r20,28(sp)
    85ac:	dcc00615 	stw	r19,24(sp)
    85b0:	dc400415 	stw	r17,16(sp)
    85b4:	1481ffcc 	andi	r18,r2,2047
    85b8:	2c20703a 	and	r16,r5,r16
    85bc:	b02b883a 	mov	r21,r22
    85c0:	b2403fcc 	andi	r9,r22,255
    85c4:	90006026 	beq	r18,zero,8748 <__muldf3+0x1d0>
    85c8:	0081ffc4 	movi	r2,2047
    85cc:	2029883a 	mov	r20,r4
    85d0:	90803626 	beq	r18,r2,86ac <__muldf3+0x134>
    85d4:	80800434 	orhi	r2,r16,16
    85d8:	100490fa 	slli	r2,r2,3
    85dc:	2020d77a 	srli	r16,r4,29
    85e0:	202890fa 	slli	r20,r4,3
    85e4:	94bf0044 	addi	r18,r18,-1023
    85e8:	80a0b03a 	or	r16,r16,r2
    85ec:	0027883a 	mov	r19,zero
    85f0:	0039883a 	mov	fp,zero
    85f4:	3804d53a 	srli	r2,r7,20
    85f8:	382ed7fa 	srli	r23,r7,31
    85fc:	04400434 	movhi	r17,16
    8600:	8c7fffc4 	addi	r17,r17,-1
    8604:	1081ffcc 	andi	r2,r2,2047
    8608:	3011883a 	mov	r8,r6
    860c:	3c62703a 	and	r17,r7,r17
    8610:	ba803fcc 	andi	r10,r23,255
    8614:	10006d26 	beq	r2,zero,87cc <__muldf3+0x254>
    8618:	00c1ffc4 	movi	r3,2047
    861c:	10c06526 	beq	r2,r3,87b4 <__muldf3+0x23c>
    8620:	88c00434 	orhi	r3,r17,16
    8624:	180690fa 	slli	r3,r3,3
    8628:	3022d77a 	srli	r17,r6,29
    862c:	301090fa 	slli	r8,r6,3
    8630:	10bf0044 	addi	r2,r2,-1023
    8634:	88e2b03a 	or	r17,r17,r3
    8638:	000b883a 	mov	r5,zero
    863c:	9085883a 	add	r2,r18,r2
    8640:	2cc8b03a 	or	r4,r5,r19
    8644:	00c003c4 	movi	r3,15
    8648:	bdacf03a 	xor	r22,r23,r22
    864c:	12c00044 	addi	r11,r2,1
    8650:	19009936 	bltu	r3,r4,88b8 <__muldf3+0x340>
    8654:	200890ba 	slli	r4,r4,2
    8658:	00c00074 	movhi	r3,1
    865c:	18e19b04 	addi	r3,r3,-31124
    8660:	20c9883a 	add	r4,r4,r3
    8664:	20c00017 	ldw	r3,0(r4)
    8668:	1800683a 	jmp	r3
    866c:	000088b8 	rdprs	zero,zero,546
    8670:	000086cc 	andi	zero,zero,539
    8674:	000086cc 	andi	zero,zero,539
    8678:	000086c8 	cmpgei	zero,zero,539
    867c:	00008894 	movui	zero,546
    8680:	00008894 	movui	zero,546
    8684:	0000887c 	xorhi	zero,zero,545
    8688:	000086c8 	cmpgei	zero,zero,539
    868c:	00008894 	movui	zero,546
    8690:	0000887c 	xorhi	zero,zero,545
    8694:	00008894 	movui	zero,546
    8698:	000086c8 	cmpgei	zero,zero,539
    869c:	000088a4 	muli	zero,zero,546
    86a0:	000088a4 	muli	zero,zero,546
    86a4:	000088a4 	muli	zero,zero,546
    86a8:	00008ac0 	call	8ac <xCoRoutineRemoveFromEventList+0x50>
    86ac:	2404b03a 	or	r2,r4,r16
    86b0:	10006f1e 	bne	r2,zero,8870 <__muldf3+0x2f8>
    86b4:	04c00204 	movi	r19,8
    86b8:	0021883a 	mov	r16,zero
    86bc:	0029883a 	mov	r20,zero
    86c0:	07000084 	movi	fp,2
    86c4:	003fcb06 	br	85f4 <__alt_data_end+0xf00085f4>
    86c8:	502d883a 	mov	r22,r10
    86cc:	00800084 	movi	r2,2
    86d0:	28805726 	beq	r5,r2,8830 <__muldf3+0x2b8>
    86d4:	008000c4 	movi	r2,3
    86d8:	28816626 	beq	r5,r2,8c74 <__muldf3+0x6fc>
    86dc:	00800044 	movi	r2,1
    86e0:	2881411e 	bne	r5,r2,8be8 <__muldf3+0x670>
    86e4:	b02b883a 	mov	r21,r22
    86e8:	0005883a 	mov	r2,zero
    86ec:	000b883a 	mov	r5,zero
    86f0:	0029883a 	mov	r20,zero
    86f4:	1004953a 	slli	r2,r2,20
    86f8:	a8c03fcc 	andi	r3,r21,255
    86fc:	04400434 	movhi	r17,16
    8700:	8c7fffc4 	addi	r17,r17,-1
    8704:	180697fa 	slli	r3,r3,31
    8708:	2c4a703a 	and	r5,r5,r17
    870c:	288ab03a 	or	r5,r5,r2
    8710:	28c6b03a 	or	r3,r5,r3
    8714:	a005883a 	mov	r2,r20
    8718:	dfc00c17 	ldw	ra,48(sp)
    871c:	df000b17 	ldw	fp,44(sp)
    8720:	ddc00a17 	ldw	r23,40(sp)
    8724:	dd800917 	ldw	r22,36(sp)
    8728:	dd400817 	ldw	r21,32(sp)
    872c:	dd000717 	ldw	r20,28(sp)
    8730:	dcc00617 	ldw	r19,24(sp)
    8734:	dc800517 	ldw	r18,20(sp)
    8738:	dc400417 	ldw	r17,16(sp)
    873c:	dc000317 	ldw	r16,12(sp)
    8740:	dec00d04 	addi	sp,sp,52
    8744:	f800283a 	ret
    8748:	2404b03a 	or	r2,r4,r16
    874c:	2027883a 	mov	r19,r4
    8750:	10004226 	beq	r2,zero,885c <__muldf3+0x2e4>
    8754:	8000fc26 	beq	r16,zero,8b48 <__muldf3+0x5d0>
    8758:	8009883a 	mov	r4,r16
    875c:	d9800215 	stw	r6,8(sp)
    8760:	d9c00015 	stw	r7,0(sp)
    8764:	da400115 	stw	r9,4(sp)
    8768:	00098900 	call	9890 <__clzsi2>
    876c:	d9800217 	ldw	r6,8(sp)
    8770:	d9c00017 	ldw	r7,0(sp)
    8774:	da400117 	ldw	r9,4(sp)
    8778:	113ffd44 	addi	r4,r2,-11
    877c:	00c00704 	movi	r3,28
    8780:	1900ed16 	blt	r3,r4,8b38 <__muldf3+0x5c0>
    8784:	00c00744 	movi	r3,29
    8788:	147ffe04 	addi	r17,r2,-8
    878c:	1907c83a 	sub	r3,r3,r4
    8790:	8460983a 	sll	r16,r16,r17
    8794:	98c6d83a 	srl	r3,r19,r3
    8798:	9c68983a 	sll	r20,r19,r17
    879c:	1c20b03a 	or	r16,r3,r16
    87a0:	1080fcc4 	addi	r2,r2,1011
    87a4:	00a5c83a 	sub	r18,zero,r2
    87a8:	0027883a 	mov	r19,zero
    87ac:	0039883a 	mov	fp,zero
    87b0:	003f9006 	br	85f4 <__alt_data_end+0xf00085f4>
    87b4:	3446b03a 	or	r3,r6,r17
    87b8:	1800261e 	bne	r3,zero,8854 <__muldf3+0x2dc>
    87bc:	0023883a 	mov	r17,zero
    87c0:	0011883a 	mov	r8,zero
    87c4:	01400084 	movi	r5,2
    87c8:	003f9c06 	br	863c <__alt_data_end+0xf000863c>
    87cc:	3446b03a 	or	r3,r6,r17
    87d0:	18001c26 	beq	r3,zero,8844 <__muldf3+0x2cc>
    87d4:	8800ce26 	beq	r17,zero,8b10 <__muldf3+0x598>
    87d8:	8809883a 	mov	r4,r17
    87dc:	d9800215 	stw	r6,8(sp)
    87e0:	da400115 	stw	r9,4(sp)
    87e4:	da800015 	stw	r10,0(sp)
    87e8:	00098900 	call	9890 <__clzsi2>
    87ec:	d9800217 	ldw	r6,8(sp)
    87f0:	da400117 	ldw	r9,4(sp)
    87f4:	da800017 	ldw	r10,0(sp)
    87f8:	113ffd44 	addi	r4,r2,-11
    87fc:	00c00704 	movi	r3,28
    8800:	1900bf16 	blt	r3,r4,8b00 <__muldf3+0x588>
    8804:	00c00744 	movi	r3,29
    8808:	123ffe04 	addi	r8,r2,-8
    880c:	1907c83a 	sub	r3,r3,r4
    8810:	8a22983a 	sll	r17,r17,r8
    8814:	30c6d83a 	srl	r3,r6,r3
    8818:	3210983a 	sll	r8,r6,r8
    881c:	1c62b03a 	or	r17,r3,r17
    8820:	1080fcc4 	addi	r2,r2,1011
    8824:	0085c83a 	sub	r2,zero,r2
    8828:	000b883a 	mov	r5,zero
    882c:	003f8306 	br	863c <__alt_data_end+0xf000863c>
    8830:	b02b883a 	mov	r21,r22
    8834:	0081ffc4 	movi	r2,2047
    8838:	000b883a 	mov	r5,zero
    883c:	0029883a 	mov	r20,zero
    8840:	003fac06 	br	86f4 <__alt_data_end+0xf00086f4>
    8844:	0023883a 	mov	r17,zero
    8848:	0011883a 	mov	r8,zero
    884c:	01400044 	movi	r5,1
    8850:	003f7a06 	br	863c <__alt_data_end+0xf000863c>
    8854:	014000c4 	movi	r5,3
    8858:	003f7806 	br	863c <__alt_data_end+0xf000863c>
    885c:	04c00104 	movi	r19,4
    8860:	0021883a 	mov	r16,zero
    8864:	0029883a 	mov	r20,zero
    8868:	07000044 	movi	fp,1
    886c:	003f6106 	br	85f4 <__alt_data_end+0xf00085f4>
    8870:	04c00304 	movi	r19,12
    8874:	070000c4 	movi	fp,3
    8878:	003f5e06 	br	85f4 <__alt_data_end+0xf00085f4>
    887c:	01400434 	movhi	r5,16
    8880:	002b883a 	mov	r21,zero
    8884:	297fffc4 	addi	r5,r5,-1
    8888:	053fffc4 	movi	r20,-1
    888c:	0081ffc4 	movi	r2,2047
    8890:	003f9806 	br	86f4 <__alt_data_end+0xf00086f4>
    8894:	8023883a 	mov	r17,r16
    8898:	a011883a 	mov	r8,r20
    889c:	e00b883a 	mov	r5,fp
    88a0:	003f8a06 	br	86cc <__alt_data_end+0xf00086cc>
    88a4:	8023883a 	mov	r17,r16
    88a8:	a011883a 	mov	r8,r20
    88ac:	482d883a 	mov	r22,r9
    88b0:	e00b883a 	mov	r5,fp
    88b4:	003f8506 	br	86cc <__alt_data_end+0xf00086cc>
    88b8:	a00ad43a 	srli	r5,r20,16
    88bc:	401ad43a 	srli	r13,r8,16
    88c0:	a53fffcc 	andi	r20,r20,65535
    88c4:	423fffcc 	andi	r8,r8,65535
    88c8:	4519383a 	mul	r12,r8,r20
    88cc:	4147383a 	mul	r3,r8,r5
    88d0:	6d09383a 	mul	r4,r13,r20
    88d4:	600cd43a 	srli	r6,r12,16
    88d8:	2b5d383a 	mul	r14,r5,r13
    88dc:	20c9883a 	add	r4,r4,r3
    88e0:	310d883a 	add	r6,r6,r4
    88e4:	30c0022e 	bgeu	r6,r3,88f0 <__muldf3+0x378>
    88e8:	00c00074 	movhi	r3,1
    88ec:	70dd883a 	add	r14,r14,r3
    88f0:	8826d43a 	srli	r19,r17,16
    88f4:	8bffffcc 	andi	r15,r17,65535
    88f8:	7d23383a 	mul	r17,r15,r20
    88fc:	7949383a 	mul	r4,r15,r5
    8900:	9d29383a 	mul	r20,r19,r20
    8904:	8814d43a 	srli	r10,r17,16
    8908:	3012943a 	slli	r9,r6,16
    890c:	a129883a 	add	r20,r20,r4
    8910:	633fffcc 	andi	r12,r12,65535
    8914:	5515883a 	add	r10,r10,r20
    8918:	3006d43a 	srli	r3,r6,16
    891c:	4b13883a 	add	r9,r9,r12
    8920:	2ccb383a 	mul	r5,r5,r19
    8924:	5100022e 	bgeu	r10,r4,8930 <__muldf3+0x3b8>
    8928:	01000074 	movhi	r4,1
    892c:	290b883a 	add	r5,r5,r4
    8930:	802ad43a 	srli	r21,r16,16
    8934:	843fffcc 	andi	r16,r16,65535
    8938:	440d383a 	mul	r6,r8,r16
    893c:	4565383a 	mul	r18,r8,r21
    8940:	8349383a 	mul	r4,r16,r13
    8944:	500e943a 	slli	r7,r10,16
    8948:	3010d43a 	srli	r8,r6,16
    894c:	5028d43a 	srli	r20,r10,16
    8950:	2489883a 	add	r4,r4,r18
    8954:	8abfffcc 	andi	r10,r17,65535
    8958:	3a95883a 	add	r10,r7,r10
    895c:	4119883a 	add	r12,r8,r4
    8960:	a169883a 	add	r20,r20,r5
    8964:	1a87883a 	add	r3,r3,r10
    8968:	6d5b383a 	mul	r13,r13,r21
    896c:	6480022e 	bgeu	r12,r18,8978 <__muldf3+0x400>
    8970:	01000074 	movhi	r4,1
    8974:	691b883a 	add	r13,r13,r4
    8978:	7c25383a 	mul	r18,r15,r16
    897c:	7d4b383a 	mul	r5,r15,r21
    8980:	84cf383a 	mul	r7,r16,r19
    8984:	901ed43a 	srli	r15,r18,16
    8988:	6008d43a 	srli	r4,r12,16
    898c:	6010943a 	slli	r8,r12,16
    8990:	394f883a 	add	r7,r7,r5
    8994:	333fffcc 	andi	r12,r6,65535
    8998:	79df883a 	add	r15,r15,r7
    899c:	235b883a 	add	r13,r4,r13
    89a0:	9d63383a 	mul	r17,r19,r21
    89a4:	4309883a 	add	r4,r8,r12
    89a8:	7940022e 	bgeu	r15,r5,89b4 <__muldf3+0x43c>
    89ac:	01400074 	movhi	r5,1
    89b0:	8963883a 	add	r17,r17,r5
    89b4:	780a943a 	slli	r5,r15,16
    89b8:	91bfffcc 	andi	r6,r18,65535
    89bc:	70c7883a 	add	r3,r14,r3
    89c0:	298d883a 	add	r6,r5,r6
    89c4:	1a8f803a 	cmpltu	r7,r3,r10
    89c8:	350b883a 	add	r5,r6,r20
    89cc:	20c7883a 	add	r3,r4,r3
    89d0:	3955883a 	add	r10,r7,r5
    89d4:	1909803a 	cmpltu	r4,r3,r4
    89d8:	6a91883a 	add	r8,r13,r10
    89dc:	780cd43a 	srli	r6,r15,16
    89e0:	2219883a 	add	r12,r4,r8
    89e4:	2d0b803a 	cmpltu	r5,r5,r20
    89e8:	51cf803a 	cmpltu	r7,r10,r7
    89ec:	29ceb03a 	or	r7,r5,r7
    89f0:	4351803a 	cmpltu	r8,r8,r13
    89f4:	610b803a 	cmpltu	r5,r12,r4
    89f8:	4148b03a 	or	r4,r8,r5
    89fc:	398f883a 	add	r7,r7,r6
    8a00:	3909883a 	add	r4,r7,r4
    8a04:	1810927a 	slli	r8,r3,9
    8a08:	2449883a 	add	r4,r4,r17
    8a0c:	2008927a 	slli	r4,r4,9
    8a10:	6022d5fa 	srli	r17,r12,23
    8a14:	1806d5fa 	srli	r3,r3,23
    8a18:	4252b03a 	or	r9,r8,r9
    8a1c:	600a927a 	slli	r5,r12,9
    8a20:	4810c03a 	cmpne	r8,r9,zero
    8a24:	2462b03a 	or	r17,r4,r17
    8a28:	40c6b03a 	or	r3,r8,r3
    8a2c:	8900402c 	andhi	r4,r17,256
    8a30:	1950b03a 	or	r8,r3,r5
    8a34:	20000726 	beq	r4,zero,8a54 <__muldf3+0x4dc>
    8a38:	4006d07a 	srli	r3,r8,1
    8a3c:	880497fa 	slli	r2,r17,31
    8a40:	4200004c 	andi	r8,r8,1
    8a44:	8822d07a 	srli	r17,r17,1
    8a48:	1a10b03a 	or	r8,r3,r8
    8a4c:	1210b03a 	or	r8,r2,r8
    8a50:	5805883a 	mov	r2,r11
    8a54:	1140ffc4 	addi	r5,r2,1023
    8a58:	0140440e 	bge	zero,r5,8b6c <__muldf3+0x5f4>
    8a5c:	40c001cc 	andi	r3,r8,7
    8a60:	18000726 	beq	r3,zero,8a80 <__muldf3+0x508>
    8a64:	40c003cc 	andi	r3,r8,15
    8a68:	01000104 	movi	r4,4
    8a6c:	19000426 	beq	r3,r4,8a80 <__muldf3+0x508>
    8a70:	4107883a 	add	r3,r8,r4
    8a74:	1a11803a 	cmpltu	r8,r3,r8
    8a78:	8a23883a 	add	r17,r17,r8
    8a7c:	1811883a 	mov	r8,r3
    8a80:	88c0402c 	andhi	r3,r17,256
    8a84:	18000426 	beq	r3,zero,8a98 <__muldf3+0x520>
    8a88:	11410004 	addi	r5,r2,1024
    8a8c:	00bfc034 	movhi	r2,65280
    8a90:	10bfffc4 	addi	r2,r2,-1
    8a94:	88a2703a 	and	r17,r17,r2
    8a98:	0081ff84 	movi	r2,2046
    8a9c:	117f6416 	blt	r2,r5,8830 <__alt_data_end+0xf0008830>
    8aa0:	8828977a 	slli	r20,r17,29
    8aa4:	4010d0fa 	srli	r8,r8,3
    8aa8:	8822927a 	slli	r17,r17,9
    8aac:	2881ffcc 	andi	r2,r5,2047
    8ab0:	a228b03a 	or	r20,r20,r8
    8ab4:	880ad33a 	srli	r5,r17,12
    8ab8:	b02b883a 	mov	r21,r22
    8abc:	003f0d06 	br	86f4 <__alt_data_end+0xf00086f4>
    8ac0:	8080022c 	andhi	r2,r16,8
    8ac4:	10000926 	beq	r2,zero,8aec <__muldf3+0x574>
    8ac8:	8880022c 	andhi	r2,r17,8
    8acc:	1000071e 	bne	r2,zero,8aec <__muldf3+0x574>
    8ad0:	00800434 	movhi	r2,16
    8ad4:	89400234 	orhi	r5,r17,8
    8ad8:	10bfffc4 	addi	r2,r2,-1
    8adc:	b82b883a 	mov	r21,r23
    8ae0:	288a703a 	and	r5,r5,r2
    8ae4:	4029883a 	mov	r20,r8
    8ae8:	003f6806 	br	888c <__alt_data_end+0xf000888c>
    8aec:	00800434 	movhi	r2,16
    8af0:	81400234 	orhi	r5,r16,8
    8af4:	10bfffc4 	addi	r2,r2,-1
    8af8:	288a703a 	and	r5,r5,r2
    8afc:	003f6306 	br	888c <__alt_data_end+0xf000888c>
    8b00:	147ff604 	addi	r17,r2,-40
    8b04:	3462983a 	sll	r17,r6,r17
    8b08:	0011883a 	mov	r8,zero
    8b0c:	003f4406 	br	8820 <__alt_data_end+0xf0008820>
    8b10:	3009883a 	mov	r4,r6
    8b14:	d9800215 	stw	r6,8(sp)
    8b18:	da400115 	stw	r9,4(sp)
    8b1c:	da800015 	stw	r10,0(sp)
    8b20:	00098900 	call	9890 <__clzsi2>
    8b24:	10800804 	addi	r2,r2,32
    8b28:	da800017 	ldw	r10,0(sp)
    8b2c:	da400117 	ldw	r9,4(sp)
    8b30:	d9800217 	ldw	r6,8(sp)
    8b34:	003f3006 	br	87f8 <__alt_data_end+0xf00087f8>
    8b38:	143ff604 	addi	r16,r2,-40
    8b3c:	9c20983a 	sll	r16,r19,r16
    8b40:	0029883a 	mov	r20,zero
    8b44:	003f1606 	br	87a0 <__alt_data_end+0xf00087a0>
    8b48:	d9800215 	stw	r6,8(sp)
    8b4c:	d9c00015 	stw	r7,0(sp)
    8b50:	da400115 	stw	r9,4(sp)
    8b54:	00098900 	call	9890 <__clzsi2>
    8b58:	10800804 	addi	r2,r2,32
    8b5c:	da400117 	ldw	r9,4(sp)
    8b60:	d9c00017 	ldw	r7,0(sp)
    8b64:	d9800217 	ldw	r6,8(sp)
    8b68:	003f0306 	br	8778 <__alt_data_end+0xf0008778>
    8b6c:	00c00044 	movi	r3,1
    8b70:	1947c83a 	sub	r3,r3,r5
    8b74:	00800e04 	movi	r2,56
    8b78:	10feda16 	blt	r2,r3,86e4 <__alt_data_end+0xf00086e4>
    8b7c:	008007c4 	movi	r2,31
    8b80:	10c01b16 	blt	r2,r3,8bf0 <__muldf3+0x678>
    8b84:	00800804 	movi	r2,32
    8b88:	10c5c83a 	sub	r2,r2,r3
    8b8c:	888a983a 	sll	r5,r17,r2
    8b90:	40c8d83a 	srl	r4,r8,r3
    8b94:	4084983a 	sll	r2,r8,r2
    8b98:	88e2d83a 	srl	r17,r17,r3
    8b9c:	2906b03a 	or	r3,r5,r4
    8ba0:	1004c03a 	cmpne	r2,r2,zero
    8ba4:	1886b03a 	or	r3,r3,r2
    8ba8:	188001cc 	andi	r2,r3,7
    8bac:	10000726 	beq	r2,zero,8bcc <__muldf3+0x654>
    8bb0:	188003cc 	andi	r2,r3,15
    8bb4:	01000104 	movi	r4,4
    8bb8:	11000426 	beq	r2,r4,8bcc <__muldf3+0x654>
    8bbc:	1805883a 	mov	r2,r3
    8bc0:	10c00104 	addi	r3,r2,4
    8bc4:	1885803a 	cmpltu	r2,r3,r2
    8bc8:	88a3883a 	add	r17,r17,r2
    8bcc:	8880202c 	andhi	r2,r17,128
    8bd0:	10001c26 	beq	r2,zero,8c44 <__muldf3+0x6cc>
    8bd4:	b02b883a 	mov	r21,r22
    8bd8:	00800044 	movi	r2,1
    8bdc:	000b883a 	mov	r5,zero
    8be0:	0029883a 	mov	r20,zero
    8be4:	003ec306 	br	86f4 <__alt_data_end+0xf00086f4>
    8be8:	5805883a 	mov	r2,r11
    8bec:	003f9906 	br	8a54 <__alt_data_end+0xf0008a54>
    8bf0:	00bff844 	movi	r2,-31
    8bf4:	1145c83a 	sub	r2,r2,r5
    8bf8:	8888d83a 	srl	r4,r17,r2
    8bfc:	00800804 	movi	r2,32
    8c00:	18801a26 	beq	r3,r2,8c6c <__muldf3+0x6f4>
    8c04:	00801004 	movi	r2,64
    8c08:	10c5c83a 	sub	r2,r2,r3
    8c0c:	8884983a 	sll	r2,r17,r2
    8c10:	1204b03a 	or	r2,r2,r8
    8c14:	1004c03a 	cmpne	r2,r2,zero
    8c18:	2084b03a 	or	r2,r4,r2
    8c1c:	144001cc 	andi	r17,r2,7
    8c20:	88000d1e 	bne	r17,zero,8c58 <__muldf3+0x6e0>
    8c24:	000b883a 	mov	r5,zero
    8c28:	1028d0fa 	srli	r20,r2,3
    8c2c:	b02b883a 	mov	r21,r22
    8c30:	0005883a 	mov	r2,zero
    8c34:	a468b03a 	or	r20,r20,r17
    8c38:	003eae06 	br	86f4 <__alt_data_end+0xf00086f4>
    8c3c:	1007883a 	mov	r3,r2
    8c40:	0023883a 	mov	r17,zero
    8c44:	880a927a 	slli	r5,r17,9
    8c48:	1805883a 	mov	r2,r3
    8c4c:	8822977a 	slli	r17,r17,29
    8c50:	280ad33a 	srli	r5,r5,12
    8c54:	003ff406 	br	8c28 <__alt_data_end+0xf0008c28>
    8c58:	10c003cc 	andi	r3,r2,15
    8c5c:	01000104 	movi	r4,4
    8c60:	193ff626 	beq	r3,r4,8c3c <__alt_data_end+0xf0008c3c>
    8c64:	0023883a 	mov	r17,zero
    8c68:	003fd506 	br	8bc0 <__alt_data_end+0xf0008bc0>
    8c6c:	0005883a 	mov	r2,zero
    8c70:	003fe706 	br	8c10 <__alt_data_end+0xf0008c10>
    8c74:	00800434 	movhi	r2,16
    8c78:	89400234 	orhi	r5,r17,8
    8c7c:	10bfffc4 	addi	r2,r2,-1
    8c80:	b02b883a 	mov	r21,r22
    8c84:	288a703a 	and	r5,r5,r2
    8c88:	4029883a 	mov	r20,r8
    8c8c:	003eff06 	br	888c <__alt_data_end+0xf000888c>

00008c90 <__subdf3>:
    8c90:	02000434 	movhi	r8,16
    8c94:	423fffc4 	addi	r8,r8,-1
    8c98:	defffb04 	addi	sp,sp,-20
    8c9c:	2a14703a 	and	r10,r5,r8
    8ca0:	3812d53a 	srli	r9,r7,20
    8ca4:	3a10703a 	and	r8,r7,r8
    8ca8:	2006d77a 	srli	r3,r4,29
    8cac:	3004d77a 	srli	r2,r6,29
    8cb0:	dc000015 	stw	r16,0(sp)
    8cb4:	501490fa 	slli	r10,r10,3
    8cb8:	2820d53a 	srli	r16,r5,20
    8cbc:	401090fa 	slli	r8,r8,3
    8cc0:	dc800215 	stw	r18,8(sp)
    8cc4:	dc400115 	stw	r17,4(sp)
    8cc8:	dfc00415 	stw	ra,16(sp)
    8ccc:	202290fa 	slli	r17,r4,3
    8cd0:	dcc00315 	stw	r19,12(sp)
    8cd4:	4a41ffcc 	andi	r9,r9,2047
    8cd8:	0101ffc4 	movi	r4,2047
    8cdc:	2824d7fa 	srli	r18,r5,31
    8ce0:	8401ffcc 	andi	r16,r16,2047
    8ce4:	50c6b03a 	or	r3,r10,r3
    8ce8:	380ed7fa 	srli	r7,r7,31
    8cec:	408ab03a 	or	r5,r8,r2
    8cf0:	300c90fa 	slli	r6,r6,3
    8cf4:	49009626 	beq	r9,r4,8f50 <__subdf3+0x2c0>
    8cf8:	39c0005c 	xori	r7,r7,1
    8cfc:	8245c83a 	sub	r2,r16,r9
    8d00:	3c807426 	beq	r7,r18,8ed4 <__subdf3+0x244>
    8d04:	0080af0e 	bge	zero,r2,8fc4 <__subdf3+0x334>
    8d08:	48002a1e 	bne	r9,zero,8db4 <__subdf3+0x124>
    8d0c:	2988b03a 	or	r4,r5,r6
    8d10:	20009a1e 	bne	r4,zero,8f7c <__subdf3+0x2ec>
    8d14:	888001cc 	andi	r2,r17,7
    8d18:	10000726 	beq	r2,zero,8d38 <__subdf3+0xa8>
    8d1c:	888003cc 	andi	r2,r17,15
    8d20:	01000104 	movi	r4,4
    8d24:	11000426 	beq	r2,r4,8d38 <__subdf3+0xa8>
    8d28:	890b883a 	add	r5,r17,r4
    8d2c:	2c63803a 	cmpltu	r17,r5,r17
    8d30:	1c47883a 	add	r3,r3,r17
    8d34:	2823883a 	mov	r17,r5
    8d38:	1880202c 	andhi	r2,r3,128
    8d3c:	10005926 	beq	r2,zero,8ea4 <__subdf3+0x214>
    8d40:	84000044 	addi	r16,r16,1
    8d44:	0081ffc4 	movi	r2,2047
    8d48:	8080be26 	beq	r16,r2,9044 <__subdf3+0x3b4>
    8d4c:	017fe034 	movhi	r5,65408
    8d50:	297fffc4 	addi	r5,r5,-1
    8d54:	1946703a 	and	r3,r3,r5
    8d58:	1804977a 	slli	r2,r3,29
    8d5c:	1806927a 	slli	r3,r3,9
    8d60:	8822d0fa 	srli	r17,r17,3
    8d64:	8401ffcc 	andi	r16,r16,2047
    8d68:	180ad33a 	srli	r5,r3,12
    8d6c:	9100004c 	andi	r4,r18,1
    8d70:	1444b03a 	or	r2,r2,r17
    8d74:	80c1ffcc 	andi	r3,r16,2047
    8d78:	1820953a 	slli	r16,r3,20
    8d7c:	20c03fcc 	andi	r3,r4,255
    8d80:	180897fa 	slli	r4,r3,31
    8d84:	00c00434 	movhi	r3,16
    8d88:	18ffffc4 	addi	r3,r3,-1
    8d8c:	28c6703a 	and	r3,r5,r3
    8d90:	1c06b03a 	or	r3,r3,r16
    8d94:	1906b03a 	or	r3,r3,r4
    8d98:	dfc00417 	ldw	ra,16(sp)
    8d9c:	dcc00317 	ldw	r19,12(sp)
    8da0:	dc800217 	ldw	r18,8(sp)
    8da4:	dc400117 	ldw	r17,4(sp)
    8da8:	dc000017 	ldw	r16,0(sp)
    8dac:	dec00504 	addi	sp,sp,20
    8db0:	f800283a 	ret
    8db4:	0101ffc4 	movi	r4,2047
    8db8:	813fd626 	beq	r16,r4,8d14 <__alt_data_end+0xf0008d14>
    8dbc:	29402034 	orhi	r5,r5,128
    8dc0:	01000e04 	movi	r4,56
    8dc4:	2080a316 	blt	r4,r2,9054 <__subdf3+0x3c4>
    8dc8:	010007c4 	movi	r4,31
    8dcc:	2080c616 	blt	r4,r2,90e8 <__subdf3+0x458>
    8dd0:	01000804 	movi	r4,32
    8dd4:	2089c83a 	sub	r4,r4,r2
    8dd8:	2910983a 	sll	r8,r5,r4
    8ddc:	308ed83a 	srl	r7,r6,r2
    8de0:	3108983a 	sll	r4,r6,r4
    8de4:	2884d83a 	srl	r2,r5,r2
    8de8:	41ccb03a 	or	r6,r8,r7
    8dec:	2008c03a 	cmpne	r4,r4,zero
    8df0:	310cb03a 	or	r6,r6,r4
    8df4:	898dc83a 	sub	r6,r17,r6
    8df8:	89a3803a 	cmpltu	r17,r17,r6
    8dfc:	1887c83a 	sub	r3,r3,r2
    8e00:	1c47c83a 	sub	r3,r3,r17
    8e04:	3023883a 	mov	r17,r6
    8e08:	1880202c 	andhi	r2,r3,128
    8e0c:	10002326 	beq	r2,zero,8e9c <__subdf3+0x20c>
    8e10:	04c02034 	movhi	r19,128
    8e14:	9cffffc4 	addi	r19,r19,-1
    8e18:	1ce6703a 	and	r19,r3,r19
    8e1c:	98007a26 	beq	r19,zero,9008 <__subdf3+0x378>
    8e20:	9809883a 	mov	r4,r19
    8e24:	00098900 	call	9890 <__clzsi2>
    8e28:	113ffe04 	addi	r4,r2,-8
    8e2c:	00c007c4 	movi	r3,31
    8e30:	19007b16 	blt	r3,r4,9020 <__subdf3+0x390>
    8e34:	00800804 	movi	r2,32
    8e38:	1105c83a 	sub	r2,r2,r4
    8e3c:	8884d83a 	srl	r2,r17,r2
    8e40:	9906983a 	sll	r3,r19,r4
    8e44:	8922983a 	sll	r17,r17,r4
    8e48:	10c4b03a 	or	r2,r2,r3
    8e4c:	24007816 	blt	r4,r16,9030 <__subdf3+0x3a0>
    8e50:	2421c83a 	sub	r16,r4,r16
    8e54:	80c00044 	addi	r3,r16,1
    8e58:	010007c4 	movi	r4,31
    8e5c:	20c09516 	blt	r4,r3,90b4 <__subdf3+0x424>
    8e60:	01400804 	movi	r5,32
    8e64:	28cbc83a 	sub	r5,r5,r3
    8e68:	88c8d83a 	srl	r4,r17,r3
    8e6c:	8962983a 	sll	r17,r17,r5
    8e70:	114a983a 	sll	r5,r2,r5
    8e74:	10c6d83a 	srl	r3,r2,r3
    8e78:	8804c03a 	cmpne	r2,r17,zero
    8e7c:	290ab03a 	or	r5,r5,r4
    8e80:	28a2b03a 	or	r17,r5,r2
    8e84:	0021883a 	mov	r16,zero
    8e88:	003fa206 	br	8d14 <__alt_data_end+0xf0008d14>
    8e8c:	2090b03a 	or	r8,r4,r2
    8e90:	40018e26 	beq	r8,zero,94cc <__subdf3+0x83c>
    8e94:	1007883a 	mov	r3,r2
    8e98:	2023883a 	mov	r17,r4
    8e9c:	888001cc 	andi	r2,r17,7
    8ea0:	103f9e1e 	bne	r2,zero,8d1c <__alt_data_end+0xf0008d1c>
    8ea4:	1804977a 	slli	r2,r3,29
    8ea8:	8822d0fa 	srli	r17,r17,3
    8eac:	1810d0fa 	srli	r8,r3,3
    8eb0:	9100004c 	andi	r4,r18,1
    8eb4:	1444b03a 	or	r2,r2,r17
    8eb8:	00c1ffc4 	movi	r3,2047
    8ebc:	80c02826 	beq	r16,r3,8f60 <__subdf3+0x2d0>
    8ec0:	01400434 	movhi	r5,16
    8ec4:	297fffc4 	addi	r5,r5,-1
    8ec8:	80e0703a 	and	r16,r16,r3
    8ecc:	414a703a 	and	r5,r8,r5
    8ed0:	003fa806 	br	8d74 <__alt_data_end+0xf0008d74>
    8ed4:	0080630e 	bge	zero,r2,9064 <__subdf3+0x3d4>
    8ed8:	48003026 	beq	r9,zero,8f9c <__subdf3+0x30c>
    8edc:	0101ffc4 	movi	r4,2047
    8ee0:	813f8c26 	beq	r16,r4,8d14 <__alt_data_end+0xf0008d14>
    8ee4:	29402034 	orhi	r5,r5,128
    8ee8:	01000e04 	movi	r4,56
    8eec:	2080a90e 	bge	r4,r2,9194 <__subdf3+0x504>
    8ef0:	298cb03a 	or	r6,r5,r6
    8ef4:	3012c03a 	cmpne	r9,r6,zero
    8ef8:	0005883a 	mov	r2,zero
    8efc:	4c53883a 	add	r9,r9,r17
    8f00:	4c63803a 	cmpltu	r17,r9,r17
    8f04:	10c7883a 	add	r3,r2,r3
    8f08:	88c7883a 	add	r3,r17,r3
    8f0c:	4823883a 	mov	r17,r9
    8f10:	1880202c 	andhi	r2,r3,128
    8f14:	1000d026 	beq	r2,zero,9258 <__subdf3+0x5c8>
    8f18:	84000044 	addi	r16,r16,1
    8f1c:	0081ffc4 	movi	r2,2047
    8f20:	8080fe26 	beq	r16,r2,931c <__subdf3+0x68c>
    8f24:	00bfe034 	movhi	r2,65408
    8f28:	10bfffc4 	addi	r2,r2,-1
    8f2c:	1886703a 	and	r3,r3,r2
    8f30:	880ad07a 	srli	r5,r17,1
    8f34:	180497fa 	slli	r2,r3,31
    8f38:	8900004c 	andi	r4,r17,1
    8f3c:	2922b03a 	or	r17,r5,r4
    8f40:	1806d07a 	srli	r3,r3,1
    8f44:	1462b03a 	or	r17,r2,r17
    8f48:	3825883a 	mov	r18,r7
    8f4c:	003f7106 	br	8d14 <__alt_data_end+0xf0008d14>
    8f50:	2984b03a 	or	r2,r5,r6
    8f54:	103f6826 	beq	r2,zero,8cf8 <__alt_data_end+0xf0008cf8>
    8f58:	39c03fcc 	andi	r7,r7,255
    8f5c:	003f6706 	br	8cfc <__alt_data_end+0xf0008cfc>
    8f60:	4086b03a 	or	r3,r8,r2
    8f64:	18015226 	beq	r3,zero,94b0 <__subdf3+0x820>
    8f68:	00c00434 	movhi	r3,16
    8f6c:	41400234 	orhi	r5,r8,8
    8f70:	18ffffc4 	addi	r3,r3,-1
    8f74:	28ca703a 	and	r5,r5,r3
    8f78:	003f7e06 	br	8d74 <__alt_data_end+0xf0008d74>
    8f7c:	10bfffc4 	addi	r2,r2,-1
    8f80:	1000491e 	bne	r2,zero,90a8 <__subdf3+0x418>
    8f84:	898fc83a 	sub	r7,r17,r6
    8f88:	89e3803a 	cmpltu	r17,r17,r7
    8f8c:	1947c83a 	sub	r3,r3,r5
    8f90:	1c47c83a 	sub	r3,r3,r17
    8f94:	3823883a 	mov	r17,r7
    8f98:	003f9b06 	br	8e08 <__alt_data_end+0xf0008e08>
    8f9c:	2988b03a 	or	r4,r5,r6
    8fa0:	203f5c26 	beq	r4,zero,8d14 <__alt_data_end+0xf0008d14>
    8fa4:	10bfffc4 	addi	r2,r2,-1
    8fa8:	1000931e 	bne	r2,zero,91f8 <__subdf3+0x568>
    8fac:	898d883a 	add	r6,r17,r6
    8fb0:	3463803a 	cmpltu	r17,r6,r17
    8fb4:	1947883a 	add	r3,r3,r5
    8fb8:	88c7883a 	add	r3,r17,r3
    8fbc:	3023883a 	mov	r17,r6
    8fc0:	003fd306 	br	8f10 <__alt_data_end+0xf0008f10>
    8fc4:	1000541e 	bne	r2,zero,9118 <__subdf3+0x488>
    8fc8:	80800044 	addi	r2,r16,1
    8fcc:	1081ffcc 	andi	r2,r2,2047
    8fd0:	01000044 	movi	r4,1
    8fd4:	2080a20e 	bge	r4,r2,9260 <__subdf3+0x5d0>
    8fd8:	8989c83a 	sub	r4,r17,r6
    8fdc:	8905803a 	cmpltu	r2,r17,r4
    8fe0:	1967c83a 	sub	r19,r3,r5
    8fe4:	98a7c83a 	sub	r19,r19,r2
    8fe8:	9880202c 	andhi	r2,r19,128
    8fec:	10006326 	beq	r2,zero,917c <__subdf3+0x4ec>
    8ff0:	3463c83a 	sub	r17,r6,r17
    8ff4:	28c7c83a 	sub	r3,r5,r3
    8ff8:	344d803a 	cmpltu	r6,r6,r17
    8ffc:	19a7c83a 	sub	r19,r3,r6
    9000:	3825883a 	mov	r18,r7
    9004:	983f861e 	bne	r19,zero,8e20 <__alt_data_end+0xf0008e20>
    9008:	8809883a 	mov	r4,r17
    900c:	00098900 	call	9890 <__clzsi2>
    9010:	10800804 	addi	r2,r2,32
    9014:	113ffe04 	addi	r4,r2,-8
    9018:	00c007c4 	movi	r3,31
    901c:	193f850e 	bge	r3,r4,8e34 <__alt_data_end+0xf0008e34>
    9020:	10bff604 	addi	r2,r2,-40
    9024:	8884983a 	sll	r2,r17,r2
    9028:	0023883a 	mov	r17,zero
    902c:	243f880e 	bge	r4,r16,8e50 <__alt_data_end+0xf0008e50>
    9030:	00ffe034 	movhi	r3,65408
    9034:	18ffffc4 	addi	r3,r3,-1
    9038:	8121c83a 	sub	r16,r16,r4
    903c:	10c6703a 	and	r3,r2,r3
    9040:	003f3406 	br	8d14 <__alt_data_end+0xf0008d14>
    9044:	9100004c 	andi	r4,r18,1
    9048:	000b883a 	mov	r5,zero
    904c:	0005883a 	mov	r2,zero
    9050:	003f4806 	br	8d74 <__alt_data_end+0xf0008d74>
    9054:	298cb03a 	or	r6,r5,r6
    9058:	300cc03a 	cmpne	r6,r6,zero
    905c:	0005883a 	mov	r2,zero
    9060:	003f6406 	br	8df4 <__alt_data_end+0xf0008df4>
    9064:	10009a1e 	bne	r2,zero,92d0 <__subdf3+0x640>
    9068:	82400044 	addi	r9,r16,1
    906c:	4881ffcc 	andi	r2,r9,2047
    9070:	02800044 	movi	r10,1
    9074:	5080670e 	bge	r10,r2,9214 <__subdf3+0x584>
    9078:	0081ffc4 	movi	r2,2047
    907c:	4880af26 	beq	r9,r2,933c <__subdf3+0x6ac>
    9080:	898d883a 	add	r6,r17,r6
    9084:	1945883a 	add	r2,r3,r5
    9088:	3447803a 	cmpltu	r3,r6,r17
    908c:	1887883a 	add	r3,r3,r2
    9090:	182297fa 	slli	r17,r3,31
    9094:	300cd07a 	srli	r6,r6,1
    9098:	1806d07a 	srli	r3,r3,1
    909c:	4821883a 	mov	r16,r9
    90a0:	89a2b03a 	or	r17,r17,r6
    90a4:	003f1b06 	br	8d14 <__alt_data_end+0xf0008d14>
    90a8:	0101ffc4 	movi	r4,2047
    90ac:	813f441e 	bne	r16,r4,8dc0 <__alt_data_end+0xf0008dc0>
    90b0:	003f1806 	br	8d14 <__alt_data_end+0xf0008d14>
    90b4:	843ff844 	addi	r16,r16,-31
    90b8:	01400804 	movi	r5,32
    90bc:	1408d83a 	srl	r4,r2,r16
    90c0:	19405026 	beq	r3,r5,9204 <__subdf3+0x574>
    90c4:	01401004 	movi	r5,64
    90c8:	28c7c83a 	sub	r3,r5,r3
    90cc:	10c4983a 	sll	r2,r2,r3
    90d0:	88a2b03a 	or	r17,r17,r2
    90d4:	8822c03a 	cmpne	r17,r17,zero
    90d8:	2462b03a 	or	r17,r4,r17
    90dc:	0007883a 	mov	r3,zero
    90e0:	0021883a 	mov	r16,zero
    90e4:	003f6d06 	br	8e9c <__alt_data_end+0xf0008e9c>
    90e8:	11fff804 	addi	r7,r2,-32
    90ec:	01000804 	movi	r4,32
    90f0:	29ced83a 	srl	r7,r5,r7
    90f4:	11004526 	beq	r2,r4,920c <__subdf3+0x57c>
    90f8:	01001004 	movi	r4,64
    90fc:	2089c83a 	sub	r4,r4,r2
    9100:	2904983a 	sll	r2,r5,r4
    9104:	118cb03a 	or	r6,r2,r6
    9108:	300cc03a 	cmpne	r6,r6,zero
    910c:	398cb03a 	or	r6,r7,r6
    9110:	0005883a 	mov	r2,zero
    9114:	003f3706 	br	8df4 <__alt_data_end+0xf0008df4>
    9118:	80002a26 	beq	r16,zero,91c4 <__subdf3+0x534>
    911c:	0101ffc4 	movi	r4,2047
    9120:	49006626 	beq	r9,r4,92bc <__subdf3+0x62c>
    9124:	0085c83a 	sub	r2,zero,r2
    9128:	18c02034 	orhi	r3,r3,128
    912c:	01000e04 	movi	r4,56
    9130:	20807e16 	blt	r4,r2,932c <__subdf3+0x69c>
    9134:	010007c4 	movi	r4,31
    9138:	2080e716 	blt	r4,r2,94d8 <__subdf3+0x848>
    913c:	01000804 	movi	r4,32
    9140:	2089c83a 	sub	r4,r4,r2
    9144:	1914983a 	sll	r10,r3,r4
    9148:	8890d83a 	srl	r8,r17,r2
    914c:	8908983a 	sll	r4,r17,r4
    9150:	1884d83a 	srl	r2,r3,r2
    9154:	5222b03a 	or	r17,r10,r8
    9158:	2006c03a 	cmpne	r3,r4,zero
    915c:	88e2b03a 	or	r17,r17,r3
    9160:	3463c83a 	sub	r17,r6,r17
    9164:	2885c83a 	sub	r2,r5,r2
    9168:	344d803a 	cmpltu	r6,r6,r17
    916c:	1187c83a 	sub	r3,r2,r6
    9170:	4821883a 	mov	r16,r9
    9174:	3825883a 	mov	r18,r7
    9178:	003f2306 	br	8e08 <__alt_data_end+0xf0008e08>
    917c:	24d0b03a 	or	r8,r4,r19
    9180:	40001b1e 	bne	r8,zero,91f0 <__subdf3+0x560>
    9184:	0005883a 	mov	r2,zero
    9188:	0009883a 	mov	r4,zero
    918c:	0021883a 	mov	r16,zero
    9190:	003f4906 	br	8eb8 <__alt_data_end+0xf0008eb8>
    9194:	010007c4 	movi	r4,31
    9198:	20803a16 	blt	r4,r2,9284 <__subdf3+0x5f4>
    919c:	01000804 	movi	r4,32
    91a0:	2089c83a 	sub	r4,r4,r2
    91a4:	2912983a 	sll	r9,r5,r4
    91a8:	3090d83a 	srl	r8,r6,r2
    91ac:	3108983a 	sll	r4,r6,r4
    91b0:	2884d83a 	srl	r2,r5,r2
    91b4:	4a12b03a 	or	r9,r9,r8
    91b8:	2008c03a 	cmpne	r4,r4,zero
    91bc:	4912b03a 	or	r9,r9,r4
    91c0:	003f4e06 	br	8efc <__alt_data_end+0xf0008efc>
    91c4:	1c48b03a 	or	r4,r3,r17
    91c8:	20003c26 	beq	r4,zero,92bc <__subdf3+0x62c>
    91cc:	0084303a 	nor	r2,zero,r2
    91d0:	1000381e 	bne	r2,zero,92b4 <__subdf3+0x624>
    91d4:	3463c83a 	sub	r17,r6,r17
    91d8:	28c5c83a 	sub	r2,r5,r3
    91dc:	344d803a 	cmpltu	r6,r6,r17
    91e0:	1187c83a 	sub	r3,r2,r6
    91e4:	4821883a 	mov	r16,r9
    91e8:	3825883a 	mov	r18,r7
    91ec:	003f0606 	br	8e08 <__alt_data_end+0xf0008e08>
    91f0:	2023883a 	mov	r17,r4
    91f4:	003f0906 	br	8e1c <__alt_data_end+0xf0008e1c>
    91f8:	0101ffc4 	movi	r4,2047
    91fc:	813f3a1e 	bne	r16,r4,8ee8 <__alt_data_end+0xf0008ee8>
    9200:	003ec406 	br	8d14 <__alt_data_end+0xf0008d14>
    9204:	0005883a 	mov	r2,zero
    9208:	003fb106 	br	90d0 <__alt_data_end+0xf00090d0>
    920c:	0005883a 	mov	r2,zero
    9210:	003fbc06 	br	9104 <__alt_data_end+0xf0009104>
    9214:	1c44b03a 	or	r2,r3,r17
    9218:	80008e1e 	bne	r16,zero,9454 <__subdf3+0x7c4>
    921c:	1000c826 	beq	r2,zero,9540 <__subdf3+0x8b0>
    9220:	2984b03a 	or	r2,r5,r6
    9224:	103ebb26 	beq	r2,zero,8d14 <__alt_data_end+0xf0008d14>
    9228:	8989883a 	add	r4,r17,r6
    922c:	1945883a 	add	r2,r3,r5
    9230:	2447803a 	cmpltu	r3,r4,r17
    9234:	1887883a 	add	r3,r3,r2
    9238:	1880202c 	andhi	r2,r3,128
    923c:	2023883a 	mov	r17,r4
    9240:	103f1626 	beq	r2,zero,8e9c <__alt_data_end+0xf0008e9c>
    9244:	00bfe034 	movhi	r2,65408
    9248:	10bfffc4 	addi	r2,r2,-1
    924c:	5021883a 	mov	r16,r10
    9250:	1886703a 	and	r3,r3,r2
    9254:	003eaf06 	br	8d14 <__alt_data_end+0xf0008d14>
    9258:	3825883a 	mov	r18,r7
    925c:	003f0f06 	br	8e9c <__alt_data_end+0xf0008e9c>
    9260:	1c44b03a 	or	r2,r3,r17
    9264:	8000251e 	bne	r16,zero,92fc <__subdf3+0x66c>
    9268:	1000661e 	bne	r2,zero,9404 <__subdf3+0x774>
    926c:	2990b03a 	or	r8,r5,r6
    9270:	40009626 	beq	r8,zero,94cc <__subdf3+0x83c>
    9274:	2807883a 	mov	r3,r5
    9278:	3023883a 	mov	r17,r6
    927c:	3825883a 	mov	r18,r7
    9280:	003ea406 	br	8d14 <__alt_data_end+0xf0008d14>
    9284:	127ff804 	addi	r9,r2,-32
    9288:	01000804 	movi	r4,32
    928c:	2a52d83a 	srl	r9,r5,r9
    9290:	11008c26 	beq	r2,r4,94c4 <__subdf3+0x834>
    9294:	01001004 	movi	r4,64
    9298:	2085c83a 	sub	r2,r4,r2
    929c:	2884983a 	sll	r2,r5,r2
    92a0:	118cb03a 	or	r6,r2,r6
    92a4:	300cc03a 	cmpne	r6,r6,zero
    92a8:	4992b03a 	or	r9,r9,r6
    92ac:	0005883a 	mov	r2,zero
    92b0:	003f1206 	br	8efc <__alt_data_end+0xf0008efc>
    92b4:	0101ffc4 	movi	r4,2047
    92b8:	493f9c1e 	bne	r9,r4,912c <__alt_data_end+0xf000912c>
    92bc:	2807883a 	mov	r3,r5
    92c0:	3023883a 	mov	r17,r6
    92c4:	4821883a 	mov	r16,r9
    92c8:	3825883a 	mov	r18,r7
    92cc:	003e9106 	br	8d14 <__alt_data_end+0xf0008d14>
    92d0:	80001f1e 	bne	r16,zero,9350 <__subdf3+0x6c0>
    92d4:	1c48b03a 	or	r4,r3,r17
    92d8:	20005a26 	beq	r4,zero,9444 <__subdf3+0x7b4>
    92dc:	0084303a 	nor	r2,zero,r2
    92e0:	1000561e 	bne	r2,zero,943c <__subdf3+0x7ac>
    92e4:	89a3883a 	add	r17,r17,r6
    92e8:	1945883a 	add	r2,r3,r5
    92ec:	898d803a 	cmpltu	r6,r17,r6
    92f0:	3087883a 	add	r3,r6,r2
    92f4:	4821883a 	mov	r16,r9
    92f8:	003f0506 	br	8f10 <__alt_data_end+0xf0008f10>
    92fc:	10002b1e 	bne	r2,zero,93ac <__subdf3+0x71c>
    9300:	2984b03a 	or	r2,r5,r6
    9304:	10008026 	beq	r2,zero,9508 <__subdf3+0x878>
    9308:	2807883a 	mov	r3,r5
    930c:	3023883a 	mov	r17,r6
    9310:	3825883a 	mov	r18,r7
    9314:	0401ffc4 	movi	r16,2047
    9318:	003e7e06 	br	8d14 <__alt_data_end+0xf0008d14>
    931c:	3809883a 	mov	r4,r7
    9320:	0011883a 	mov	r8,zero
    9324:	0005883a 	mov	r2,zero
    9328:	003ee306 	br	8eb8 <__alt_data_end+0xf0008eb8>
    932c:	1c62b03a 	or	r17,r3,r17
    9330:	8822c03a 	cmpne	r17,r17,zero
    9334:	0005883a 	mov	r2,zero
    9338:	003f8906 	br	9160 <__alt_data_end+0xf0009160>
    933c:	3809883a 	mov	r4,r7
    9340:	4821883a 	mov	r16,r9
    9344:	0011883a 	mov	r8,zero
    9348:	0005883a 	mov	r2,zero
    934c:	003eda06 	br	8eb8 <__alt_data_end+0xf0008eb8>
    9350:	0101ffc4 	movi	r4,2047
    9354:	49003b26 	beq	r9,r4,9444 <__subdf3+0x7b4>
    9358:	0085c83a 	sub	r2,zero,r2
    935c:	18c02034 	orhi	r3,r3,128
    9360:	01000e04 	movi	r4,56
    9364:	20806e16 	blt	r4,r2,9520 <__subdf3+0x890>
    9368:	010007c4 	movi	r4,31
    936c:	20807716 	blt	r4,r2,954c <__subdf3+0x8bc>
    9370:	01000804 	movi	r4,32
    9374:	2089c83a 	sub	r4,r4,r2
    9378:	1914983a 	sll	r10,r3,r4
    937c:	8890d83a 	srl	r8,r17,r2
    9380:	8908983a 	sll	r4,r17,r4
    9384:	1884d83a 	srl	r2,r3,r2
    9388:	5222b03a 	or	r17,r10,r8
    938c:	2006c03a 	cmpne	r3,r4,zero
    9390:	88e2b03a 	or	r17,r17,r3
    9394:	89a3883a 	add	r17,r17,r6
    9398:	1145883a 	add	r2,r2,r5
    939c:	898d803a 	cmpltu	r6,r17,r6
    93a0:	3087883a 	add	r3,r6,r2
    93a4:	4821883a 	mov	r16,r9
    93a8:	003ed906 	br	8f10 <__alt_data_end+0xf0008f10>
    93ac:	2984b03a 	or	r2,r5,r6
    93b0:	10004226 	beq	r2,zero,94bc <__subdf3+0x82c>
    93b4:	1808d0fa 	srli	r4,r3,3
    93b8:	8822d0fa 	srli	r17,r17,3
    93bc:	1806977a 	slli	r3,r3,29
    93c0:	2080022c 	andhi	r2,r4,8
    93c4:	1c62b03a 	or	r17,r3,r17
    93c8:	10000826 	beq	r2,zero,93ec <__subdf3+0x75c>
    93cc:	2812d0fa 	srli	r9,r5,3
    93d0:	4880022c 	andhi	r2,r9,8
    93d4:	1000051e 	bne	r2,zero,93ec <__subdf3+0x75c>
    93d8:	300cd0fa 	srli	r6,r6,3
    93dc:	2804977a 	slli	r2,r5,29
    93e0:	4809883a 	mov	r4,r9
    93e4:	3825883a 	mov	r18,r7
    93e8:	11a2b03a 	or	r17,r2,r6
    93ec:	8806d77a 	srli	r3,r17,29
    93f0:	200890fa 	slli	r4,r4,3
    93f4:	882290fa 	slli	r17,r17,3
    93f8:	0401ffc4 	movi	r16,2047
    93fc:	1906b03a 	or	r3,r3,r4
    9400:	003e4406 	br	8d14 <__alt_data_end+0xf0008d14>
    9404:	2984b03a 	or	r2,r5,r6
    9408:	103e4226 	beq	r2,zero,8d14 <__alt_data_end+0xf0008d14>
    940c:	8989c83a 	sub	r4,r17,r6
    9410:	8911803a 	cmpltu	r8,r17,r4
    9414:	1945c83a 	sub	r2,r3,r5
    9418:	1205c83a 	sub	r2,r2,r8
    941c:	1200202c 	andhi	r8,r2,128
    9420:	403e9a26 	beq	r8,zero,8e8c <__alt_data_end+0xf0008e8c>
    9424:	3463c83a 	sub	r17,r6,r17
    9428:	28c5c83a 	sub	r2,r5,r3
    942c:	344d803a 	cmpltu	r6,r6,r17
    9430:	1187c83a 	sub	r3,r2,r6
    9434:	3825883a 	mov	r18,r7
    9438:	003e3606 	br	8d14 <__alt_data_end+0xf0008d14>
    943c:	0101ffc4 	movi	r4,2047
    9440:	493fc71e 	bne	r9,r4,9360 <__alt_data_end+0xf0009360>
    9444:	2807883a 	mov	r3,r5
    9448:	3023883a 	mov	r17,r6
    944c:	4821883a 	mov	r16,r9
    9450:	003e3006 	br	8d14 <__alt_data_end+0xf0008d14>
    9454:	10003626 	beq	r2,zero,9530 <__subdf3+0x8a0>
    9458:	2984b03a 	or	r2,r5,r6
    945c:	10001726 	beq	r2,zero,94bc <__subdf3+0x82c>
    9460:	1808d0fa 	srli	r4,r3,3
    9464:	8822d0fa 	srli	r17,r17,3
    9468:	1806977a 	slli	r3,r3,29
    946c:	2080022c 	andhi	r2,r4,8
    9470:	1c62b03a 	or	r17,r3,r17
    9474:	10000726 	beq	r2,zero,9494 <__subdf3+0x804>
    9478:	2812d0fa 	srli	r9,r5,3
    947c:	4880022c 	andhi	r2,r9,8
    9480:	1000041e 	bne	r2,zero,9494 <__subdf3+0x804>
    9484:	300cd0fa 	srli	r6,r6,3
    9488:	2804977a 	slli	r2,r5,29
    948c:	4809883a 	mov	r4,r9
    9490:	11a2b03a 	or	r17,r2,r6
    9494:	8806d77a 	srli	r3,r17,29
    9498:	200890fa 	slli	r4,r4,3
    949c:	882290fa 	slli	r17,r17,3
    94a0:	3825883a 	mov	r18,r7
    94a4:	1906b03a 	or	r3,r3,r4
    94a8:	0401ffc4 	movi	r16,2047
    94ac:	003e1906 	br	8d14 <__alt_data_end+0xf0008d14>
    94b0:	000b883a 	mov	r5,zero
    94b4:	0005883a 	mov	r2,zero
    94b8:	003e2e06 	br	8d74 <__alt_data_end+0xf0008d74>
    94bc:	0401ffc4 	movi	r16,2047
    94c0:	003e1406 	br	8d14 <__alt_data_end+0xf0008d14>
    94c4:	0005883a 	mov	r2,zero
    94c8:	003f7506 	br	92a0 <__alt_data_end+0xf00092a0>
    94cc:	0005883a 	mov	r2,zero
    94d0:	0009883a 	mov	r4,zero
    94d4:	003e7806 	br	8eb8 <__alt_data_end+0xf0008eb8>
    94d8:	123ff804 	addi	r8,r2,-32
    94dc:	01000804 	movi	r4,32
    94e0:	1a10d83a 	srl	r8,r3,r8
    94e4:	11002526 	beq	r2,r4,957c <__subdf3+0x8ec>
    94e8:	01001004 	movi	r4,64
    94ec:	2085c83a 	sub	r2,r4,r2
    94f0:	1884983a 	sll	r2,r3,r2
    94f4:	1444b03a 	or	r2,r2,r17
    94f8:	1004c03a 	cmpne	r2,r2,zero
    94fc:	40a2b03a 	or	r17,r8,r2
    9500:	0005883a 	mov	r2,zero
    9504:	003f1606 	br	9160 <__alt_data_end+0xf0009160>
    9508:	02000434 	movhi	r8,16
    950c:	0009883a 	mov	r4,zero
    9510:	423fffc4 	addi	r8,r8,-1
    9514:	00bfffc4 	movi	r2,-1
    9518:	0401ffc4 	movi	r16,2047
    951c:	003e6606 	br	8eb8 <__alt_data_end+0xf0008eb8>
    9520:	1c62b03a 	or	r17,r3,r17
    9524:	8822c03a 	cmpne	r17,r17,zero
    9528:	0005883a 	mov	r2,zero
    952c:	003f9906 	br	9394 <__alt_data_end+0xf0009394>
    9530:	2807883a 	mov	r3,r5
    9534:	3023883a 	mov	r17,r6
    9538:	0401ffc4 	movi	r16,2047
    953c:	003df506 	br	8d14 <__alt_data_end+0xf0008d14>
    9540:	2807883a 	mov	r3,r5
    9544:	3023883a 	mov	r17,r6
    9548:	003df206 	br	8d14 <__alt_data_end+0xf0008d14>
    954c:	123ff804 	addi	r8,r2,-32
    9550:	01000804 	movi	r4,32
    9554:	1a10d83a 	srl	r8,r3,r8
    9558:	11000a26 	beq	r2,r4,9584 <__subdf3+0x8f4>
    955c:	01001004 	movi	r4,64
    9560:	2085c83a 	sub	r2,r4,r2
    9564:	1884983a 	sll	r2,r3,r2
    9568:	1444b03a 	or	r2,r2,r17
    956c:	1004c03a 	cmpne	r2,r2,zero
    9570:	40a2b03a 	or	r17,r8,r2
    9574:	0005883a 	mov	r2,zero
    9578:	003f8606 	br	9394 <__alt_data_end+0xf0009394>
    957c:	0005883a 	mov	r2,zero
    9580:	003fdc06 	br	94f4 <__alt_data_end+0xf00094f4>
    9584:	0005883a 	mov	r2,zero
    9588:	003ff706 	br	9568 <__alt_data_end+0xf0009568>

0000958c <__fixdfsi>:
    958c:	280cd53a 	srli	r6,r5,20
    9590:	00c00434 	movhi	r3,16
    9594:	18ffffc4 	addi	r3,r3,-1
    9598:	3181ffcc 	andi	r6,r6,2047
    959c:	01c0ff84 	movi	r7,1022
    95a0:	28c6703a 	and	r3,r5,r3
    95a4:	280ad7fa 	srli	r5,r5,31
    95a8:	3980120e 	bge	r7,r6,95f4 <__fixdfsi+0x68>
    95ac:	00810744 	movi	r2,1053
    95b0:	11800c16 	blt	r2,r6,95e4 <__fixdfsi+0x58>
    95b4:	00810cc4 	movi	r2,1075
    95b8:	1185c83a 	sub	r2,r2,r6
    95bc:	01c007c4 	movi	r7,31
    95c0:	18c00434 	orhi	r3,r3,16
    95c4:	38800d16 	blt	r7,r2,95fc <__fixdfsi+0x70>
    95c8:	31befb44 	addi	r6,r6,-1043
    95cc:	2084d83a 	srl	r2,r4,r2
    95d0:	1986983a 	sll	r3,r3,r6
    95d4:	1884b03a 	or	r2,r3,r2
    95d8:	28000726 	beq	r5,zero,95f8 <__fixdfsi+0x6c>
    95dc:	0085c83a 	sub	r2,zero,r2
    95e0:	f800283a 	ret
    95e4:	00a00034 	movhi	r2,32768
    95e8:	10bfffc4 	addi	r2,r2,-1
    95ec:	2885883a 	add	r2,r5,r2
    95f0:	f800283a 	ret
    95f4:	0005883a 	mov	r2,zero
    95f8:	f800283a 	ret
    95fc:	008104c4 	movi	r2,1043
    9600:	1185c83a 	sub	r2,r2,r6
    9604:	1884d83a 	srl	r2,r3,r2
    9608:	003ff306 	br	95d8 <__alt_data_end+0xf00095d8>

0000960c <__floatsidf>:
    960c:	defffd04 	addi	sp,sp,-12
    9610:	dfc00215 	stw	ra,8(sp)
    9614:	dc400115 	stw	r17,4(sp)
    9618:	dc000015 	stw	r16,0(sp)
    961c:	20002b26 	beq	r4,zero,96cc <__floatsidf+0xc0>
    9620:	2023883a 	mov	r17,r4
    9624:	2020d7fa 	srli	r16,r4,31
    9628:	20002d16 	blt	r4,zero,96e0 <__floatsidf+0xd4>
    962c:	8809883a 	mov	r4,r17
    9630:	00098900 	call	9890 <__clzsi2>
    9634:	01410784 	movi	r5,1054
    9638:	288bc83a 	sub	r5,r5,r2
    963c:	01010cc4 	movi	r4,1075
    9640:	2149c83a 	sub	r4,r4,r5
    9644:	00c007c4 	movi	r3,31
    9648:	1900160e 	bge	r3,r4,96a4 <__floatsidf+0x98>
    964c:	00c104c4 	movi	r3,1043
    9650:	1947c83a 	sub	r3,r3,r5
    9654:	88c6983a 	sll	r3,r17,r3
    9658:	00800434 	movhi	r2,16
    965c:	10bfffc4 	addi	r2,r2,-1
    9660:	1886703a 	and	r3,r3,r2
    9664:	2941ffcc 	andi	r5,r5,2047
    9668:	800d883a 	mov	r6,r16
    966c:	0005883a 	mov	r2,zero
    9670:	280a953a 	slli	r5,r5,20
    9674:	31803fcc 	andi	r6,r6,255
    9678:	01000434 	movhi	r4,16
    967c:	300c97fa 	slli	r6,r6,31
    9680:	213fffc4 	addi	r4,r4,-1
    9684:	1906703a 	and	r3,r3,r4
    9688:	1946b03a 	or	r3,r3,r5
    968c:	1986b03a 	or	r3,r3,r6
    9690:	dfc00217 	ldw	ra,8(sp)
    9694:	dc400117 	ldw	r17,4(sp)
    9698:	dc000017 	ldw	r16,0(sp)
    969c:	dec00304 	addi	sp,sp,12
    96a0:	f800283a 	ret
    96a4:	00c002c4 	movi	r3,11
    96a8:	1887c83a 	sub	r3,r3,r2
    96ac:	88c6d83a 	srl	r3,r17,r3
    96b0:	8904983a 	sll	r2,r17,r4
    96b4:	01000434 	movhi	r4,16
    96b8:	213fffc4 	addi	r4,r4,-1
    96bc:	2941ffcc 	andi	r5,r5,2047
    96c0:	1906703a 	and	r3,r3,r4
    96c4:	800d883a 	mov	r6,r16
    96c8:	003fe906 	br	9670 <__alt_data_end+0xf0009670>
    96cc:	000d883a 	mov	r6,zero
    96d0:	000b883a 	mov	r5,zero
    96d4:	0007883a 	mov	r3,zero
    96d8:	0005883a 	mov	r2,zero
    96dc:	003fe406 	br	9670 <__alt_data_end+0xf0009670>
    96e0:	0123c83a 	sub	r17,zero,r4
    96e4:	003fd106 	br	962c <__alt_data_end+0xf000962c>

000096e8 <__truncdfsf2>:
    96e8:	2810d53a 	srli	r8,r5,20
    96ec:	01c00434 	movhi	r7,16
    96f0:	39ffffc4 	addi	r7,r7,-1
    96f4:	29ce703a 	and	r7,r5,r7
    96f8:	4201ffcc 	andi	r8,r8,2047
    96fc:	380e90fa 	slli	r7,r7,3
    9700:	200cd77a 	srli	r6,r4,29
    9704:	42400044 	addi	r9,r8,1
    9708:	4a41ffcc 	andi	r9,r9,2047
    970c:	00c00044 	movi	r3,1
    9710:	280ad7fa 	srli	r5,r5,31
    9714:	31ceb03a 	or	r7,r6,r7
    9718:	200490fa 	slli	r2,r4,3
    971c:	1a40230e 	bge	r3,r9,97ac <__truncdfsf2+0xc4>
    9720:	40ff2004 	addi	r3,r8,-896
    9724:	01803f84 	movi	r6,254
    9728:	30c01516 	blt	r6,r3,9780 <__truncdfsf2+0x98>
    972c:	00c0380e 	bge	zero,r3,9810 <__truncdfsf2+0x128>
    9730:	200c91ba 	slli	r6,r4,6
    9734:	380e90fa 	slli	r7,r7,3
    9738:	1004d77a 	srli	r2,r2,29
    973c:	300cc03a 	cmpne	r6,r6,zero
    9740:	31ccb03a 	or	r6,r6,r7
    9744:	308cb03a 	or	r6,r6,r2
    9748:	308001cc 	andi	r2,r6,7
    974c:	10000426 	beq	r2,zero,9760 <__truncdfsf2+0x78>
    9750:	308003cc 	andi	r2,r6,15
    9754:	01000104 	movi	r4,4
    9758:	11000126 	beq	r2,r4,9760 <__truncdfsf2+0x78>
    975c:	31800104 	addi	r6,r6,4
    9760:	3081002c 	andhi	r2,r6,1024
    9764:	10001626 	beq	r2,zero,97c0 <__truncdfsf2+0xd8>
    9768:	18c00044 	addi	r3,r3,1
    976c:	00803fc4 	movi	r2,255
    9770:	18800326 	beq	r3,r2,9780 <__truncdfsf2+0x98>
    9774:	300c91ba 	slli	r6,r6,6
    9778:	300cd27a 	srli	r6,r6,9
    977c:	00000206 	br	9788 <__truncdfsf2+0xa0>
    9780:	00ffffc4 	movi	r3,-1
    9784:	000d883a 	mov	r6,zero
    9788:	18c03fcc 	andi	r3,r3,255
    978c:	180895fa 	slli	r4,r3,23
    9790:	00c02034 	movhi	r3,128
    9794:	280a97fa 	slli	r5,r5,31
    9798:	18ffffc4 	addi	r3,r3,-1
    979c:	30c6703a 	and	r3,r6,r3
    97a0:	1906b03a 	or	r3,r3,r4
    97a4:	1944b03a 	or	r2,r3,r5
    97a8:	f800283a 	ret
    97ac:	40000b1e 	bne	r8,zero,97dc <__truncdfsf2+0xf4>
    97b0:	388cb03a 	or	r6,r7,r2
    97b4:	0007883a 	mov	r3,zero
    97b8:	30000426 	beq	r6,zero,97cc <__truncdfsf2+0xe4>
    97bc:	01800144 	movi	r6,5
    97c0:	00803fc4 	movi	r2,255
    97c4:	300cd0fa 	srli	r6,r6,3
    97c8:	18800a26 	beq	r3,r2,97f4 <__truncdfsf2+0x10c>
    97cc:	00802034 	movhi	r2,128
    97d0:	10bfffc4 	addi	r2,r2,-1
    97d4:	308c703a 	and	r6,r6,r2
    97d8:	003feb06 	br	9788 <__alt_data_end+0xf0009788>
    97dc:	3888b03a 	or	r4,r7,r2
    97e0:	203fe726 	beq	r4,zero,9780 <__alt_data_end+0xf0009780>
    97e4:	380c90fa 	slli	r6,r7,3
    97e8:	00c03fc4 	movi	r3,255
    97ec:	31808034 	orhi	r6,r6,512
    97f0:	003fd506 	br	9748 <__alt_data_end+0xf0009748>
    97f4:	303fe226 	beq	r6,zero,9780 <__alt_data_end+0xf0009780>
    97f8:	00802034 	movhi	r2,128
    97fc:	31801034 	orhi	r6,r6,64
    9800:	10bfffc4 	addi	r2,r2,-1
    9804:	00ffffc4 	movi	r3,-1
    9808:	308c703a 	and	r6,r6,r2
    980c:	003fde06 	br	9788 <__alt_data_end+0xf0009788>
    9810:	013ffa44 	movi	r4,-23
    9814:	19000e16 	blt	r3,r4,9850 <__truncdfsf2+0x168>
    9818:	01000784 	movi	r4,30
    981c:	20c9c83a 	sub	r4,r4,r3
    9820:	018007c4 	movi	r6,31
    9824:	39c02034 	orhi	r7,r7,128
    9828:	31000b16 	blt	r6,r4,9858 <__truncdfsf2+0x170>
    982c:	423f2084 	addi	r8,r8,-894
    9830:	120c983a 	sll	r6,r2,r8
    9834:	3a0e983a 	sll	r7,r7,r8
    9838:	1104d83a 	srl	r2,r2,r4
    983c:	300cc03a 	cmpne	r6,r6,zero
    9840:	31ceb03a 	or	r7,r6,r7
    9844:	388cb03a 	or	r6,r7,r2
    9848:	0007883a 	mov	r3,zero
    984c:	003fbe06 	br	9748 <__alt_data_end+0xf0009748>
    9850:	0007883a 	mov	r3,zero
    9854:	003fd906 	br	97bc <__alt_data_end+0xf00097bc>
    9858:	01bfff84 	movi	r6,-2
    985c:	30cdc83a 	sub	r6,r6,r3
    9860:	00c00804 	movi	r3,32
    9864:	398cd83a 	srl	r6,r7,r6
    9868:	20c00726 	beq	r4,r3,9888 <__truncdfsf2+0x1a0>
    986c:	423f2884 	addi	r8,r8,-862
    9870:	3a0e983a 	sll	r7,r7,r8
    9874:	3884b03a 	or	r2,r7,r2
    9878:	1004c03a 	cmpne	r2,r2,zero
    987c:	118cb03a 	or	r6,r2,r6
    9880:	0007883a 	mov	r3,zero
    9884:	003fb006 	br	9748 <__alt_data_end+0xf0009748>
    9888:	000f883a 	mov	r7,zero
    988c:	003ff906 	br	9874 <__alt_data_end+0xf0009874>

00009890 <__clzsi2>:
    9890:	00bfffd4 	movui	r2,65535
    9894:	11000536 	bltu	r2,r4,98ac <__clzsi2+0x1c>
    9898:	00803fc4 	movi	r2,255
    989c:	11000f36 	bltu	r2,r4,98dc <__clzsi2+0x4c>
    98a0:	00800804 	movi	r2,32
    98a4:	0007883a 	mov	r3,zero
    98a8:	00000506 	br	98c0 <__clzsi2+0x30>
    98ac:	00804034 	movhi	r2,256
    98b0:	10bfffc4 	addi	r2,r2,-1
    98b4:	11000c2e 	bgeu	r2,r4,98e8 <__clzsi2+0x58>
    98b8:	00800204 	movi	r2,8
    98bc:	00c00604 	movi	r3,24
    98c0:	20c8d83a 	srl	r4,r4,r3
    98c4:	00c20034 	movhi	r3,2048
    98c8:	18c0c604 	addi	r3,r3,792
    98cc:	1909883a 	add	r4,r3,r4
    98d0:	20c00003 	ldbu	r3,0(r4)
    98d4:	10c5c83a 	sub	r2,r2,r3
    98d8:	f800283a 	ret
    98dc:	00800604 	movi	r2,24
    98e0:	00c00204 	movi	r3,8
    98e4:	003ff606 	br	98c0 <__alt_data_end+0xf00098c0>
    98e8:	00800404 	movi	r2,16
    98ec:	1007883a 	mov	r3,r2
    98f0:	003ff306 	br	98c0 <__alt_data_end+0xf00098c0>

000098f4 <__divsi3>:
    98f4:	20001b16 	blt	r4,zero,9964 <__divsi3+0x70>
    98f8:	000f883a 	mov	r7,zero
    98fc:	28001616 	blt	r5,zero,9958 <__divsi3+0x64>
    9900:	200d883a 	mov	r6,r4
    9904:	29001a2e 	bgeu	r5,r4,9970 <__divsi3+0x7c>
    9908:	00800804 	movi	r2,32
    990c:	00c00044 	movi	r3,1
    9910:	00000106 	br	9918 <__divsi3+0x24>
    9914:	10000d26 	beq	r2,zero,994c <__divsi3+0x58>
    9918:	294b883a 	add	r5,r5,r5
    991c:	10bfffc4 	addi	r2,r2,-1
    9920:	18c7883a 	add	r3,r3,r3
    9924:	293ffb36 	bltu	r5,r4,9914 <__alt_data_end+0xf0009914>
    9928:	0005883a 	mov	r2,zero
    992c:	18000726 	beq	r3,zero,994c <__divsi3+0x58>
    9930:	0005883a 	mov	r2,zero
    9934:	31400236 	bltu	r6,r5,9940 <__divsi3+0x4c>
    9938:	314dc83a 	sub	r6,r6,r5
    993c:	10c4b03a 	or	r2,r2,r3
    9940:	1806d07a 	srli	r3,r3,1
    9944:	280ad07a 	srli	r5,r5,1
    9948:	183ffa1e 	bne	r3,zero,9934 <__alt_data_end+0xf0009934>
    994c:	38000126 	beq	r7,zero,9954 <__divsi3+0x60>
    9950:	0085c83a 	sub	r2,zero,r2
    9954:	f800283a 	ret
    9958:	014bc83a 	sub	r5,zero,r5
    995c:	39c0005c 	xori	r7,r7,1
    9960:	003fe706 	br	9900 <__alt_data_end+0xf0009900>
    9964:	0109c83a 	sub	r4,zero,r4
    9968:	01c00044 	movi	r7,1
    996c:	003fe306 	br	98fc <__alt_data_end+0xf00098fc>
    9970:	00c00044 	movi	r3,1
    9974:	003fee06 	br	9930 <__alt_data_end+0xf0009930>

00009978 <__modsi3>:
    9978:	20001716 	blt	r4,zero,99d8 <__modsi3+0x60>
    997c:	000f883a 	mov	r7,zero
    9980:	2005883a 	mov	r2,r4
    9984:	28001216 	blt	r5,zero,99d0 <__modsi3+0x58>
    9988:	2900162e 	bgeu	r5,r4,99e4 <__modsi3+0x6c>
    998c:	01800804 	movi	r6,32
    9990:	00c00044 	movi	r3,1
    9994:	00000106 	br	999c <__modsi3+0x24>
    9998:	30000a26 	beq	r6,zero,99c4 <__modsi3+0x4c>
    999c:	294b883a 	add	r5,r5,r5
    99a0:	31bfffc4 	addi	r6,r6,-1
    99a4:	18c7883a 	add	r3,r3,r3
    99a8:	293ffb36 	bltu	r5,r4,9998 <__alt_data_end+0xf0009998>
    99ac:	18000526 	beq	r3,zero,99c4 <__modsi3+0x4c>
    99b0:	1806d07a 	srli	r3,r3,1
    99b4:	11400136 	bltu	r2,r5,99bc <__modsi3+0x44>
    99b8:	1145c83a 	sub	r2,r2,r5
    99bc:	280ad07a 	srli	r5,r5,1
    99c0:	183ffb1e 	bne	r3,zero,99b0 <__alt_data_end+0xf00099b0>
    99c4:	38000126 	beq	r7,zero,99cc <__modsi3+0x54>
    99c8:	0085c83a 	sub	r2,zero,r2
    99cc:	f800283a 	ret
    99d0:	014bc83a 	sub	r5,zero,r5
    99d4:	003fec06 	br	9988 <__alt_data_end+0xf0009988>
    99d8:	0109c83a 	sub	r4,zero,r4
    99dc:	01c00044 	movi	r7,1
    99e0:	003fe706 	br	9980 <__alt_data_end+0xf0009980>
    99e4:	00c00044 	movi	r3,1
    99e8:	003ff106 	br	99b0 <__alt_data_end+0xf00099b0>

000099ec <__udivsi3>:
    99ec:	200d883a 	mov	r6,r4
    99f0:	2900152e 	bgeu	r5,r4,9a48 <__udivsi3+0x5c>
    99f4:	28001416 	blt	r5,zero,9a48 <__udivsi3+0x5c>
    99f8:	00800804 	movi	r2,32
    99fc:	00c00044 	movi	r3,1
    9a00:	00000206 	br	9a0c <__udivsi3+0x20>
    9a04:	10000e26 	beq	r2,zero,9a40 <__udivsi3+0x54>
    9a08:	28000516 	blt	r5,zero,9a20 <__udivsi3+0x34>
    9a0c:	294b883a 	add	r5,r5,r5
    9a10:	10bfffc4 	addi	r2,r2,-1
    9a14:	18c7883a 	add	r3,r3,r3
    9a18:	293ffa36 	bltu	r5,r4,9a04 <__alt_data_end+0xf0009a04>
    9a1c:	18000826 	beq	r3,zero,9a40 <__udivsi3+0x54>
    9a20:	0005883a 	mov	r2,zero
    9a24:	31400236 	bltu	r6,r5,9a30 <__udivsi3+0x44>
    9a28:	314dc83a 	sub	r6,r6,r5
    9a2c:	10c4b03a 	or	r2,r2,r3
    9a30:	1806d07a 	srli	r3,r3,1
    9a34:	280ad07a 	srli	r5,r5,1
    9a38:	183ffa1e 	bne	r3,zero,9a24 <__alt_data_end+0xf0009a24>
    9a3c:	f800283a 	ret
    9a40:	0005883a 	mov	r2,zero
    9a44:	f800283a 	ret
    9a48:	00c00044 	movi	r3,1
    9a4c:	003ff406 	br	9a20 <__alt_data_end+0xf0009a20>

00009a50 <__umodsi3>:
    9a50:	2005883a 	mov	r2,r4
    9a54:	2900122e 	bgeu	r5,r4,9aa0 <__umodsi3+0x50>
    9a58:	28001116 	blt	r5,zero,9aa0 <__umodsi3+0x50>
    9a5c:	01800804 	movi	r6,32
    9a60:	00c00044 	movi	r3,1
    9a64:	00000206 	br	9a70 <__umodsi3+0x20>
    9a68:	30000c26 	beq	r6,zero,9a9c <__umodsi3+0x4c>
    9a6c:	28000516 	blt	r5,zero,9a84 <__umodsi3+0x34>
    9a70:	294b883a 	add	r5,r5,r5
    9a74:	31bfffc4 	addi	r6,r6,-1
    9a78:	18c7883a 	add	r3,r3,r3
    9a7c:	293ffa36 	bltu	r5,r4,9a68 <__alt_data_end+0xf0009a68>
    9a80:	18000626 	beq	r3,zero,9a9c <__umodsi3+0x4c>
    9a84:	1806d07a 	srli	r3,r3,1
    9a88:	11400136 	bltu	r2,r5,9a90 <__umodsi3+0x40>
    9a8c:	1145c83a 	sub	r2,r2,r5
    9a90:	280ad07a 	srli	r5,r5,1
    9a94:	183ffb1e 	bne	r3,zero,9a84 <__alt_data_end+0xf0009a84>
    9a98:	f800283a 	ret
    9a9c:	f800283a 	ret
    9aa0:	00c00044 	movi	r3,1
    9aa4:	003ff706 	br	9a84 <__alt_data_end+0xf0009a84>

00009aa8 <memcmp>:
    9aa8:	01c000c4 	movi	r7,3
    9aac:	3980192e 	bgeu	r7,r6,9b14 <memcmp+0x6c>
    9ab0:	2144b03a 	or	r2,r4,r5
    9ab4:	11c4703a 	and	r2,r2,r7
    9ab8:	10000f26 	beq	r2,zero,9af8 <memcmp+0x50>
    9abc:	20800003 	ldbu	r2,0(r4)
    9ac0:	28c00003 	ldbu	r3,0(r5)
    9ac4:	10c0151e 	bne	r2,r3,9b1c <memcmp+0x74>
    9ac8:	31bfff84 	addi	r6,r6,-2
    9acc:	01ffffc4 	movi	r7,-1
    9ad0:	00000406 	br	9ae4 <memcmp+0x3c>
    9ad4:	20800003 	ldbu	r2,0(r4)
    9ad8:	28c00003 	ldbu	r3,0(r5)
    9adc:	31bfffc4 	addi	r6,r6,-1
    9ae0:	10c00e1e 	bne	r2,r3,9b1c <memcmp+0x74>
    9ae4:	21000044 	addi	r4,r4,1
    9ae8:	29400044 	addi	r5,r5,1
    9aec:	31fff91e 	bne	r6,r7,9ad4 <__alt_data_end+0xf0009ad4>
    9af0:	0005883a 	mov	r2,zero
    9af4:	f800283a 	ret
    9af8:	20c00017 	ldw	r3,0(r4)
    9afc:	28800017 	ldw	r2,0(r5)
    9b00:	18bfee1e 	bne	r3,r2,9abc <__alt_data_end+0xf0009abc>
    9b04:	31bfff04 	addi	r6,r6,-4
    9b08:	21000104 	addi	r4,r4,4
    9b0c:	29400104 	addi	r5,r5,4
    9b10:	39bff936 	bltu	r7,r6,9af8 <__alt_data_end+0xf0009af8>
    9b14:	303fe91e 	bne	r6,zero,9abc <__alt_data_end+0xf0009abc>
    9b18:	003ff506 	br	9af0 <__alt_data_end+0xf0009af0>
    9b1c:	10c5c83a 	sub	r2,r2,r3
    9b20:	f800283a 	ret

00009b24 <memcpy>:
    9b24:	defffd04 	addi	sp,sp,-12
    9b28:	dfc00215 	stw	ra,8(sp)
    9b2c:	dc400115 	stw	r17,4(sp)
    9b30:	dc000015 	stw	r16,0(sp)
    9b34:	00c003c4 	movi	r3,15
    9b38:	2005883a 	mov	r2,r4
    9b3c:	1980452e 	bgeu	r3,r6,9c54 <memcpy+0x130>
    9b40:	2906b03a 	or	r3,r5,r4
    9b44:	18c000cc 	andi	r3,r3,3
    9b48:	1800441e 	bne	r3,zero,9c5c <memcpy+0x138>
    9b4c:	347ffc04 	addi	r17,r6,-16
    9b50:	8822d13a 	srli	r17,r17,4
    9b54:	28c00104 	addi	r3,r5,4
    9b58:	23400104 	addi	r13,r4,4
    9b5c:	8820913a 	slli	r16,r17,4
    9b60:	2b000204 	addi	r12,r5,8
    9b64:	22c00204 	addi	r11,r4,8
    9b68:	84000504 	addi	r16,r16,20
    9b6c:	2a800304 	addi	r10,r5,12
    9b70:	22400304 	addi	r9,r4,12
    9b74:	2c21883a 	add	r16,r5,r16
    9b78:	2811883a 	mov	r8,r5
    9b7c:	200f883a 	mov	r7,r4
    9b80:	41000017 	ldw	r4,0(r8)
    9b84:	1fc00017 	ldw	ra,0(r3)
    9b88:	63c00017 	ldw	r15,0(r12)
    9b8c:	39000015 	stw	r4,0(r7)
    9b90:	53800017 	ldw	r14,0(r10)
    9b94:	6fc00015 	stw	ra,0(r13)
    9b98:	5bc00015 	stw	r15,0(r11)
    9b9c:	4b800015 	stw	r14,0(r9)
    9ba0:	18c00404 	addi	r3,r3,16
    9ba4:	39c00404 	addi	r7,r7,16
    9ba8:	42000404 	addi	r8,r8,16
    9bac:	6b400404 	addi	r13,r13,16
    9bb0:	63000404 	addi	r12,r12,16
    9bb4:	5ac00404 	addi	r11,r11,16
    9bb8:	52800404 	addi	r10,r10,16
    9bbc:	4a400404 	addi	r9,r9,16
    9bc0:	1c3fef1e 	bne	r3,r16,9b80 <__alt_data_end+0xf0009b80>
    9bc4:	89c00044 	addi	r7,r17,1
    9bc8:	380e913a 	slli	r7,r7,4
    9bcc:	310003cc 	andi	r4,r6,15
    9bd0:	02c000c4 	movi	r11,3
    9bd4:	11c7883a 	add	r3,r2,r7
    9bd8:	29cb883a 	add	r5,r5,r7
    9bdc:	5900212e 	bgeu	r11,r4,9c64 <memcpy+0x140>
    9be0:	1813883a 	mov	r9,r3
    9be4:	2811883a 	mov	r8,r5
    9be8:	200f883a 	mov	r7,r4
    9bec:	42800017 	ldw	r10,0(r8)
    9bf0:	4a400104 	addi	r9,r9,4
    9bf4:	39ffff04 	addi	r7,r7,-4
    9bf8:	4abfff15 	stw	r10,-4(r9)
    9bfc:	42000104 	addi	r8,r8,4
    9c00:	59fffa36 	bltu	r11,r7,9bec <__alt_data_end+0xf0009bec>
    9c04:	213fff04 	addi	r4,r4,-4
    9c08:	2008d0ba 	srli	r4,r4,2
    9c0c:	318000cc 	andi	r6,r6,3
    9c10:	21000044 	addi	r4,r4,1
    9c14:	2109883a 	add	r4,r4,r4
    9c18:	2109883a 	add	r4,r4,r4
    9c1c:	1907883a 	add	r3,r3,r4
    9c20:	290b883a 	add	r5,r5,r4
    9c24:	30000626 	beq	r6,zero,9c40 <memcpy+0x11c>
    9c28:	198d883a 	add	r6,r3,r6
    9c2c:	29c00003 	ldbu	r7,0(r5)
    9c30:	18c00044 	addi	r3,r3,1
    9c34:	29400044 	addi	r5,r5,1
    9c38:	19ffffc5 	stb	r7,-1(r3)
    9c3c:	19bffb1e 	bne	r3,r6,9c2c <__alt_data_end+0xf0009c2c>
    9c40:	dfc00217 	ldw	ra,8(sp)
    9c44:	dc400117 	ldw	r17,4(sp)
    9c48:	dc000017 	ldw	r16,0(sp)
    9c4c:	dec00304 	addi	sp,sp,12
    9c50:	f800283a 	ret
    9c54:	2007883a 	mov	r3,r4
    9c58:	003ff206 	br	9c24 <__alt_data_end+0xf0009c24>
    9c5c:	2007883a 	mov	r3,r4
    9c60:	003ff106 	br	9c28 <__alt_data_end+0xf0009c28>
    9c64:	200d883a 	mov	r6,r4
    9c68:	003fee06 	br	9c24 <__alt_data_end+0xf0009c24>

00009c6c <memset>:
    9c6c:	20c000cc 	andi	r3,r4,3
    9c70:	2005883a 	mov	r2,r4
    9c74:	18004426 	beq	r3,zero,9d88 <memset+0x11c>
    9c78:	31ffffc4 	addi	r7,r6,-1
    9c7c:	30004026 	beq	r6,zero,9d80 <memset+0x114>
    9c80:	2813883a 	mov	r9,r5
    9c84:	200d883a 	mov	r6,r4
    9c88:	2007883a 	mov	r3,r4
    9c8c:	00000406 	br	9ca0 <memset+0x34>
    9c90:	3a3fffc4 	addi	r8,r7,-1
    9c94:	31800044 	addi	r6,r6,1
    9c98:	38003926 	beq	r7,zero,9d80 <memset+0x114>
    9c9c:	400f883a 	mov	r7,r8
    9ca0:	18c00044 	addi	r3,r3,1
    9ca4:	32400005 	stb	r9,0(r6)
    9ca8:	1a0000cc 	andi	r8,r3,3
    9cac:	403ff81e 	bne	r8,zero,9c90 <__alt_data_end+0xf0009c90>
    9cb0:	010000c4 	movi	r4,3
    9cb4:	21c02d2e 	bgeu	r4,r7,9d6c <memset+0x100>
    9cb8:	29003fcc 	andi	r4,r5,255
    9cbc:	200c923a 	slli	r6,r4,8
    9cc0:	3108b03a 	or	r4,r6,r4
    9cc4:	200c943a 	slli	r6,r4,16
    9cc8:	218cb03a 	or	r6,r4,r6
    9ccc:	010003c4 	movi	r4,15
    9cd0:	21c0182e 	bgeu	r4,r7,9d34 <memset+0xc8>
    9cd4:	3b3ffc04 	addi	r12,r7,-16
    9cd8:	6018d13a 	srli	r12,r12,4
    9cdc:	1a000104 	addi	r8,r3,4
    9ce0:	1ac00204 	addi	r11,r3,8
    9ce4:	6008913a 	slli	r4,r12,4
    9ce8:	1a800304 	addi	r10,r3,12
    9cec:	1813883a 	mov	r9,r3
    9cf0:	21000504 	addi	r4,r4,20
    9cf4:	1909883a 	add	r4,r3,r4
    9cf8:	49800015 	stw	r6,0(r9)
    9cfc:	41800015 	stw	r6,0(r8)
    9d00:	59800015 	stw	r6,0(r11)
    9d04:	51800015 	stw	r6,0(r10)
    9d08:	42000404 	addi	r8,r8,16
    9d0c:	4a400404 	addi	r9,r9,16
    9d10:	5ac00404 	addi	r11,r11,16
    9d14:	52800404 	addi	r10,r10,16
    9d18:	413ff71e 	bne	r8,r4,9cf8 <__alt_data_end+0xf0009cf8>
    9d1c:	63000044 	addi	r12,r12,1
    9d20:	6018913a 	slli	r12,r12,4
    9d24:	39c003cc 	andi	r7,r7,15
    9d28:	010000c4 	movi	r4,3
    9d2c:	1b07883a 	add	r3,r3,r12
    9d30:	21c00e2e 	bgeu	r4,r7,9d6c <memset+0x100>
    9d34:	1813883a 	mov	r9,r3
    9d38:	3811883a 	mov	r8,r7
    9d3c:	010000c4 	movi	r4,3
    9d40:	49800015 	stw	r6,0(r9)
    9d44:	423fff04 	addi	r8,r8,-4
    9d48:	4a400104 	addi	r9,r9,4
    9d4c:	223ffc36 	bltu	r4,r8,9d40 <__alt_data_end+0xf0009d40>
    9d50:	393fff04 	addi	r4,r7,-4
    9d54:	2008d0ba 	srli	r4,r4,2
    9d58:	39c000cc 	andi	r7,r7,3
    9d5c:	21000044 	addi	r4,r4,1
    9d60:	2109883a 	add	r4,r4,r4
    9d64:	2109883a 	add	r4,r4,r4
    9d68:	1907883a 	add	r3,r3,r4
    9d6c:	38000526 	beq	r7,zero,9d84 <memset+0x118>
    9d70:	19cf883a 	add	r7,r3,r7
    9d74:	19400005 	stb	r5,0(r3)
    9d78:	18c00044 	addi	r3,r3,1
    9d7c:	38fffd1e 	bne	r7,r3,9d74 <__alt_data_end+0xf0009d74>
    9d80:	f800283a 	ret
    9d84:	f800283a 	ret
    9d88:	2007883a 	mov	r3,r4
    9d8c:	300f883a 	mov	r7,r6
    9d90:	003fc706 	br	9cb0 <__alt_data_end+0xf0009cb0>

00009d94 <_printf_r>:
    9d94:	defffd04 	addi	sp,sp,-12
    9d98:	2805883a 	mov	r2,r5
    9d9c:	dfc00015 	stw	ra,0(sp)
    9da0:	d9800115 	stw	r6,4(sp)
    9da4:	d9c00215 	stw	r7,8(sp)
    9da8:	21400217 	ldw	r5,8(r4)
    9dac:	d9c00104 	addi	r7,sp,4
    9db0:	100d883a 	mov	r6,r2
    9db4:	0009f6c0 	call	9f6c <___vfprintf_internal_r>
    9db8:	dfc00017 	ldw	ra,0(sp)
    9dbc:	dec00304 	addi	sp,sp,12
    9dc0:	f800283a 	ret

00009dc4 <printf>:
    9dc4:	defffc04 	addi	sp,sp,-16
    9dc8:	dfc00015 	stw	ra,0(sp)
    9dcc:	d9400115 	stw	r5,4(sp)
    9dd0:	d9800215 	stw	r6,8(sp)
    9dd4:	d9c00315 	stw	r7,12(sp)
    9dd8:	00820034 	movhi	r2,2048
    9ddc:	108b2f04 	addi	r2,r2,11452
    9de0:	10800017 	ldw	r2,0(r2)
    9de4:	200b883a 	mov	r5,r4
    9de8:	d9800104 	addi	r6,sp,4
    9dec:	11000217 	ldw	r4,8(r2)
    9df0:	000c1640 	call	c164 <__vfprintf_internal>
    9df4:	dfc00017 	ldw	ra,0(sp)
    9df8:	dec00404 	addi	sp,sp,16
    9dfc:	f800283a 	ret

00009e00 <_puts_r>:
    9e00:	defff604 	addi	sp,sp,-40
    9e04:	dc000715 	stw	r16,28(sp)
    9e08:	2021883a 	mov	r16,r4
    9e0c:	2809883a 	mov	r4,r5
    9e10:	dc400815 	stw	r17,32(sp)
    9e14:	dfc00915 	stw	ra,36(sp)
    9e18:	2823883a 	mov	r17,r5
    9e1c:	0009ed40 	call	9ed4 <strlen>
    9e20:	10c00044 	addi	r3,r2,1
    9e24:	d8800115 	stw	r2,4(sp)
    9e28:	00820034 	movhi	r2,2048
    9e2c:	10810604 	addi	r2,r2,1048
    9e30:	d8800215 	stw	r2,8(sp)
    9e34:	00800044 	movi	r2,1
    9e38:	d8800315 	stw	r2,12(sp)
    9e3c:	00800084 	movi	r2,2
    9e40:	dc400015 	stw	r17,0(sp)
    9e44:	d8c00615 	stw	r3,24(sp)
    9e48:	dec00415 	stw	sp,16(sp)
    9e4c:	d8800515 	stw	r2,20(sp)
    9e50:	80000226 	beq	r16,zero,9e5c <_puts_r+0x5c>
    9e54:	80800e17 	ldw	r2,56(r16)
    9e58:	10001426 	beq	r2,zero,9eac <_puts_r+0xac>
    9e5c:	81400217 	ldw	r5,8(r16)
    9e60:	2880030b 	ldhu	r2,12(r5)
    9e64:	10c8000c 	andi	r3,r2,8192
    9e68:	1800061e 	bne	r3,zero,9e84 <_puts_r+0x84>
    9e6c:	29001917 	ldw	r4,100(r5)
    9e70:	00f7ffc4 	movi	r3,-8193
    9e74:	10880014 	ori	r2,r2,8192
    9e78:	20c6703a 	and	r3,r4,r3
    9e7c:	2880030d 	sth	r2,12(r5)
    9e80:	28c01915 	stw	r3,100(r5)
    9e84:	d9800404 	addi	r6,sp,16
    9e88:	8009883a 	mov	r4,r16
    9e8c:	000e6940 	call	e694 <__sfvwrite_r>
    9e90:	1000091e 	bne	r2,zero,9eb8 <_puts_r+0xb8>
    9e94:	00800284 	movi	r2,10
    9e98:	dfc00917 	ldw	ra,36(sp)
    9e9c:	dc400817 	ldw	r17,32(sp)
    9ea0:	dc000717 	ldw	r16,28(sp)
    9ea4:	dec00a04 	addi	sp,sp,40
    9ea8:	f800283a 	ret
    9eac:	8009883a 	mov	r4,r16
    9eb0:	000e2100 	call	e210 <__sinit>
    9eb4:	003fe906 	br	9e5c <__alt_data_end+0xf0009e5c>
    9eb8:	00bfffc4 	movi	r2,-1
    9ebc:	003ff606 	br	9e98 <__alt_data_end+0xf0009e98>

00009ec0 <puts>:
    9ec0:	00820034 	movhi	r2,2048
    9ec4:	108b2f04 	addi	r2,r2,11452
    9ec8:	200b883a 	mov	r5,r4
    9ecc:	11000017 	ldw	r4,0(r2)
    9ed0:	0009e001 	jmpi	9e00 <_puts_r>

00009ed4 <strlen>:
    9ed4:	208000cc 	andi	r2,r4,3
    9ed8:	10002026 	beq	r2,zero,9f5c <strlen+0x88>
    9edc:	20800007 	ldb	r2,0(r4)
    9ee0:	10002026 	beq	r2,zero,9f64 <strlen+0x90>
    9ee4:	2005883a 	mov	r2,r4
    9ee8:	00000206 	br	9ef4 <strlen+0x20>
    9eec:	10c00007 	ldb	r3,0(r2)
    9ef0:	18001826 	beq	r3,zero,9f54 <strlen+0x80>
    9ef4:	10800044 	addi	r2,r2,1
    9ef8:	10c000cc 	andi	r3,r2,3
    9efc:	183ffb1e 	bne	r3,zero,9eec <__alt_data_end+0xf0009eec>
    9f00:	10c00017 	ldw	r3,0(r2)
    9f04:	01ffbff4 	movhi	r7,65279
    9f08:	39ffbfc4 	addi	r7,r7,-257
    9f0c:	00ca303a 	nor	r5,zero,r3
    9f10:	01a02074 	movhi	r6,32897
    9f14:	19c7883a 	add	r3,r3,r7
    9f18:	31a02004 	addi	r6,r6,-32640
    9f1c:	1946703a 	and	r3,r3,r5
    9f20:	1986703a 	and	r3,r3,r6
    9f24:	1800091e 	bne	r3,zero,9f4c <strlen+0x78>
    9f28:	10800104 	addi	r2,r2,4
    9f2c:	10c00017 	ldw	r3,0(r2)
    9f30:	19cb883a 	add	r5,r3,r7
    9f34:	00c6303a 	nor	r3,zero,r3
    9f38:	28c6703a 	and	r3,r5,r3
    9f3c:	1986703a 	and	r3,r3,r6
    9f40:	183ff926 	beq	r3,zero,9f28 <__alt_data_end+0xf0009f28>
    9f44:	00000106 	br	9f4c <strlen+0x78>
    9f48:	10800044 	addi	r2,r2,1
    9f4c:	10c00007 	ldb	r3,0(r2)
    9f50:	183ffd1e 	bne	r3,zero,9f48 <__alt_data_end+0xf0009f48>
    9f54:	1105c83a 	sub	r2,r2,r4
    9f58:	f800283a 	ret
    9f5c:	2005883a 	mov	r2,r4
    9f60:	003fe706 	br	9f00 <__alt_data_end+0xf0009f00>
    9f64:	0005883a 	mov	r2,zero
    9f68:	f800283a 	ret

00009f6c <___vfprintf_internal_r>:
    9f6c:	deffb804 	addi	sp,sp,-288
    9f70:	dfc04715 	stw	ra,284(sp)
    9f74:	ddc04515 	stw	r23,276(sp)
    9f78:	dd404315 	stw	r21,268(sp)
    9f7c:	d9002c15 	stw	r4,176(sp)
    9f80:	282f883a 	mov	r23,r5
    9f84:	302b883a 	mov	r21,r6
    9f88:	d9c02d15 	stw	r7,180(sp)
    9f8c:	df004615 	stw	fp,280(sp)
    9f90:	dd804415 	stw	r22,272(sp)
    9f94:	dd004215 	stw	r20,264(sp)
    9f98:	dcc04115 	stw	r19,260(sp)
    9f9c:	dc804015 	stw	r18,256(sp)
    9fa0:	dc403f15 	stw	r17,252(sp)
    9fa4:	dc003e15 	stw	r16,248(sp)
    9fa8:	000ed840 	call	ed84 <_localeconv_r>
    9fac:	10800017 	ldw	r2,0(r2)
    9fb0:	1009883a 	mov	r4,r2
    9fb4:	d8803415 	stw	r2,208(sp)
    9fb8:	0009ed40 	call	9ed4 <strlen>
    9fbc:	d8803715 	stw	r2,220(sp)
    9fc0:	d8802c17 	ldw	r2,176(sp)
    9fc4:	10000226 	beq	r2,zero,9fd0 <___vfprintf_internal_r+0x64>
    9fc8:	10800e17 	ldw	r2,56(r2)
    9fcc:	1000f926 	beq	r2,zero,a3b4 <___vfprintf_internal_r+0x448>
    9fd0:	b880030b 	ldhu	r2,12(r23)
    9fd4:	10c8000c 	andi	r3,r2,8192
    9fd8:	1800061e 	bne	r3,zero,9ff4 <___vfprintf_internal_r+0x88>
    9fdc:	b9001917 	ldw	r4,100(r23)
    9fe0:	00f7ffc4 	movi	r3,-8193
    9fe4:	10880014 	ori	r2,r2,8192
    9fe8:	20c6703a 	and	r3,r4,r3
    9fec:	b880030d 	sth	r2,12(r23)
    9ff0:	b8c01915 	stw	r3,100(r23)
    9ff4:	10c0020c 	andi	r3,r2,8
    9ff8:	1800c126 	beq	r3,zero,a300 <___vfprintf_internal_r+0x394>
    9ffc:	b8c00417 	ldw	r3,16(r23)
    a000:	1800bf26 	beq	r3,zero,a300 <___vfprintf_internal_r+0x394>
    a004:	1080068c 	andi	r2,r2,26
    a008:	00c00284 	movi	r3,10
    a00c:	10c0c426 	beq	r2,r3,a320 <___vfprintf_internal_r+0x3b4>
    a010:	d8c00404 	addi	r3,sp,16
    a014:	05020034 	movhi	r20,2048
    a018:	d9001e04 	addi	r4,sp,120
    a01c:	a5011784 	addi	r20,r20,1118
    a020:	d8c01e15 	stw	r3,120(sp)
    a024:	d8002015 	stw	zero,128(sp)
    a028:	d8001f15 	stw	zero,124(sp)
    a02c:	d8003315 	stw	zero,204(sp)
    a030:	d8003615 	stw	zero,216(sp)
    a034:	d8003815 	stw	zero,224(sp)
    a038:	1811883a 	mov	r8,r3
    a03c:	d8003915 	stw	zero,228(sp)
    a040:	d8003a15 	stw	zero,232(sp)
    a044:	d8002f15 	stw	zero,188(sp)
    a048:	d9002815 	stw	r4,160(sp)
    a04c:	a8800007 	ldb	r2,0(r21)
    a050:	10027b26 	beq	r2,zero,aa40 <___vfprintf_internal_r+0xad4>
    a054:	00c00944 	movi	r3,37
    a058:	a821883a 	mov	r16,r21
    a05c:	10c0021e 	bne	r2,r3,a068 <___vfprintf_internal_r+0xfc>
    a060:	00001406 	br	a0b4 <___vfprintf_internal_r+0x148>
    a064:	10c00326 	beq	r2,r3,a074 <___vfprintf_internal_r+0x108>
    a068:	84000044 	addi	r16,r16,1
    a06c:	80800007 	ldb	r2,0(r16)
    a070:	103ffc1e 	bne	r2,zero,a064 <__alt_data_end+0xf000a064>
    a074:	8563c83a 	sub	r17,r16,r21
    a078:	88000e26 	beq	r17,zero,a0b4 <___vfprintf_internal_r+0x148>
    a07c:	d8c02017 	ldw	r3,128(sp)
    a080:	d8801f17 	ldw	r2,124(sp)
    a084:	45400015 	stw	r21,0(r8)
    a088:	1c47883a 	add	r3,r3,r17
    a08c:	10800044 	addi	r2,r2,1
    a090:	d8c02015 	stw	r3,128(sp)
    a094:	44400115 	stw	r17,4(r8)
    a098:	d8801f15 	stw	r2,124(sp)
    a09c:	00c001c4 	movi	r3,7
    a0a0:	1880a716 	blt	r3,r2,a340 <___vfprintf_internal_r+0x3d4>
    a0a4:	42000204 	addi	r8,r8,8
    a0a8:	d9402f17 	ldw	r5,188(sp)
    a0ac:	2c4b883a 	add	r5,r5,r17
    a0b0:	d9402f15 	stw	r5,188(sp)
    a0b4:	80800007 	ldb	r2,0(r16)
    a0b8:	1000a826 	beq	r2,zero,a35c <___vfprintf_internal_r+0x3f0>
    a0bc:	84400047 	ldb	r17,1(r16)
    a0c0:	00bfffc4 	movi	r2,-1
    a0c4:	85400044 	addi	r21,r16,1
    a0c8:	d8002785 	stb	zero,158(sp)
    a0cc:	0007883a 	mov	r3,zero
    a0d0:	000f883a 	mov	r7,zero
    a0d4:	d8802915 	stw	r2,164(sp)
    a0d8:	d8003115 	stw	zero,196(sp)
    a0dc:	0025883a 	mov	r18,zero
    a0e0:	01401604 	movi	r5,88
    a0e4:	01800244 	movi	r6,9
    a0e8:	02800a84 	movi	r10,42
    a0ec:	02401b04 	movi	r9,108
    a0f0:	ad400044 	addi	r21,r21,1
    a0f4:	88bff804 	addi	r2,r17,-32
    a0f8:	28830436 	bltu	r5,r2,ad0c <___vfprintf_internal_r+0xda0>
    a0fc:	100490ba 	slli	r2,r2,2
    a100:	01000074 	movhi	r4,1
    a104:	21284504 	addi	r4,r4,-24300
    a108:	1105883a 	add	r2,r2,r4
    a10c:	10800017 	ldw	r2,0(r2)
    a110:	1000683a 	jmp	r2
    a114:	0000ac2c 	andhi	zero,zero,688
    a118:	0000ad0c 	andi	zero,zero,692
    a11c:	0000ad0c 	andi	zero,zero,692
    a120:	0000ac4c 	andi	zero,zero,689
    a124:	0000ad0c 	andi	zero,zero,692
    a128:	0000ad0c 	andi	zero,zero,692
    a12c:	0000ad0c 	andi	zero,zero,692
    a130:	0000ad0c 	andi	zero,zero,692
    a134:	0000ad0c 	andi	zero,zero,692
    a138:	0000ad0c 	andi	zero,zero,692
    a13c:	0000a3c0 	call	a3c <xEventGroupSync+0x104>
    a140:	0000ab68 	cmpgeui	zero,zero,685
    a144:	0000ad0c 	andi	zero,zero,692
    a148:	0000a288 	cmpgei	zero,zero,650
    a14c:	0000a3e8 	cmpgeui	zero,zero,655
    a150:	0000ad0c 	andi	zero,zero,692
    a154:	0000a428 	cmpgeui	zero,zero,656
    a158:	0000a434 	movhi	zero,656
    a15c:	0000a434 	movhi	zero,656
    a160:	0000a434 	movhi	zero,656
    a164:	0000a434 	movhi	zero,656
    a168:	0000a434 	movhi	zero,656
    a16c:	0000a434 	movhi	zero,656
    a170:	0000a434 	movhi	zero,656
    a174:	0000a434 	movhi	zero,656
    a178:	0000a434 	movhi	zero,656
    a17c:	0000ad0c 	andi	zero,zero,692
    a180:	0000ad0c 	andi	zero,zero,692
    a184:	0000ad0c 	andi	zero,zero,692
    a188:	0000ad0c 	andi	zero,zero,692
    a18c:	0000ad0c 	andi	zero,zero,692
    a190:	0000ad0c 	andi	zero,zero,692
    a194:	0000ad0c 	andi	zero,zero,692
    a198:	0000ad0c 	andi	zero,zero,692
    a19c:	0000ad0c 	andi	zero,zero,692
    a1a0:	0000ad0c 	andi	zero,zero,692
    a1a4:	0000a468 	cmpgeui	zero,zero,657
    a1a8:	0000a524 	muli	zero,zero,660
    a1ac:	0000ad0c 	andi	zero,zero,692
    a1b0:	0000a524 	muli	zero,zero,660
    a1b4:	0000ad0c 	andi	zero,zero,692
    a1b8:	0000ad0c 	andi	zero,zero,692
    a1bc:	0000ad0c 	andi	zero,zero,692
    a1c0:	0000ad0c 	andi	zero,zero,692
    a1c4:	0000a5c4 	movi	zero,663
    a1c8:	0000ad0c 	andi	zero,zero,692
    a1cc:	0000ad0c 	andi	zero,zero,692
    a1d0:	0000a5d0 	cmplti	zero,zero,663
    a1d4:	0000ad0c 	andi	zero,zero,692
    a1d8:	0000ad0c 	andi	zero,zero,692
    a1dc:	0000ad0c 	andi	zero,zero,692
    a1e0:	0000ad0c 	andi	zero,zero,692
    a1e4:	0000ad0c 	andi	zero,zero,692
    a1e8:	0000aa48 	cmpgei	zero,zero,681
    a1ec:	0000ad0c 	andi	zero,zero,692
    a1f0:	0000ad0c 	andi	zero,zero,692
    a1f4:	0000aaa8 	cmpgeui	zero,zero,682
    a1f8:	0000ad0c 	andi	zero,zero,692
    a1fc:	0000ad0c 	andi	zero,zero,692
    a200:	0000ad0c 	andi	zero,zero,692
    a204:	0000ad0c 	andi	zero,zero,692
    a208:	0000ad0c 	andi	zero,zero,692
    a20c:	0000ad0c 	andi	zero,zero,692
    a210:	0000ad0c 	andi	zero,zero,692
    a214:	0000ad0c 	andi	zero,zero,692
    a218:	0000ad0c 	andi	zero,zero,692
    a21c:	0000ad0c 	andi	zero,zero,692
    a220:	0000acb8 	rdprs	zero,zero,690
    a224:	0000ac58 	cmpnei	zero,zero,689
    a228:	0000a524 	muli	zero,zero,660
    a22c:	0000a524 	muli	zero,zero,660
    a230:	0000a524 	muli	zero,zero,660
    a234:	0000ac68 	cmpgeui	zero,zero,689
    a238:	0000ac58 	cmpnei	zero,zero,689
    a23c:	0000ad0c 	andi	zero,zero,692
    a240:	0000ad0c 	andi	zero,zero,692
    a244:	0000ac74 	movhi	zero,689
    a248:	0000ad0c 	andi	zero,zero,692
    a24c:	0000ac84 	movi	zero,690
    a250:	0000ab58 	cmpnei	zero,zero,685
    a254:	0000a294 	movui	zero,650
    a258:	0000ab78 	rdprs	zero,zero,685
    a25c:	0000ad0c 	andi	zero,zero,692
    a260:	0000ab84 	movi	zero,686
    a264:	0000ad0c 	andi	zero,zero,692
    a268:	0000abe0 	cmpeqi	zero,zero,687
    a26c:	0000ad0c 	andi	zero,zero,692
    a270:	0000ad0c 	andi	zero,zero,692
    a274:	0000abf0 	cmpltui	zero,zero,687
    a278:	d9003117 	ldw	r4,196(sp)
    a27c:	d8802d15 	stw	r2,180(sp)
    a280:	0109c83a 	sub	r4,zero,r4
    a284:	d9003115 	stw	r4,196(sp)
    a288:	94800114 	ori	r18,r18,4
    a28c:	ac400007 	ldb	r17,0(r21)
    a290:	003f9706 	br	a0f0 <__alt_data_end+0xf000a0f0>
    a294:	00800c04 	movi	r2,48
    a298:	d9002d17 	ldw	r4,180(sp)
    a29c:	d9402917 	ldw	r5,164(sp)
    a2a0:	d8802705 	stb	r2,156(sp)
    a2a4:	00801e04 	movi	r2,120
    a2a8:	d8802745 	stb	r2,157(sp)
    a2ac:	d8002785 	stb	zero,158(sp)
    a2b0:	20c00104 	addi	r3,r4,4
    a2b4:	24c00017 	ldw	r19,0(r4)
    a2b8:	002d883a 	mov	r22,zero
    a2bc:	90800094 	ori	r2,r18,2
    a2c0:	28029a16 	blt	r5,zero,ad2c <___vfprintf_internal_r+0xdc0>
    a2c4:	00bfdfc4 	movi	r2,-129
    a2c8:	90a4703a 	and	r18,r18,r2
    a2cc:	d8c02d15 	stw	r3,180(sp)
    a2d0:	94800094 	ori	r18,r18,2
    a2d4:	9802871e 	bne	r19,zero,acf4 <___vfprintf_internal_r+0xd88>
    a2d8:	00820034 	movhi	r2,2048
    a2dc:	10811004 	addi	r2,r2,1088
    a2e0:	d8803915 	stw	r2,228(sp)
    a2e4:	04401e04 	movi	r17,120
    a2e8:	d8802917 	ldw	r2,164(sp)
    a2ec:	0039883a 	mov	fp,zero
    a2f0:	1001e926 	beq	r2,zero,aa98 <___vfprintf_internal_r+0xb2c>
    a2f4:	0027883a 	mov	r19,zero
    a2f8:	002d883a 	mov	r22,zero
    a2fc:	00020506 	br	ab14 <___vfprintf_internal_r+0xba8>
    a300:	d9002c17 	ldw	r4,176(sp)
    a304:	b80b883a 	mov	r5,r23
    a308:	000c23c0 	call	c23c <__swsetup_r>
    a30c:	1005ac1e 	bne	r2,zero,b9c0 <___vfprintf_internal_r+0x1a54>
    a310:	b880030b 	ldhu	r2,12(r23)
    a314:	00c00284 	movi	r3,10
    a318:	1080068c 	andi	r2,r2,26
    a31c:	10ff3c1e 	bne	r2,r3,a010 <__alt_data_end+0xf000a010>
    a320:	b880038f 	ldh	r2,14(r23)
    a324:	103f3a16 	blt	r2,zero,a010 <__alt_data_end+0xf000a010>
    a328:	d9c02d17 	ldw	r7,180(sp)
    a32c:	d9002c17 	ldw	r4,176(sp)
    a330:	a80d883a 	mov	r6,r21
    a334:	b80b883a 	mov	r5,r23
    a338:	000c1800 	call	c180 <__sbprintf>
    a33c:	00001106 	br	a384 <___vfprintf_internal_r+0x418>
    a340:	d9002c17 	ldw	r4,176(sp)
    a344:	d9801e04 	addi	r6,sp,120
    a348:	b80b883a 	mov	r5,r23
    a34c:	00112f80 	call	112f8 <__sprint_r>
    a350:	1000081e 	bne	r2,zero,a374 <___vfprintf_internal_r+0x408>
    a354:	da000404 	addi	r8,sp,16
    a358:	003f5306 	br	a0a8 <__alt_data_end+0xf000a0a8>
    a35c:	d8802017 	ldw	r2,128(sp)
    a360:	10000426 	beq	r2,zero,a374 <___vfprintf_internal_r+0x408>
    a364:	d9002c17 	ldw	r4,176(sp)
    a368:	d9801e04 	addi	r6,sp,120
    a36c:	b80b883a 	mov	r5,r23
    a370:	00112f80 	call	112f8 <__sprint_r>
    a374:	b880030b 	ldhu	r2,12(r23)
    a378:	1080100c 	andi	r2,r2,64
    a37c:	1005901e 	bne	r2,zero,b9c0 <___vfprintf_internal_r+0x1a54>
    a380:	d8802f17 	ldw	r2,188(sp)
    a384:	dfc04717 	ldw	ra,284(sp)
    a388:	df004617 	ldw	fp,280(sp)
    a38c:	ddc04517 	ldw	r23,276(sp)
    a390:	dd804417 	ldw	r22,272(sp)
    a394:	dd404317 	ldw	r21,268(sp)
    a398:	dd004217 	ldw	r20,264(sp)
    a39c:	dcc04117 	ldw	r19,260(sp)
    a3a0:	dc804017 	ldw	r18,256(sp)
    a3a4:	dc403f17 	ldw	r17,252(sp)
    a3a8:	dc003e17 	ldw	r16,248(sp)
    a3ac:	dec04804 	addi	sp,sp,288
    a3b0:	f800283a 	ret
    a3b4:	d9002c17 	ldw	r4,176(sp)
    a3b8:	000e2100 	call	e210 <__sinit>
    a3bc:	003f0406 	br	9fd0 <__alt_data_end+0xf0009fd0>
    a3c0:	d8802d17 	ldw	r2,180(sp)
    a3c4:	d9002d17 	ldw	r4,180(sp)
    a3c8:	10800017 	ldw	r2,0(r2)
    a3cc:	d8803115 	stw	r2,196(sp)
    a3d0:	20800104 	addi	r2,r4,4
    a3d4:	d9003117 	ldw	r4,196(sp)
    a3d8:	203fa716 	blt	r4,zero,a278 <__alt_data_end+0xf000a278>
    a3dc:	d8802d15 	stw	r2,180(sp)
    a3e0:	ac400007 	ldb	r17,0(r21)
    a3e4:	003f4206 	br	a0f0 <__alt_data_end+0xf000a0f0>
    a3e8:	ac400007 	ldb	r17,0(r21)
    a3ec:	aac00044 	addi	r11,r21,1
    a3f0:	8a872826 	beq	r17,r10,c094 <___vfprintf_internal_r+0x2128>
    a3f4:	88bff404 	addi	r2,r17,-48
    a3f8:	0009883a 	mov	r4,zero
    a3fc:	30867d36 	bltu	r6,r2,bdf4 <___vfprintf_internal_r+0x1e88>
    a400:	5c400007 	ldb	r17,0(r11)
    a404:	210002a4 	muli	r4,r4,10
    a408:	5d400044 	addi	r21,r11,1
    a40c:	a817883a 	mov	r11,r21
    a410:	2089883a 	add	r4,r4,r2
    a414:	88bff404 	addi	r2,r17,-48
    a418:	30bff92e 	bgeu	r6,r2,a400 <__alt_data_end+0xf000a400>
    a41c:	2005c916 	blt	r4,zero,bb44 <___vfprintf_internal_r+0x1bd8>
    a420:	d9002915 	stw	r4,164(sp)
    a424:	003f3306 	br	a0f4 <__alt_data_end+0xf000a0f4>
    a428:	94802014 	ori	r18,r18,128
    a42c:	ac400007 	ldb	r17,0(r21)
    a430:	003f2f06 	br	a0f0 <__alt_data_end+0xf000a0f0>
    a434:	a809883a 	mov	r4,r21
    a438:	d8003115 	stw	zero,196(sp)
    a43c:	88bff404 	addi	r2,r17,-48
    a440:	0017883a 	mov	r11,zero
    a444:	24400007 	ldb	r17,0(r4)
    a448:	5ac002a4 	muli	r11,r11,10
    a44c:	ad400044 	addi	r21,r21,1
    a450:	a809883a 	mov	r4,r21
    a454:	12d7883a 	add	r11,r2,r11
    a458:	88bff404 	addi	r2,r17,-48
    a45c:	30bff92e 	bgeu	r6,r2,a444 <__alt_data_end+0xf000a444>
    a460:	dac03115 	stw	r11,196(sp)
    a464:	003f2306 	br	a0f4 <__alt_data_end+0xf000a0f4>
    a468:	18c03fcc 	andi	r3,r3,255
    a46c:	18072b1e 	bne	r3,zero,c11c <___vfprintf_internal_r+0x21b0>
    a470:	94800414 	ori	r18,r18,16
    a474:	9080080c 	andi	r2,r18,32
    a478:	10037b26 	beq	r2,zero,b268 <___vfprintf_internal_r+0x12fc>
    a47c:	d9402d17 	ldw	r5,180(sp)
    a480:	28800117 	ldw	r2,4(r5)
    a484:	2cc00017 	ldw	r19,0(r5)
    a488:	29400204 	addi	r5,r5,8
    a48c:	d9402d15 	stw	r5,180(sp)
    a490:	102d883a 	mov	r22,r2
    a494:	10044b16 	blt	r2,zero,b5c4 <___vfprintf_internal_r+0x1658>
    a498:	d9402917 	ldw	r5,164(sp)
    a49c:	df002783 	ldbu	fp,158(sp)
    a4a0:	2803bc16 	blt	r5,zero,b394 <___vfprintf_internal_r+0x1428>
    a4a4:	00ffdfc4 	movi	r3,-129
    a4a8:	9d84b03a 	or	r2,r19,r22
    a4ac:	90e4703a 	and	r18,r18,r3
    a4b0:	10017726 	beq	r2,zero,aa90 <___vfprintf_internal_r+0xb24>
    a4b4:	b0038326 	beq	r22,zero,b2c4 <___vfprintf_internal_r+0x1358>
    a4b8:	dc402a15 	stw	r17,168(sp)
    a4bc:	dc001e04 	addi	r16,sp,120
    a4c0:	b023883a 	mov	r17,r22
    a4c4:	402d883a 	mov	r22,r8
    a4c8:	9809883a 	mov	r4,r19
    a4cc:	880b883a 	mov	r5,r17
    a4d0:	01800284 	movi	r6,10
    a4d4:	000f883a 	mov	r7,zero
    a4d8:	00136f00 	call	136f0 <__umoddi3>
    a4dc:	10800c04 	addi	r2,r2,48
    a4e0:	843fffc4 	addi	r16,r16,-1
    a4e4:	9809883a 	mov	r4,r19
    a4e8:	880b883a 	mov	r5,r17
    a4ec:	80800005 	stb	r2,0(r16)
    a4f0:	01800284 	movi	r6,10
    a4f4:	000f883a 	mov	r7,zero
    a4f8:	00131780 	call	13178 <__udivdi3>
    a4fc:	1027883a 	mov	r19,r2
    a500:	10c4b03a 	or	r2,r2,r3
    a504:	1823883a 	mov	r17,r3
    a508:	103fef1e 	bne	r2,zero,a4c8 <__alt_data_end+0xf000a4c8>
    a50c:	d8c02817 	ldw	r3,160(sp)
    a510:	dc402a17 	ldw	r17,168(sp)
    a514:	b011883a 	mov	r8,r22
    a518:	1c07c83a 	sub	r3,r3,r16
    a51c:	d8c02e15 	stw	r3,184(sp)
    a520:	00005906 	br	a688 <___vfprintf_internal_r+0x71c>
    a524:	18c03fcc 	andi	r3,r3,255
    a528:	1806fa1e 	bne	r3,zero,c114 <___vfprintf_internal_r+0x21a8>
    a52c:	9080020c 	andi	r2,r18,8
    a530:	10048a26 	beq	r2,zero,b75c <___vfprintf_internal_r+0x17f0>
    a534:	d8c02d17 	ldw	r3,180(sp)
    a538:	d9002d17 	ldw	r4,180(sp)
    a53c:	d9402d17 	ldw	r5,180(sp)
    a540:	18c00017 	ldw	r3,0(r3)
    a544:	21000117 	ldw	r4,4(r4)
    a548:	29400204 	addi	r5,r5,8
    a54c:	d8c03615 	stw	r3,216(sp)
    a550:	d9003815 	stw	r4,224(sp)
    a554:	d9402d15 	stw	r5,180(sp)
    a558:	d9003617 	ldw	r4,216(sp)
    a55c:	d9403817 	ldw	r5,224(sp)
    a560:	da003d15 	stw	r8,244(sp)
    a564:	04000044 	movi	r16,1
    a568:	0010f1c0 	call	10f1c <__fpclassifyd>
    a56c:	da003d17 	ldw	r8,244(sp)
    a570:	14041f1e 	bne	r2,r16,b5f0 <___vfprintf_internal_r+0x1684>
    a574:	d9003617 	ldw	r4,216(sp)
    a578:	d9403817 	ldw	r5,224(sp)
    a57c:	000d883a 	mov	r6,zero
    a580:	000f883a 	mov	r7,zero
    a584:	0013cb00 	call	13cb0 <__ledf2>
    a588:	da003d17 	ldw	r8,244(sp)
    a58c:	1005be16 	blt	r2,zero,bc88 <___vfprintf_internal_r+0x1d1c>
    a590:	df002783 	ldbu	fp,158(sp)
    a594:	008011c4 	movi	r2,71
    a598:	1445330e 	bge	r2,r17,ba68 <___vfprintf_internal_r+0x1afc>
    a59c:	04020034 	movhi	r16,2048
    a5a0:	84010804 	addi	r16,r16,1056
    a5a4:	00c000c4 	movi	r3,3
    a5a8:	00bfdfc4 	movi	r2,-129
    a5ac:	d8c02a15 	stw	r3,168(sp)
    a5b0:	90a4703a 	and	r18,r18,r2
    a5b4:	d8c02e15 	stw	r3,184(sp)
    a5b8:	d8002915 	stw	zero,164(sp)
    a5bc:	d8003215 	stw	zero,200(sp)
    a5c0:	00003706 	br	a6a0 <___vfprintf_internal_r+0x734>
    a5c4:	94800214 	ori	r18,r18,8
    a5c8:	ac400007 	ldb	r17,0(r21)
    a5cc:	003ec806 	br	a0f0 <__alt_data_end+0xf000a0f0>
    a5d0:	18c03fcc 	andi	r3,r3,255
    a5d4:	1806db1e 	bne	r3,zero,c144 <___vfprintf_internal_r+0x21d8>
    a5d8:	94800414 	ori	r18,r18,16
    a5dc:	9080080c 	andi	r2,r18,32
    a5e0:	1002d826 	beq	r2,zero,b144 <___vfprintf_internal_r+0x11d8>
    a5e4:	d9402d17 	ldw	r5,180(sp)
    a5e8:	d8c02917 	ldw	r3,164(sp)
    a5ec:	d8002785 	stb	zero,158(sp)
    a5f0:	28800204 	addi	r2,r5,8
    a5f4:	2cc00017 	ldw	r19,0(r5)
    a5f8:	2d800117 	ldw	r22,4(r5)
    a5fc:	18048f16 	blt	r3,zero,b83c <___vfprintf_internal_r+0x18d0>
    a600:	013fdfc4 	movi	r4,-129
    a604:	9d86b03a 	or	r3,r19,r22
    a608:	d8802d15 	stw	r2,180(sp)
    a60c:	9124703a 	and	r18,r18,r4
    a610:	1802d91e 	bne	r3,zero,b178 <___vfprintf_internal_r+0x120c>
    a614:	d8c02917 	ldw	r3,164(sp)
    a618:	0039883a 	mov	fp,zero
    a61c:	1805c326 	beq	r3,zero,bd2c <___vfprintf_internal_r+0x1dc0>
    a620:	0027883a 	mov	r19,zero
    a624:	002d883a 	mov	r22,zero
    a628:	dc001e04 	addi	r16,sp,120
    a62c:	9806d0fa 	srli	r3,r19,3
    a630:	b008977a 	slli	r4,r22,29
    a634:	b02cd0fa 	srli	r22,r22,3
    a638:	9cc001cc 	andi	r19,r19,7
    a63c:	98800c04 	addi	r2,r19,48
    a640:	843fffc4 	addi	r16,r16,-1
    a644:	20e6b03a 	or	r19,r4,r3
    a648:	80800005 	stb	r2,0(r16)
    a64c:	9d86b03a 	or	r3,r19,r22
    a650:	183ff61e 	bne	r3,zero,a62c <__alt_data_end+0xf000a62c>
    a654:	90c0004c 	andi	r3,r18,1
    a658:	18013b26 	beq	r3,zero,ab48 <___vfprintf_internal_r+0xbdc>
    a65c:	10803fcc 	andi	r2,r2,255
    a660:	1080201c 	xori	r2,r2,128
    a664:	10bfe004 	addi	r2,r2,-128
    a668:	00c00c04 	movi	r3,48
    a66c:	10c13626 	beq	r2,r3,ab48 <___vfprintf_internal_r+0xbdc>
    a670:	80ffffc5 	stb	r3,-1(r16)
    a674:	d8c02817 	ldw	r3,160(sp)
    a678:	80bfffc4 	addi	r2,r16,-1
    a67c:	1021883a 	mov	r16,r2
    a680:	1887c83a 	sub	r3,r3,r2
    a684:	d8c02e15 	stw	r3,184(sp)
    a688:	d8802e17 	ldw	r2,184(sp)
    a68c:	d9002917 	ldw	r4,164(sp)
    a690:	1100010e 	bge	r2,r4,a698 <___vfprintf_internal_r+0x72c>
    a694:	2005883a 	mov	r2,r4
    a698:	d8802a15 	stw	r2,168(sp)
    a69c:	d8003215 	stw	zero,200(sp)
    a6a0:	e7003fcc 	andi	fp,fp,255
    a6a4:	e700201c 	xori	fp,fp,128
    a6a8:	e73fe004 	addi	fp,fp,-128
    a6ac:	e0000326 	beq	fp,zero,a6bc <___vfprintf_internal_r+0x750>
    a6b0:	d8c02a17 	ldw	r3,168(sp)
    a6b4:	18c00044 	addi	r3,r3,1
    a6b8:	d8c02a15 	stw	r3,168(sp)
    a6bc:	90c0008c 	andi	r3,r18,2
    a6c0:	d8c02b15 	stw	r3,172(sp)
    a6c4:	18000326 	beq	r3,zero,a6d4 <___vfprintf_internal_r+0x768>
    a6c8:	d8c02a17 	ldw	r3,168(sp)
    a6cc:	18c00084 	addi	r3,r3,2
    a6d0:	d8c02a15 	stw	r3,168(sp)
    a6d4:	90c0210c 	andi	r3,r18,132
    a6d8:	d8c03015 	stw	r3,192(sp)
    a6dc:	1801a31e 	bne	r3,zero,ad6c <___vfprintf_internal_r+0xe00>
    a6e0:	d9003117 	ldw	r4,196(sp)
    a6e4:	d8c02a17 	ldw	r3,168(sp)
    a6e8:	20e7c83a 	sub	r19,r4,r3
    a6ec:	04c19f0e 	bge	zero,r19,ad6c <___vfprintf_internal_r+0xe00>
    a6f0:	02400404 	movi	r9,16
    a6f4:	d8c02017 	ldw	r3,128(sp)
    a6f8:	d8801f17 	ldw	r2,124(sp)
    a6fc:	4cc50d0e 	bge	r9,r19,bb34 <___vfprintf_internal_r+0x1bc8>
    a700:	01420034 	movhi	r5,2048
    a704:	29411b84 	addi	r5,r5,1134
    a708:	dc403b15 	stw	r17,236(sp)
    a70c:	d9403515 	stw	r5,212(sp)
    a710:	9823883a 	mov	r17,r19
    a714:	482d883a 	mov	r22,r9
    a718:	9027883a 	mov	r19,r18
    a71c:	070001c4 	movi	fp,7
    a720:	8025883a 	mov	r18,r16
    a724:	dc002c17 	ldw	r16,176(sp)
    a728:	00000306 	br	a738 <___vfprintf_internal_r+0x7cc>
    a72c:	8c7ffc04 	addi	r17,r17,-16
    a730:	42000204 	addi	r8,r8,8
    a734:	b440130e 	bge	r22,r17,a784 <___vfprintf_internal_r+0x818>
    a738:	01020034 	movhi	r4,2048
    a73c:	18c00404 	addi	r3,r3,16
    a740:	10800044 	addi	r2,r2,1
    a744:	21011b84 	addi	r4,r4,1134
    a748:	41000015 	stw	r4,0(r8)
    a74c:	45800115 	stw	r22,4(r8)
    a750:	d8c02015 	stw	r3,128(sp)
    a754:	d8801f15 	stw	r2,124(sp)
    a758:	e0bff40e 	bge	fp,r2,a72c <__alt_data_end+0xf000a72c>
    a75c:	d9801e04 	addi	r6,sp,120
    a760:	b80b883a 	mov	r5,r23
    a764:	8009883a 	mov	r4,r16
    a768:	00112f80 	call	112f8 <__sprint_r>
    a76c:	103f011e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    a770:	8c7ffc04 	addi	r17,r17,-16
    a774:	d8c02017 	ldw	r3,128(sp)
    a778:	d8801f17 	ldw	r2,124(sp)
    a77c:	da000404 	addi	r8,sp,16
    a780:	b47fed16 	blt	r22,r17,a738 <__alt_data_end+0xf000a738>
    a784:	9021883a 	mov	r16,r18
    a788:	9825883a 	mov	r18,r19
    a78c:	8827883a 	mov	r19,r17
    a790:	dc403b17 	ldw	r17,236(sp)
    a794:	d9403517 	ldw	r5,212(sp)
    a798:	98c7883a 	add	r3,r19,r3
    a79c:	10800044 	addi	r2,r2,1
    a7a0:	41400015 	stw	r5,0(r8)
    a7a4:	44c00115 	stw	r19,4(r8)
    a7a8:	d8c02015 	stw	r3,128(sp)
    a7ac:	d8801f15 	stw	r2,124(sp)
    a7b0:	010001c4 	movi	r4,7
    a7b4:	2082a316 	blt	r4,r2,b244 <___vfprintf_internal_r+0x12d8>
    a7b8:	df002787 	ldb	fp,158(sp)
    a7bc:	42000204 	addi	r8,r8,8
    a7c0:	e0000c26 	beq	fp,zero,a7f4 <___vfprintf_internal_r+0x888>
    a7c4:	d8801f17 	ldw	r2,124(sp)
    a7c8:	d9002784 	addi	r4,sp,158
    a7cc:	18c00044 	addi	r3,r3,1
    a7d0:	10800044 	addi	r2,r2,1
    a7d4:	41000015 	stw	r4,0(r8)
    a7d8:	01000044 	movi	r4,1
    a7dc:	41000115 	stw	r4,4(r8)
    a7e0:	d8c02015 	stw	r3,128(sp)
    a7e4:	d8801f15 	stw	r2,124(sp)
    a7e8:	010001c4 	movi	r4,7
    a7ec:	20823c16 	blt	r4,r2,b0e0 <___vfprintf_internal_r+0x1174>
    a7f0:	42000204 	addi	r8,r8,8
    a7f4:	d8802b17 	ldw	r2,172(sp)
    a7f8:	10000c26 	beq	r2,zero,a82c <___vfprintf_internal_r+0x8c0>
    a7fc:	d8801f17 	ldw	r2,124(sp)
    a800:	d9002704 	addi	r4,sp,156
    a804:	18c00084 	addi	r3,r3,2
    a808:	10800044 	addi	r2,r2,1
    a80c:	41000015 	stw	r4,0(r8)
    a810:	01000084 	movi	r4,2
    a814:	41000115 	stw	r4,4(r8)
    a818:	d8c02015 	stw	r3,128(sp)
    a81c:	d8801f15 	stw	r2,124(sp)
    a820:	010001c4 	movi	r4,7
    a824:	20823616 	blt	r4,r2,b100 <___vfprintf_internal_r+0x1194>
    a828:	42000204 	addi	r8,r8,8
    a82c:	d9003017 	ldw	r4,192(sp)
    a830:	00802004 	movi	r2,128
    a834:	20819926 	beq	r4,r2,ae9c <___vfprintf_internal_r+0xf30>
    a838:	d9402917 	ldw	r5,164(sp)
    a83c:	d8802e17 	ldw	r2,184(sp)
    a840:	28adc83a 	sub	r22,r5,r2
    a844:	0580310e 	bge	zero,r22,a90c <___vfprintf_internal_r+0x9a0>
    a848:	07000404 	movi	fp,16
    a84c:	d8801f17 	ldw	r2,124(sp)
    a850:	e584140e 	bge	fp,r22,b8a4 <___vfprintf_internal_r+0x1938>
    a854:	01420034 	movhi	r5,2048
    a858:	29411784 	addi	r5,r5,1118
    a85c:	dc402915 	stw	r17,164(sp)
    a860:	d9402b15 	stw	r5,172(sp)
    a864:	b023883a 	mov	r17,r22
    a868:	04c001c4 	movi	r19,7
    a86c:	a82d883a 	mov	r22,r21
    a870:	902b883a 	mov	r21,r18
    a874:	8025883a 	mov	r18,r16
    a878:	dc002c17 	ldw	r16,176(sp)
    a87c:	00000306 	br	a88c <___vfprintf_internal_r+0x920>
    a880:	8c7ffc04 	addi	r17,r17,-16
    a884:	42000204 	addi	r8,r8,8
    a888:	e440110e 	bge	fp,r17,a8d0 <___vfprintf_internal_r+0x964>
    a88c:	18c00404 	addi	r3,r3,16
    a890:	10800044 	addi	r2,r2,1
    a894:	45000015 	stw	r20,0(r8)
    a898:	47000115 	stw	fp,4(r8)
    a89c:	d8c02015 	stw	r3,128(sp)
    a8a0:	d8801f15 	stw	r2,124(sp)
    a8a4:	98bff60e 	bge	r19,r2,a880 <__alt_data_end+0xf000a880>
    a8a8:	d9801e04 	addi	r6,sp,120
    a8ac:	b80b883a 	mov	r5,r23
    a8b0:	8009883a 	mov	r4,r16
    a8b4:	00112f80 	call	112f8 <__sprint_r>
    a8b8:	103eae1e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    a8bc:	8c7ffc04 	addi	r17,r17,-16
    a8c0:	d8c02017 	ldw	r3,128(sp)
    a8c4:	d8801f17 	ldw	r2,124(sp)
    a8c8:	da000404 	addi	r8,sp,16
    a8cc:	e47fef16 	blt	fp,r17,a88c <__alt_data_end+0xf000a88c>
    a8d0:	9021883a 	mov	r16,r18
    a8d4:	a825883a 	mov	r18,r21
    a8d8:	b02b883a 	mov	r21,r22
    a8dc:	882d883a 	mov	r22,r17
    a8e0:	dc402917 	ldw	r17,164(sp)
    a8e4:	d9002b17 	ldw	r4,172(sp)
    a8e8:	1d87883a 	add	r3,r3,r22
    a8ec:	10800044 	addi	r2,r2,1
    a8f0:	41000015 	stw	r4,0(r8)
    a8f4:	45800115 	stw	r22,4(r8)
    a8f8:	d8c02015 	stw	r3,128(sp)
    a8fc:	d8801f15 	stw	r2,124(sp)
    a900:	010001c4 	movi	r4,7
    a904:	2081ee16 	blt	r4,r2,b0c0 <___vfprintf_internal_r+0x1154>
    a908:	42000204 	addi	r8,r8,8
    a90c:	9080400c 	andi	r2,r18,256
    a910:	1001181e 	bne	r2,zero,ad74 <___vfprintf_internal_r+0xe08>
    a914:	d9402e17 	ldw	r5,184(sp)
    a918:	d8801f17 	ldw	r2,124(sp)
    a91c:	44000015 	stw	r16,0(r8)
    a920:	1947883a 	add	r3,r3,r5
    a924:	10800044 	addi	r2,r2,1
    a928:	41400115 	stw	r5,4(r8)
    a92c:	d8c02015 	stw	r3,128(sp)
    a930:	d8801f15 	stw	r2,124(sp)
    a934:	010001c4 	movi	r4,7
    a938:	2081d316 	blt	r4,r2,b088 <___vfprintf_internal_r+0x111c>
    a93c:	42000204 	addi	r8,r8,8
    a940:	9480010c 	andi	r18,r18,4
    a944:	90003226 	beq	r18,zero,aa10 <___vfprintf_internal_r+0xaa4>
    a948:	d9403117 	ldw	r5,196(sp)
    a94c:	d8802a17 	ldw	r2,168(sp)
    a950:	28a1c83a 	sub	r16,r5,r2
    a954:	04002e0e 	bge	zero,r16,aa10 <___vfprintf_internal_r+0xaa4>
    a958:	04400404 	movi	r17,16
    a95c:	d8801f17 	ldw	r2,124(sp)
    a960:	8c04a20e 	bge	r17,r16,bbec <___vfprintf_internal_r+0x1c80>
    a964:	01420034 	movhi	r5,2048
    a968:	29411b84 	addi	r5,r5,1134
    a96c:	d9403515 	stw	r5,212(sp)
    a970:	048001c4 	movi	r18,7
    a974:	dcc02c17 	ldw	r19,176(sp)
    a978:	00000306 	br	a988 <___vfprintf_internal_r+0xa1c>
    a97c:	843ffc04 	addi	r16,r16,-16
    a980:	42000204 	addi	r8,r8,8
    a984:	8c00130e 	bge	r17,r16,a9d4 <___vfprintf_internal_r+0xa68>
    a988:	01020034 	movhi	r4,2048
    a98c:	18c00404 	addi	r3,r3,16
    a990:	10800044 	addi	r2,r2,1
    a994:	21011b84 	addi	r4,r4,1134
    a998:	41000015 	stw	r4,0(r8)
    a99c:	44400115 	stw	r17,4(r8)
    a9a0:	d8c02015 	stw	r3,128(sp)
    a9a4:	d8801f15 	stw	r2,124(sp)
    a9a8:	90bff40e 	bge	r18,r2,a97c <__alt_data_end+0xf000a97c>
    a9ac:	d9801e04 	addi	r6,sp,120
    a9b0:	b80b883a 	mov	r5,r23
    a9b4:	9809883a 	mov	r4,r19
    a9b8:	00112f80 	call	112f8 <__sprint_r>
    a9bc:	103e6d1e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    a9c0:	843ffc04 	addi	r16,r16,-16
    a9c4:	d8c02017 	ldw	r3,128(sp)
    a9c8:	d8801f17 	ldw	r2,124(sp)
    a9cc:	da000404 	addi	r8,sp,16
    a9d0:	8c3fed16 	blt	r17,r16,a988 <__alt_data_end+0xf000a988>
    a9d4:	d9403517 	ldw	r5,212(sp)
    a9d8:	1c07883a 	add	r3,r3,r16
    a9dc:	10800044 	addi	r2,r2,1
    a9e0:	41400015 	stw	r5,0(r8)
    a9e4:	44000115 	stw	r16,4(r8)
    a9e8:	d8c02015 	stw	r3,128(sp)
    a9ec:	d8801f15 	stw	r2,124(sp)
    a9f0:	010001c4 	movi	r4,7
    a9f4:	2080060e 	bge	r4,r2,aa10 <___vfprintf_internal_r+0xaa4>
    a9f8:	d9002c17 	ldw	r4,176(sp)
    a9fc:	d9801e04 	addi	r6,sp,120
    aa00:	b80b883a 	mov	r5,r23
    aa04:	00112f80 	call	112f8 <__sprint_r>
    aa08:	103e5a1e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    aa0c:	d8c02017 	ldw	r3,128(sp)
    aa10:	d8803117 	ldw	r2,196(sp)
    aa14:	d9002a17 	ldw	r4,168(sp)
    aa18:	1100010e 	bge	r2,r4,aa20 <___vfprintf_internal_r+0xab4>
    aa1c:	2005883a 	mov	r2,r4
    aa20:	d9402f17 	ldw	r5,188(sp)
    aa24:	288b883a 	add	r5,r5,r2
    aa28:	d9402f15 	stw	r5,188(sp)
    aa2c:	18019e1e 	bne	r3,zero,b0a8 <___vfprintf_internal_r+0x113c>
    aa30:	a8800007 	ldb	r2,0(r21)
    aa34:	d8001f15 	stw	zero,124(sp)
    aa38:	da000404 	addi	r8,sp,16
    aa3c:	103d851e 	bne	r2,zero,a054 <__alt_data_end+0xf000a054>
    aa40:	a821883a 	mov	r16,r21
    aa44:	003d9b06 	br	a0b4 <__alt_data_end+0xf000a0b4>
    aa48:	18c03fcc 	andi	r3,r3,255
    aa4c:	1805c11e 	bne	r3,zero,c154 <___vfprintf_internal_r+0x21e8>
    aa50:	94800414 	ori	r18,r18,16
    aa54:	9080080c 	andi	r2,r18,32
    aa58:	10020c26 	beq	r2,zero,b28c <___vfprintf_internal_r+0x1320>
    aa5c:	d8802d17 	ldw	r2,180(sp)
    aa60:	d9002917 	ldw	r4,164(sp)
    aa64:	d8002785 	stb	zero,158(sp)
    aa68:	10c00204 	addi	r3,r2,8
    aa6c:	14c00017 	ldw	r19,0(r2)
    aa70:	15800117 	ldw	r22,4(r2)
    aa74:	20040f16 	blt	r4,zero,bab4 <___vfprintf_internal_r+0x1b48>
    aa78:	013fdfc4 	movi	r4,-129
    aa7c:	9d84b03a 	or	r2,r19,r22
    aa80:	d8c02d15 	stw	r3,180(sp)
    aa84:	9124703a 	and	r18,r18,r4
    aa88:	0039883a 	mov	fp,zero
    aa8c:	103e891e 	bne	r2,zero,a4b4 <__alt_data_end+0xf000a4b4>
    aa90:	d9002917 	ldw	r4,164(sp)
    aa94:	2002c11e 	bne	r4,zero,b59c <___vfprintf_internal_r+0x1630>
    aa98:	d8002915 	stw	zero,164(sp)
    aa9c:	d8002e15 	stw	zero,184(sp)
    aaa0:	dc001e04 	addi	r16,sp,120
    aaa4:	003ef806 	br	a688 <__alt_data_end+0xf000a688>
    aaa8:	18c03fcc 	andi	r3,r3,255
    aaac:	18059d1e 	bne	r3,zero,c124 <___vfprintf_internal_r+0x21b8>
    aab0:	01420034 	movhi	r5,2048
    aab4:	29410b04 	addi	r5,r5,1068
    aab8:	d9403915 	stw	r5,228(sp)
    aabc:	9080080c 	andi	r2,r18,32
    aac0:	10005226 	beq	r2,zero,ac0c <___vfprintf_internal_r+0xca0>
    aac4:	d8802d17 	ldw	r2,180(sp)
    aac8:	14c00017 	ldw	r19,0(r2)
    aacc:	15800117 	ldw	r22,4(r2)
    aad0:	10800204 	addi	r2,r2,8
    aad4:	d8802d15 	stw	r2,180(sp)
    aad8:	9080004c 	andi	r2,r18,1
    aadc:	10019026 	beq	r2,zero,b120 <___vfprintf_internal_r+0x11b4>
    aae0:	9d84b03a 	or	r2,r19,r22
    aae4:	10036926 	beq	r2,zero,b88c <___vfprintf_internal_r+0x1920>
    aae8:	d8c02917 	ldw	r3,164(sp)
    aaec:	00800c04 	movi	r2,48
    aaf0:	d8802705 	stb	r2,156(sp)
    aaf4:	dc402745 	stb	r17,157(sp)
    aaf8:	d8002785 	stb	zero,158(sp)
    aafc:	90800094 	ori	r2,r18,2
    ab00:	18045d16 	blt	r3,zero,bc78 <___vfprintf_internal_r+0x1d0c>
    ab04:	00bfdfc4 	movi	r2,-129
    ab08:	90a4703a 	and	r18,r18,r2
    ab0c:	94800094 	ori	r18,r18,2
    ab10:	0039883a 	mov	fp,zero
    ab14:	d9003917 	ldw	r4,228(sp)
    ab18:	dc001e04 	addi	r16,sp,120
    ab1c:	988003cc 	andi	r2,r19,15
    ab20:	b006973a 	slli	r3,r22,28
    ab24:	2085883a 	add	r2,r4,r2
    ab28:	9826d13a 	srli	r19,r19,4
    ab2c:	10800003 	ldbu	r2,0(r2)
    ab30:	b02cd13a 	srli	r22,r22,4
    ab34:	843fffc4 	addi	r16,r16,-1
    ab38:	1ce6b03a 	or	r19,r3,r19
    ab3c:	80800005 	stb	r2,0(r16)
    ab40:	9d84b03a 	or	r2,r19,r22
    ab44:	103ff51e 	bne	r2,zero,ab1c <__alt_data_end+0xf000ab1c>
    ab48:	d8c02817 	ldw	r3,160(sp)
    ab4c:	1c07c83a 	sub	r3,r3,r16
    ab50:	d8c02e15 	stw	r3,184(sp)
    ab54:	003ecc06 	br	a688 <__alt_data_end+0xf000a688>
    ab58:	18c03fcc 	andi	r3,r3,255
    ab5c:	183e9f26 	beq	r3,zero,a5dc <__alt_data_end+0xf000a5dc>
    ab60:	d9c02785 	stb	r7,158(sp)
    ab64:	003e9d06 	br	a5dc <__alt_data_end+0xf000a5dc>
    ab68:	00c00044 	movi	r3,1
    ab6c:	01c00ac4 	movi	r7,43
    ab70:	ac400007 	ldb	r17,0(r21)
    ab74:	003d5e06 	br	a0f0 <__alt_data_end+0xf000a0f0>
    ab78:	94800814 	ori	r18,r18,32
    ab7c:	ac400007 	ldb	r17,0(r21)
    ab80:	003d5b06 	br	a0f0 <__alt_data_end+0xf000a0f0>
    ab84:	d8c02d17 	ldw	r3,180(sp)
    ab88:	d8002785 	stb	zero,158(sp)
    ab8c:	1c000017 	ldw	r16,0(r3)
    ab90:	1cc00104 	addi	r19,r3,4
    ab94:	80041926 	beq	r16,zero,bbfc <___vfprintf_internal_r+0x1c90>
    ab98:	d9002917 	ldw	r4,164(sp)
    ab9c:	2003d016 	blt	r4,zero,bae0 <___vfprintf_internal_r+0x1b74>
    aba0:	200d883a 	mov	r6,r4
    aba4:	000b883a 	mov	r5,zero
    aba8:	8009883a 	mov	r4,r16
    abac:	da003d15 	stw	r8,244(sp)
    abb0:	000f77c0 	call	f77c <memchr>
    abb4:	da003d17 	ldw	r8,244(sp)
    abb8:	10045426 	beq	r2,zero,bd0c <___vfprintf_internal_r+0x1da0>
    abbc:	1405c83a 	sub	r2,r2,r16
    abc0:	d8802e15 	stw	r2,184(sp)
    abc4:	1003cc16 	blt	r2,zero,baf8 <___vfprintf_internal_r+0x1b8c>
    abc8:	df002783 	ldbu	fp,158(sp)
    abcc:	d8802a15 	stw	r2,168(sp)
    abd0:	dcc02d15 	stw	r19,180(sp)
    abd4:	d8002915 	stw	zero,164(sp)
    abd8:	d8003215 	stw	zero,200(sp)
    abdc:	003eb006 	br	a6a0 <__alt_data_end+0xf000a6a0>
    abe0:	18c03fcc 	andi	r3,r3,255
    abe4:	183f9b26 	beq	r3,zero,aa54 <__alt_data_end+0xf000aa54>
    abe8:	d9c02785 	stb	r7,158(sp)
    abec:	003f9906 	br	aa54 <__alt_data_end+0xf000aa54>
    abf0:	18c03fcc 	andi	r3,r3,255
    abf4:	1805551e 	bne	r3,zero,c14c <___vfprintf_internal_r+0x21e0>
    abf8:	01420034 	movhi	r5,2048
    abfc:	29411004 	addi	r5,r5,1088
    ac00:	d9403915 	stw	r5,228(sp)
    ac04:	9080080c 	andi	r2,r18,32
    ac08:	103fae1e 	bne	r2,zero,aac4 <__alt_data_end+0xf000aac4>
    ac0c:	9080040c 	andi	r2,r18,16
    ac10:	1002de26 	beq	r2,zero,b78c <___vfprintf_internal_r+0x1820>
    ac14:	d8c02d17 	ldw	r3,180(sp)
    ac18:	002d883a 	mov	r22,zero
    ac1c:	1cc00017 	ldw	r19,0(r3)
    ac20:	18c00104 	addi	r3,r3,4
    ac24:	d8c02d15 	stw	r3,180(sp)
    ac28:	003fab06 	br	aad8 <__alt_data_end+0xf000aad8>
    ac2c:	38803fcc 	andi	r2,r7,255
    ac30:	1080201c 	xori	r2,r2,128
    ac34:	10bfe004 	addi	r2,r2,-128
    ac38:	1002d21e 	bne	r2,zero,b784 <___vfprintf_internal_r+0x1818>
    ac3c:	00c00044 	movi	r3,1
    ac40:	01c00804 	movi	r7,32
    ac44:	ac400007 	ldb	r17,0(r21)
    ac48:	003d2906 	br	a0f0 <__alt_data_end+0xf000a0f0>
    ac4c:	94800054 	ori	r18,r18,1
    ac50:	ac400007 	ldb	r17,0(r21)
    ac54:	003d2606 	br	a0f0 <__alt_data_end+0xf000a0f0>
    ac58:	18c03fcc 	andi	r3,r3,255
    ac5c:	183e0526 	beq	r3,zero,a474 <__alt_data_end+0xf000a474>
    ac60:	d9c02785 	stb	r7,158(sp)
    ac64:	003e0306 	br	a474 <__alt_data_end+0xf000a474>
    ac68:	94801014 	ori	r18,r18,64
    ac6c:	ac400007 	ldb	r17,0(r21)
    ac70:	003d1f06 	br	a0f0 <__alt_data_end+0xf000a0f0>
    ac74:	ac400007 	ldb	r17,0(r21)
    ac78:	8a438726 	beq	r17,r9,ba98 <___vfprintf_internal_r+0x1b2c>
    ac7c:	94800414 	ori	r18,r18,16
    ac80:	003d1b06 	br	a0f0 <__alt_data_end+0xf000a0f0>
    ac84:	18c03fcc 	andi	r3,r3,255
    ac88:	1805341e 	bne	r3,zero,c15c <___vfprintf_internal_r+0x21f0>
    ac8c:	9080080c 	andi	r2,r18,32
    ac90:	1002cd26 	beq	r2,zero,b7c8 <___vfprintf_internal_r+0x185c>
    ac94:	d9402d17 	ldw	r5,180(sp)
    ac98:	d9002f17 	ldw	r4,188(sp)
    ac9c:	28800017 	ldw	r2,0(r5)
    aca0:	2007d7fa 	srai	r3,r4,31
    aca4:	29400104 	addi	r5,r5,4
    aca8:	d9402d15 	stw	r5,180(sp)
    acac:	11000015 	stw	r4,0(r2)
    acb0:	10c00115 	stw	r3,4(r2)
    acb4:	003ce506 	br	a04c <__alt_data_end+0xf000a04c>
    acb8:	d8c02d17 	ldw	r3,180(sp)
    acbc:	d9002d17 	ldw	r4,180(sp)
    acc0:	d8002785 	stb	zero,158(sp)
    acc4:	18800017 	ldw	r2,0(r3)
    acc8:	21000104 	addi	r4,r4,4
    accc:	00c00044 	movi	r3,1
    acd0:	d8c02a15 	stw	r3,168(sp)
    acd4:	d8801405 	stb	r2,80(sp)
    acd8:	d9002d15 	stw	r4,180(sp)
    acdc:	d8c02e15 	stw	r3,184(sp)
    ace0:	d8002915 	stw	zero,164(sp)
    ace4:	d8003215 	stw	zero,200(sp)
    ace8:	dc001404 	addi	r16,sp,80
    acec:	0039883a 	mov	fp,zero
    acf0:	003e7206 	br	a6bc <__alt_data_end+0xf000a6bc>
    acf4:	01020034 	movhi	r4,2048
    acf8:	21011004 	addi	r4,r4,1088
    acfc:	0039883a 	mov	fp,zero
    ad00:	d9003915 	stw	r4,228(sp)
    ad04:	04401e04 	movi	r17,120
    ad08:	003f8206 	br	ab14 <__alt_data_end+0xf000ab14>
    ad0c:	18c03fcc 	andi	r3,r3,255
    ad10:	1805061e 	bne	r3,zero,c12c <___vfprintf_internal_r+0x21c0>
    ad14:	883d9126 	beq	r17,zero,a35c <__alt_data_end+0xf000a35c>
    ad18:	00c00044 	movi	r3,1
    ad1c:	d8c02a15 	stw	r3,168(sp)
    ad20:	dc401405 	stb	r17,80(sp)
    ad24:	d8002785 	stb	zero,158(sp)
    ad28:	003fec06 	br	acdc <__alt_data_end+0xf000acdc>
    ad2c:	01420034 	movhi	r5,2048
    ad30:	29411004 	addi	r5,r5,1088
    ad34:	d9403915 	stw	r5,228(sp)
    ad38:	d8c02d15 	stw	r3,180(sp)
    ad3c:	1025883a 	mov	r18,r2
    ad40:	04401e04 	movi	r17,120
    ad44:	9d84b03a 	or	r2,r19,r22
    ad48:	1000fc1e 	bne	r2,zero,b13c <___vfprintf_internal_r+0x11d0>
    ad4c:	0039883a 	mov	fp,zero
    ad50:	00800084 	movi	r2,2
    ad54:	10803fcc 	andi	r2,r2,255
    ad58:	00c00044 	movi	r3,1
    ad5c:	10c20f26 	beq	r2,r3,b59c <___vfprintf_internal_r+0x1630>
    ad60:	00c00084 	movi	r3,2
    ad64:	10fd6326 	beq	r2,r3,a2f4 <__alt_data_end+0xf000a2f4>
    ad68:	003e2d06 	br	a620 <__alt_data_end+0xf000a620>
    ad6c:	d8c02017 	ldw	r3,128(sp)
    ad70:	003e9306 	br	a7c0 <__alt_data_end+0xf000a7c0>
    ad74:	00801944 	movi	r2,101
    ad78:	14407e0e 	bge	r2,r17,af74 <___vfprintf_internal_r+0x1008>
    ad7c:	d9003617 	ldw	r4,216(sp)
    ad80:	d9403817 	ldw	r5,224(sp)
    ad84:	000d883a 	mov	r6,zero
    ad88:	000f883a 	mov	r7,zero
    ad8c:	d8c03c15 	stw	r3,240(sp)
    ad90:	da003d15 	stw	r8,244(sp)
    ad94:	0013c280 	call	13c28 <__eqdf2>
    ad98:	d8c03c17 	ldw	r3,240(sp)
    ad9c:	da003d17 	ldw	r8,244(sp)
    ada0:	1000f71e 	bne	r2,zero,b180 <___vfprintf_internal_r+0x1214>
    ada4:	d8801f17 	ldw	r2,124(sp)
    ada8:	01020034 	movhi	r4,2048
    adac:	21011704 	addi	r4,r4,1116
    adb0:	18c00044 	addi	r3,r3,1
    adb4:	10800044 	addi	r2,r2,1
    adb8:	41000015 	stw	r4,0(r8)
    adbc:	01000044 	movi	r4,1
    adc0:	41000115 	stw	r4,4(r8)
    adc4:	d8c02015 	stw	r3,128(sp)
    adc8:	d8801f15 	stw	r2,124(sp)
    adcc:	010001c4 	movi	r4,7
    add0:	2082b816 	blt	r4,r2,b8b4 <___vfprintf_internal_r+0x1948>
    add4:	42000204 	addi	r8,r8,8
    add8:	d8802617 	ldw	r2,152(sp)
    addc:	d9403317 	ldw	r5,204(sp)
    ade0:	11400216 	blt	r2,r5,adec <___vfprintf_internal_r+0xe80>
    ade4:	9080004c 	andi	r2,r18,1
    ade8:	103ed526 	beq	r2,zero,a940 <__alt_data_end+0xf000a940>
    adec:	d8803717 	ldw	r2,220(sp)
    adf0:	d9003417 	ldw	r4,208(sp)
    adf4:	d9403717 	ldw	r5,220(sp)
    adf8:	1887883a 	add	r3,r3,r2
    adfc:	d8801f17 	ldw	r2,124(sp)
    ae00:	41000015 	stw	r4,0(r8)
    ae04:	41400115 	stw	r5,4(r8)
    ae08:	10800044 	addi	r2,r2,1
    ae0c:	d8c02015 	stw	r3,128(sp)
    ae10:	d8801f15 	stw	r2,124(sp)
    ae14:	010001c4 	movi	r4,7
    ae18:	20832916 	blt	r4,r2,bac0 <___vfprintf_internal_r+0x1b54>
    ae1c:	42000204 	addi	r8,r8,8
    ae20:	d8803317 	ldw	r2,204(sp)
    ae24:	143fffc4 	addi	r16,r2,-1
    ae28:	043ec50e 	bge	zero,r16,a940 <__alt_data_end+0xf000a940>
    ae2c:	04400404 	movi	r17,16
    ae30:	d8801f17 	ldw	r2,124(sp)
    ae34:	8c00880e 	bge	r17,r16,b058 <___vfprintf_internal_r+0x10ec>
    ae38:	01420034 	movhi	r5,2048
    ae3c:	29411784 	addi	r5,r5,1118
    ae40:	d9402b15 	stw	r5,172(sp)
    ae44:	058001c4 	movi	r22,7
    ae48:	dcc02c17 	ldw	r19,176(sp)
    ae4c:	00000306 	br	ae5c <___vfprintf_internal_r+0xef0>
    ae50:	42000204 	addi	r8,r8,8
    ae54:	843ffc04 	addi	r16,r16,-16
    ae58:	8c00820e 	bge	r17,r16,b064 <___vfprintf_internal_r+0x10f8>
    ae5c:	18c00404 	addi	r3,r3,16
    ae60:	10800044 	addi	r2,r2,1
    ae64:	45000015 	stw	r20,0(r8)
    ae68:	44400115 	stw	r17,4(r8)
    ae6c:	d8c02015 	stw	r3,128(sp)
    ae70:	d8801f15 	stw	r2,124(sp)
    ae74:	b0bff60e 	bge	r22,r2,ae50 <__alt_data_end+0xf000ae50>
    ae78:	d9801e04 	addi	r6,sp,120
    ae7c:	b80b883a 	mov	r5,r23
    ae80:	9809883a 	mov	r4,r19
    ae84:	00112f80 	call	112f8 <__sprint_r>
    ae88:	103d3a1e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    ae8c:	d8c02017 	ldw	r3,128(sp)
    ae90:	d8801f17 	ldw	r2,124(sp)
    ae94:	da000404 	addi	r8,sp,16
    ae98:	003fee06 	br	ae54 <__alt_data_end+0xf000ae54>
    ae9c:	d9403117 	ldw	r5,196(sp)
    aea0:	d8802a17 	ldw	r2,168(sp)
    aea4:	28adc83a 	sub	r22,r5,r2
    aea8:	05be630e 	bge	zero,r22,a838 <__alt_data_end+0xf000a838>
    aeac:	07000404 	movi	fp,16
    aeb0:	d8801f17 	ldw	r2,124(sp)
    aeb4:	e5838f0e 	bge	fp,r22,bcf4 <___vfprintf_internal_r+0x1d88>
    aeb8:	01420034 	movhi	r5,2048
    aebc:	29411784 	addi	r5,r5,1118
    aec0:	dc403015 	stw	r17,192(sp)
    aec4:	d9402b15 	stw	r5,172(sp)
    aec8:	b023883a 	mov	r17,r22
    aecc:	04c001c4 	movi	r19,7
    aed0:	a82d883a 	mov	r22,r21
    aed4:	902b883a 	mov	r21,r18
    aed8:	8025883a 	mov	r18,r16
    aedc:	dc002c17 	ldw	r16,176(sp)
    aee0:	00000306 	br	aef0 <___vfprintf_internal_r+0xf84>
    aee4:	8c7ffc04 	addi	r17,r17,-16
    aee8:	42000204 	addi	r8,r8,8
    aeec:	e440110e 	bge	fp,r17,af34 <___vfprintf_internal_r+0xfc8>
    aef0:	18c00404 	addi	r3,r3,16
    aef4:	10800044 	addi	r2,r2,1
    aef8:	45000015 	stw	r20,0(r8)
    aefc:	47000115 	stw	fp,4(r8)
    af00:	d8c02015 	stw	r3,128(sp)
    af04:	d8801f15 	stw	r2,124(sp)
    af08:	98bff60e 	bge	r19,r2,aee4 <__alt_data_end+0xf000aee4>
    af0c:	d9801e04 	addi	r6,sp,120
    af10:	b80b883a 	mov	r5,r23
    af14:	8009883a 	mov	r4,r16
    af18:	00112f80 	call	112f8 <__sprint_r>
    af1c:	103d151e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    af20:	8c7ffc04 	addi	r17,r17,-16
    af24:	d8c02017 	ldw	r3,128(sp)
    af28:	d8801f17 	ldw	r2,124(sp)
    af2c:	da000404 	addi	r8,sp,16
    af30:	e47fef16 	blt	fp,r17,aef0 <__alt_data_end+0xf000aef0>
    af34:	9021883a 	mov	r16,r18
    af38:	a825883a 	mov	r18,r21
    af3c:	b02b883a 	mov	r21,r22
    af40:	882d883a 	mov	r22,r17
    af44:	dc403017 	ldw	r17,192(sp)
    af48:	d9002b17 	ldw	r4,172(sp)
    af4c:	1d87883a 	add	r3,r3,r22
    af50:	10800044 	addi	r2,r2,1
    af54:	41000015 	stw	r4,0(r8)
    af58:	45800115 	stw	r22,4(r8)
    af5c:	d8c02015 	stw	r3,128(sp)
    af60:	d8801f15 	stw	r2,124(sp)
    af64:	010001c4 	movi	r4,7
    af68:	20818e16 	blt	r4,r2,b5a4 <___vfprintf_internal_r+0x1638>
    af6c:	42000204 	addi	r8,r8,8
    af70:	003e3106 	br	a838 <__alt_data_end+0xf000a838>
    af74:	d9403317 	ldw	r5,204(sp)
    af78:	00800044 	movi	r2,1
    af7c:	18c00044 	addi	r3,r3,1
    af80:	1141530e 	bge	r2,r5,b4d0 <___vfprintf_internal_r+0x1564>
    af84:	dc401f17 	ldw	r17,124(sp)
    af88:	00800044 	movi	r2,1
    af8c:	40800115 	stw	r2,4(r8)
    af90:	8c400044 	addi	r17,r17,1
    af94:	44000015 	stw	r16,0(r8)
    af98:	d8c02015 	stw	r3,128(sp)
    af9c:	dc401f15 	stw	r17,124(sp)
    afa0:	008001c4 	movi	r2,7
    afa4:	14416b16 	blt	r2,r17,b554 <___vfprintf_internal_r+0x15e8>
    afa8:	42000204 	addi	r8,r8,8
    afac:	d8803717 	ldw	r2,220(sp)
    afb0:	d9003417 	ldw	r4,208(sp)
    afb4:	8c400044 	addi	r17,r17,1
    afb8:	10c7883a 	add	r3,r2,r3
    afbc:	40800115 	stw	r2,4(r8)
    afc0:	41000015 	stw	r4,0(r8)
    afc4:	d8c02015 	stw	r3,128(sp)
    afc8:	dc401f15 	stw	r17,124(sp)
    afcc:	008001c4 	movi	r2,7
    afd0:	14416916 	blt	r2,r17,b578 <___vfprintf_internal_r+0x160c>
    afd4:	45800204 	addi	r22,r8,8
    afd8:	d9003617 	ldw	r4,216(sp)
    afdc:	d9403817 	ldw	r5,224(sp)
    afe0:	000d883a 	mov	r6,zero
    afe4:	000f883a 	mov	r7,zero
    afe8:	d8c03c15 	stw	r3,240(sp)
    afec:	0013c280 	call	13c28 <__eqdf2>
    aff0:	d8c03c17 	ldw	r3,240(sp)
    aff4:	1000bc26 	beq	r2,zero,b2e8 <___vfprintf_internal_r+0x137c>
    aff8:	d9403317 	ldw	r5,204(sp)
    affc:	84000044 	addi	r16,r16,1
    b000:	8c400044 	addi	r17,r17,1
    b004:	28bfffc4 	addi	r2,r5,-1
    b008:	1887883a 	add	r3,r3,r2
    b00c:	b0800115 	stw	r2,4(r22)
    b010:	b4000015 	stw	r16,0(r22)
    b014:	d8c02015 	stw	r3,128(sp)
    b018:	dc401f15 	stw	r17,124(sp)
    b01c:	008001c4 	movi	r2,7
    b020:	14414316 	blt	r2,r17,b530 <___vfprintf_internal_r+0x15c4>
    b024:	b5800204 	addi	r22,r22,8
    b028:	d9003a17 	ldw	r4,232(sp)
    b02c:	df0022c4 	addi	fp,sp,139
    b030:	8c400044 	addi	r17,r17,1
    b034:	20c7883a 	add	r3,r4,r3
    b038:	b7000015 	stw	fp,0(r22)
    b03c:	b1000115 	stw	r4,4(r22)
    b040:	d8c02015 	stw	r3,128(sp)
    b044:	dc401f15 	stw	r17,124(sp)
    b048:	008001c4 	movi	r2,7
    b04c:	14400e16 	blt	r2,r17,b088 <___vfprintf_internal_r+0x111c>
    b050:	b2000204 	addi	r8,r22,8
    b054:	003e3a06 	br	a940 <__alt_data_end+0xf000a940>
    b058:	01020034 	movhi	r4,2048
    b05c:	21011784 	addi	r4,r4,1118
    b060:	d9002b15 	stw	r4,172(sp)
    b064:	d9002b17 	ldw	r4,172(sp)
    b068:	1c07883a 	add	r3,r3,r16
    b06c:	44000115 	stw	r16,4(r8)
    b070:	41000015 	stw	r4,0(r8)
    b074:	10800044 	addi	r2,r2,1
    b078:	d8c02015 	stw	r3,128(sp)
    b07c:	d8801f15 	stw	r2,124(sp)
    b080:	010001c4 	movi	r4,7
    b084:	20be2d0e 	bge	r4,r2,a93c <__alt_data_end+0xf000a93c>
    b088:	d9002c17 	ldw	r4,176(sp)
    b08c:	d9801e04 	addi	r6,sp,120
    b090:	b80b883a 	mov	r5,r23
    b094:	00112f80 	call	112f8 <__sprint_r>
    b098:	103cb61e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b09c:	d8c02017 	ldw	r3,128(sp)
    b0a0:	da000404 	addi	r8,sp,16
    b0a4:	003e2606 	br	a940 <__alt_data_end+0xf000a940>
    b0a8:	d9002c17 	ldw	r4,176(sp)
    b0ac:	d9801e04 	addi	r6,sp,120
    b0b0:	b80b883a 	mov	r5,r23
    b0b4:	00112f80 	call	112f8 <__sprint_r>
    b0b8:	103e5d26 	beq	r2,zero,aa30 <__alt_data_end+0xf000aa30>
    b0bc:	003cad06 	br	a374 <__alt_data_end+0xf000a374>
    b0c0:	d9002c17 	ldw	r4,176(sp)
    b0c4:	d9801e04 	addi	r6,sp,120
    b0c8:	b80b883a 	mov	r5,r23
    b0cc:	00112f80 	call	112f8 <__sprint_r>
    b0d0:	103ca81e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b0d4:	d8c02017 	ldw	r3,128(sp)
    b0d8:	da000404 	addi	r8,sp,16
    b0dc:	003e0b06 	br	a90c <__alt_data_end+0xf000a90c>
    b0e0:	d9002c17 	ldw	r4,176(sp)
    b0e4:	d9801e04 	addi	r6,sp,120
    b0e8:	b80b883a 	mov	r5,r23
    b0ec:	00112f80 	call	112f8 <__sprint_r>
    b0f0:	103ca01e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b0f4:	d8c02017 	ldw	r3,128(sp)
    b0f8:	da000404 	addi	r8,sp,16
    b0fc:	003dbd06 	br	a7f4 <__alt_data_end+0xf000a7f4>
    b100:	d9002c17 	ldw	r4,176(sp)
    b104:	d9801e04 	addi	r6,sp,120
    b108:	b80b883a 	mov	r5,r23
    b10c:	00112f80 	call	112f8 <__sprint_r>
    b110:	103c981e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b114:	d8c02017 	ldw	r3,128(sp)
    b118:	da000404 	addi	r8,sp,16
    b11c:	003dc306 	br	a82c <__alt_data_end+0xf000a82c>
    b120:	d8802917 	ldw	r2,164(sp)
    b124:	d8002785 	stb	zero,158(sp)
    b128:	103f0616 	blt	r2,zero,ad44 <__alt_data_end+0xf000ad44>
    b12c:	00ffdfc4 	movi	r3,-129
    b130:	9d84b03a 	or	r2,r19,r22
    b134:	90e4703a 	and	r18,r18,r3
    b138:	103c6b26 	beq	r2,zero,a2e8 <__alt_data_end+0xf000a2e8>
    b13c:	0039883a 	mov	fp,zero
    b140:	003e7406 	br	ab14 <__alt_data_end+0xf000ab14>
    b144:	9080040c 	andi	r2,r18,16
    b148:	1001b326 	beq	r2,zero,b818 <___vfprintf_internal_r+0x18ac>
    b14c:	d9002d17 	ldw	r4,180(sp)
    b150:	d9402917 	ldw	r5,164(sp)
    b154:	d8002785 	stb	zero,158(sp)
    b158:	20800104 	addi	r2,r4,4
    b15c:	24c00017 	ldw	r19,0(r4)
    b160:	002d883a 	mov	r22,zero
    b164:	2801b516 	blt	r5,zero,b83c <___vfprintf_internal_r+0x18d0>
    b168:	00ffdfc4 	movi	r3,-129
    b16c:	d8802d15 	stw	r2,180(sp)
    b170:	90e4703a 	and	r18,r18,r3
    b174:	983d2726 	beq	r19,zero,a614 <__alt_data_end+0xf000a614>
    b178:	0039883a 	mov	fp,zero
    b17c:	003d2a06 	br	a628 <__alt_data_end+0xf000a628>
    b180:	dc402617 	ldw	r17,152(sp)
    b184:	0441d30e 	bge	zero,r17,b8d4 <___vfprintf_internal_r+0x1968>
    b188:	dc403217 	ldw	r17,200(sp)
    b18c:	d8803317 	ldw	r2,204(sp)
    b190:	1440010e 	bge	r2,r17,b198 <___vfprintf_internal_r+0x122c>
    b194:	1023883a 	mov	r17,r2
    b198:	04400a0e 	bge	zero,r17,b1c4 <___vfprintf_internal_r+0x1258>
    b19c:	d8801f17 	ldw	r2,124(sp)
    b1a0:	1c47883a 	add	r3,r3,r17
    b1a4:	44000015 	stw	r16,0(r8)
    b1a8:	10800044 	addi	r2,r2,1
    b1ac:	44400115 	stw	r17,4(r8)
    b1b0:	d8c02015 	stw	r3,128(sp)
    b1b4:	d8801f15 	stw	r2,124(sp)
    b1b8:	010001c4 	movi	r4,7
    b1bc:	20826516 	blt	r4,r2,bb54 <___vfprintf_internal_r+0x1be8>
    b1c0:	42000204 	addi	r8,r8,8
    b1c4:	88026116 	blt	r17,zero,bb4c <___vfprintf_internal_r+0x1be0>
    b1c8:	d9003217 	ldw	r4,200(sp)
    b1cc:	2463c83a 	sub	r17,r4,r17
    b1d0:	04407b0e 	bge	zero,r17,b3c0 <___vfprintf_internal_r+0x1454>
    b1d4:	05800404 	movi	r22,16
    b1d8:	d8801f17 	ldw	r2,124(sp)
    b1dc:	b4419d0e 	bge	r22,r17,b854 <___vfprintf_internal_r+0x18e8>
    b1e0:	01020034 	movhi	r4,2048
    b1e4:	21011784 	addi	r4,r4,1118
    b1e8:	d9002b15 	stw	r4,172(sp)
    b1ec:	070001c4 	movi	fp,7
    b1f0:	dcc02c17 	ldw	r19,176(sp)
    b1f4:	00000306 	br	b204 <___vfprintf_internal_r+0x1298>
    b1f8:	42000204 	addi	r8,r8,8
    b1fc:	8c7ffc04 	addi	r17,r17,-16
    b200:	b441970e 	bge	r22,r17,b860 <___vfprintf_internal_r+0x18f4>
    b204:	18c00404 	addi	r3,r3,16
    b208:	10800044 	addi	r2,r2,1
    b20c:	45000015 	stw	r20,0(r8)
    b210:	45800115 	stw	r22,4(r8)
    b214:	d8c02015 	stw	r3,128(sp)
    b218:	d8801f15 	stw	r2,124(sp)
    b21c:	e0bff60e 	bge	fp,r2,b1f8 <__alt_data_end+0xf000b1f8>
    b220:	d9801e04 	addi	r6,sp,120
    b224:	b80b883a 	mov	r5,r23
    b228:	9809883a 	mov	r4,r19
    b22c:	00112f80 	call	112f8 <__sprint_r>
    b230:	103c501e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b234:	d8c02017 	ldw	r3,128(sp)
    b238:	d8801f17 	ldw	r2,124(sp)
    b23c:	da000404 	addi	r8,sp,16
    b240:	003fee06 	br	b1fc <__alt_data_end+0xf000b1fc>
    b244:	d9002c17 	ldw	r4,176(sp)
    b248:	d9801e04 	addi	r6,sp,120
    b24c:	b80b883a 	mov	r5,r23
    b250:	00112f80 	call	112f8 <__sprint_r>
    b254:	103c471e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b258:	d8c02017 	ldw	r3,128(sp)
    b25c:	df002787 	ldb	fp,158(sp)
    b260:	da000404 	addi	r8,sp,16
    b264:	003d5606 	br	a7c0 <__alt_data_end+0xf000a7c0>
    b268:	9080040c 	andi	r2,r18,16
    b26c:	10016126 	beq	r2,zero,b7f4 <___vfprintf_internal_r+0x1888>
    b270:	d8802d17 	ldw	r2,180(sp)
    b274:	14c00017 	ldw	r19,0(r2)
    b278:	10800104 	addi	r2,r2,4
    b27c:	d8802d15 	stw	r2,180(sp)
    b280:	982dd7fa 	srai	r22,r19,31
    b284:	b005883a 	mov	r2,r22
    b288:	003c8206 	br	a494 <__alt_data_end+0xf000a494>
    b28c:	9080040c 	andi	r2,r18,16
    b290:	10003526 	beq	r2,zero,b368 <___vfprintf_internal_r+0x13fc>
    b294:	d9402d17 	ldw	r5,180(sp)
    b298:	d8c02917 	ldw	r3,164(sp)
    b29c:	d8002785 	stb	zero,158(sp)
    b2a0:	28800104 	addi	r2,r5,4
    b2a4:	2cc00017 	ldw	r19,0(r5)
    b2a8:	002d883a 	mov	r22,zero
    b2ac:	18003716 	blt	r3,zero,b38c <___vfprintf_internal_r+0x1420>
    b2b0:	00ffdfc4 	movi	r3,-129
    b2b4:	d8802d15 	stw	r2,180(sp)
    b2b8:	90e4703a 	and	r18,r18,r3
    b2bc:	0039883a 	mov	fp,zero
    b2c0:	983df326 	beq	r19,zero,aa90 <__alt_data_end+0xf000aa90>
    b2c4:	00800244 	movi	r2,9
    b2c8:	14fc7b36 	bltu	r2,r19,a4b8 <__alt_data_end+0xf000a4b8>
    b2cc:	d8c02817 	ldw	r3,160(sp)
    b2d0:	dc001dc4 	addi	r16,sp,119
    b2d4:	9cc00c04 	addi	r19,r19,48
    b2d8:	1c07c83a 	sub	r3,r3,r16
    b2dc:	dcc01dc5 	stb	r19,119(sp)
    b2e0:	d8c02e15 	stw	r3,184(sp)
    b2e4:	003ce806 	br	a688 <__alt_data_end+0xf000a688>
    b2e8:	d8803317 	ldw	r2,204(sp)
    b2ec:	143fffc4 	addi	r16,r2,-1
    b2f0:	043f4d0e 	bge	zero,r16,b028 <__alt_data_end+0xf000b028>
    b2f4:	07000404 	movi	fp,16
    b2f8:	e400810e 	bge	fp,r16,b500 <___vfprintf_internal_r+0x1594>
    b2fc:	01420034 	movhi	r5,2048
    b300:	29411784 	addi	r5,r5,1118
    b304:	d9402b15 	stw	r5,172(sp)
    b308:	01c001c4 	movi	r7,7
    b30c:	dcc02c17 	ldw	r19,176(sp)
    b310:	00000306 	br	b320 <___vfprintf_internal_r+0x13b4>
    b314:	b5800204 	addi	r22,r22,8
    b318:	843ffc04 	addi	r16,r16,-16
    b31c:	e4007b0e 	bge	fp,r16,b50c <___vfprintf_internal_r+0x15a0>
    b320:	18c00404 	addi	r3,r3,16
    b324:	8c400044 	addi	r17,r17,1
    b328:	b5000015 	stw	r20,0(r22)
    b32c:	b7000115 	stw	fp,4(r22)
    b330:	d8c02015 	stw	r3,128(sp)
    b334:	dc401f15 	stw	r17,124(sp)
    b338:	3c7ff60e 	bge	r7,r17,b314 <__alt_data_end+0xf000b314>
    b33c:	d9801e04 	addi	r6,sp,120
    b340:	b80b883a 	mov	r5,r23
    b344:	9809883a 	mov	r4,r19
    b348:	d9c03c15 	stw	r7,240(sp)
    b34c:	00112f80 	call	112f8 <__sprint_r>
    b350:	d9c03c17 	ldw	r7,240(sp)
    b354:	103c071e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b358:	d8c02017 	ldw	r3,128(sp)
    b35c:	dc401f17 	ldw	r17,124(sp)
    b360:	dd800404 	addi	r22,sp,16
    b364:	003fec06 	br	b318 <__alt_data_end+0xf000b318>
    b368:	9080100c 	andi	r2,r18,64
    b36c:	d8002785 	stb	zero,158(sp)
    b370:	10010e26 	beq	r2,zero,b7ac <___vfprintf_internal_r+0x1840>
    b374:	d9002d17 	ldw	r4,180(sp)
    b378:	d9402917 	ldw	r5,164(sp)
    b37c:	002d883a 	mov	r22,zero
    b380:	20800104 	addi	r2,r4,4
    b384:	24c0000b 	ldhu	r19,0(r4)
    b388:	283fc90e 	bge	r5,zero,b2b0 <__alt_data_end+0xf000b2b0>
    b38c:	d8802d15 	stw	r2,180(sp)
    b390:	0039883a 	mov	fp,zero
    b394:	9d84b03a 	or	r2,r19,r22
    b398:	103c461e 	bne	r2,zero,a4b4 <__alt_data_end+0xf000a4b4>
    b39c:	00800044 	movi	r2,1
    b3a0:	003e6c06 	br	ad54 <__alt_data_end+0xf000ad54>
    b3a4:	d9002c17 	ldw	r4,176(sp)
    b3a8:	d9801e04 	addi	r6,sp,120
    b3ac:	b80b883a 	mov	r5,r23
    b3b0:	00112f80 	call	112f8 <__sprint_r>
    b3b4:	103bef1e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b3b8:	d8c02017 	ldw	r3,128(sp)
    b3bc:	da000404 	addi	r8,sp,16
    b3c0:	d9003217 	ldw	r4,200(sp)
    b3c4:	d8802617 	ldw	r2,152(sp)
    b3c8:	d9403317 	ldw	r5,204(sp)
    b3cc:	8123883a 	add	r17,r16,r4
    b3d0:	11400216 	blt	r2,r5,b3dc <___vfprintf_internal_r+0x1470>
    b3d4:	9100004c 	andi	r4,r18,1
    b3d8:	20000d26 	beq	r4,zero,b410 <___vfprintf_internal_r+0x14a4>
    b3dc:	d9003717 	ldw	r4,220(sp)
    b3e0:	d9403417 	ldw	r5,208(sp)
    b3e4:	1907883a 	add	r3,r3,r4
    b3e8:	d9001f17 	ldw	r4,124(sp)
    b3ec:	41400015 	stw	r5,0(r8)
    b3f0:	d9403717 	ldw	r5,220(sp)
    b3f4:	21000044 	addi	r4,r4,1
    b3f8:	d8c02015 	stw	r3,128(sp)
    b3fc:	41400115 	stw	r5,4(r8)
    b400:	d9001f15 	stw	r4,124(sp)
    b404:	014001c4 	movi	r5,7
    b408:	2901e816 	blt	r5,r4,bbac <___vfprintf_internal_r+0x1c40>
    b40c:	42000204 	addi	r8,r8,8
    b410:	d9003317 	ldw	r4,204(sp)
    b414:	8121883a 	add	r16,r16,r4
    b418:	2085c83a 	sub	r2,r4,r2
    b41c:	8461c83a 	sub	r16,r16,r17
    b420:	1400010e 	bge	r2,r16,b428 <___vfprintf_internal_r+0x14bc>
    b424:	1021883a 	mov	r16,r2
    b428:	04000a0e 	bge	zero,r16,b454 <___vfprintf_internal_r+0x14e8>
    b42c:	d9001f17 	ldw	r4,124(sp)
    b430:	1c07883a 	add	r3,r3,r16
    b434:	44400015 	stw	r17,0(r8)
    b438:	21000044 	addi	r4,r4,1
    b43c:	44000115 	stw	r16,4(r8)
    b440:	d8c02015 	stw	r3,128(sp)
    b444:	d9001f15 	stw	r4,124(sp)
    b448:	014001c4 	movi	r5,7
    b44c:	2901fb16 	blt	r5,r4,bc3c <___vfprintf_internal_r+0x1cd0>
    b450:	42000204 	addi	r8,r8,8
    b454:	8001f716 	blt	r16,zero,bc34 <___vfprintf_internal_r+0x1cc8>
    b458:	1421c83a 	sub	r16,r2,r16
    b45c:	043d380e 	bge	zero,r16,a940 <__alt_data_end+0xf000a940>
    b460:	04400404 	movi	r17,16
    b464:	d8801f17 	ldw	r2,124(sp)
    b468:	8c3efb0e 	bge	r17,r16,b058 <__alt_data_end+0xf000b058>
    b46c:	01420034 	movhi	r5,2048
    b470:	29411784 	addi	r5,r5,1118
    b474:	d9402b15 	stw	r5,172(sp)
    b478:	058001c4 	movi	r22,7
    b47c:	dcc02c17 	ldw	r19,176(sp)
    b480:	00000306 	br	b490 <___vfprintf_internal_r+0x1524>
    b484:	42000204 	addi	r8,r8,8
    b488:	843ffc04 	addi	r16,r16,-16
    b48c:	8c3ef50e 	bge	r17,r16,b064 <__alt_data_end+0xf000b064>
    b490:	18c00404 	addi	r3,r3,16
    b494:	10800044 	addi	r2,r2,1
    b498:	45000015 	stw	r20,0(r8)
    b49c:	44400115 	stw	r17,4(r8)
    b4a0:	d8c02015 	stw	r3,128(sp)
    b4a4:	d8801f15 	stw	r2,124(sp)
    b4a8:	b0bff60e 	bge	r22,r2,b484 <__alt_data_end+0xf000b484>
    b4ac:	d9801e04 	addi	r6,sp,120
    b4b0:	b80b883a 	mov	r5,r23
    b4b4:	9809883a 	mov	r4,r19
    b4b8:	00112f80 	call	112f8 <__sprint_r>
    b4bc:	103bad1e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b4c0:	d8c02017 	ldw	r3,128(sp)
    b4c4:	d8801f17 	ldw	r2,124(sp)
    b4c8:	da000404 	addi	r8,sp,16
    b4cc:	003fee06 	br	b488 <__alt_data_end+0xf000b488>
    b4d0:	9088703a 	and	r4,r18,r2
    b4d4:	203eab1e 	bne	r4,zero,af84 <__alt_data_end+0xf000af84>
    b4d8:	dc401f17 	ldw	r17,124(sp)
    b4dc:	40800115 	stw	r2,4(r8)
    b4e0:	44000015 	stw	r16,0(r8)
    b4e4:	8c400044 	addi	r17,r17,1
    b4e8:	d8c02015 	stw	r3,128(sp)
    b4ec:	dc401f15 	stw	r17,124(sp)
    b4f0:	008001c4 	movi	r2,7
    b4f4:	14400e16 	blt	r2,r17,b530 <___vfprintf_internal_r+0x15c4>
    b4f8:	45800204 	addi	r22,r8,8
    b4fc:	003eca06 	br	b028 <__alt_data_end+0xf000b028>
    b500:	01020034 	movhi	r4,2048
    b504:	21011784 	addi	r4,r4,1118
    b508:	d9002b15 	stw	r4,172(sp)
    b50c:	d8802b17 	ldw	r2,172(sp)
    b510:	1c07883a 	add	r3,r3,r16
    b514:	8c400044 	addi	r17,r17,1
    b518:	b0800015 	stw	r2,0(r22)
    b51c:	b4000115 	stw	r16,4(r22)
    b520:	d8c02015 	stw	r3,128(sp)
    b524:	dc401f15 	stw	r17,124(sp)
    b528:	008001c4 	movi	r2,7
    b52c:	147ebd0e 	bge	r2,r17,b024 <__alt_data_end+0xf000b024>
    b530:	d9002c17 	ldw	r4,176(sp)
    b534:	d9801e04 	addi	r6,sp,120
    b538:	b80b883a 	mov	r5,r23
    b53c:	00112f80 	call	112f8 <__sprint_r>
    b540:	103b8c1e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b544:	d8c02017 	ldw	r3,128(sp)
    b548:	dc401f17 	ldw	r17,124(sp)
    b54c:	dd800404 	addi	r22,sp,16
    b550:	003eb506 	br	b028 <__alt_data_end+0xf000b028>
    b554:	d9002c17 	ldw	r4,176(sp)
    b558:	d9801e04 	addi	r6,sp,120
    b55c:	b80b883a 	mov	r5,r23
    b560:	00112f80 	call	112f8 <__sprint_r>
    b564:	103b831e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b568:	d8c02017 	ldw	r3,128(sp)
    b56c:	dc401f17 	ldw	r17,124(sp)
    b570:	da000404 	addi	r8,sp,16
    b574:	003e8d06 	br	afac <__alt_data_end+0xf000afac>
    b578:	d9002c17 	ldw	r4,176(sp)
    b57c:	d9801e04 	addi	r6,sp,120
    b580:	b80b883a 	mov	r5,r23
    b584:	00112f80 	call	112f8 <__sprint_r>
    b588:	103b7a1e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b58c:	d8c02017 	ldw	r3,128(sp)
    b590:	dc401f17 	ldw	r17,124(sp)
    b594:	dd800404 	addi	r22,sp,16
    b598:	003e8f06 	br	afd8 <__alt_data_end+0xf000afd8>
    b59c:	0027883a 	mov	r19,zero
    b5a0:	003f4a06 	br	b2cc <__alt_data_end+0xf000b2cc>
    b5a4:	d9002c17 	ldw	r4,176(sp)
    b5a8:	d9801e04 	addi	r6,sp,120
    b5ac:	b80b883a 	mov	r5,r23
    b5b0:	00112f80 	call	112f8 <__sprint_r>
    b5b4:	103b6f1e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b5b8:	d8c02017 	ldw	r3,128(sp)
    b5bc:	da000404 	addi	r8,sp,16
    b5c0:	003c9d06 	br	a838 <__alt_data_end+0xf000a838>
    b5c4:	04e7c83a 	sub	r19,zero,r19
    b5c8:	9804c03a 	cmpne	r2,r19,zero
    b5cc:	05adc83a 	sub	r22,zero,r22
    b5d0:	b0adc83a 	sub	r22,r22,r2
    b5d4:	d8802917 	ldw	r2,164(sp)
    b5d8:	07000b44 	movi	fp,45
    b5dc:	df002785 	stb	fp,158(sp)
    b5e0:	10017b16 	blt	r2,zero,bbd0 <___vfprintf_internal_r+0x1c64>
    b5e4:	00bfdfc4 	movi	r2,-129
    b5e8:	90a4703a 	and	r18,r18,r2
    b5ec:	003bb106 	br	a4b4 <__alt_data_end+0xf000a4b4>
    b5f0:	d9003617 	ldw	r4,216(sp)
    b5f4:	d9403817 	ldw	r5,224(sp)
    b5f8:	da003d15 	stw	r8,244(sp)
    b5fc:	0010f1c0 	call	10f1c <__fpclassifyd>
    b600:	da003d17 	ldw	r8,244(sp)
    b604:	1000f026 	beq	r2,zero,b9c8 <___vfprintf_internal_r+0x1a5c>
    b608:	d9002917 	ldw	r4,164(sp)
    b60c:	05bff7c4 	movi	r22,-33
    b610:	00bfffc4 	movi	r2,-1
    b614:	8dac703a 	and	r22,r17,r22
    b618:	20820026 	beq	r4,r2,be1c <___vfprintf_internal_r+0x1eb0>
    b61c:	008011c4 	movi	r2,71
    b620:	b081f726 	beq	r22,r2,be00 <___vfprintf_internal_r+0x1e94>
    b624:	d9003817 	ldw	r4,224(sp)
    b628:	90c04014 	ori	r3,r18,256
    b62c:	d8c02b15 	stw	r3,172(sp)
    b630:	20021516 	blt	r4,zero,be88 <___vfprintf_internal_r+0x1f1c>
    b634:	dcc03817 	ldw	r19,224(sp)
    b638:	d8002a05 	stb	zero,168(sp)
    b63c:	00801984 	movi	r2,102
    b640:	8881f926 	beq	r17,r2,be28 <___vfprintf_internal_r+0x1ebc>
    b644:	00801184 	movi	r2,70
    b648:	88821c26 	beq	r17,r2,bebc <___vfprintf_internal_r+0x1f50>
    b64c:	00801144 	movi	r2,69
    b650:	b081ef26 	beq	r22,r2,be10 <___vfprintf_internal_r+0x1ea4>
    b654:	d8c02917 	ldw	r3,164(sp)
    b658:	d8802104 	addi	r2,sp,132
    b65c:	d8800315 	stw	r2,12(sp)
    b660:	d9403617 	ldw	r5,216(sp)
    b664:	d8802504 	addi	r2,sp,148
    b668:	d9002c17 	ldw	r4,176(sp)
    b66c:	d8800215 	stw	r2,8(sp)
    b670:	d8802604 	addi	r2,sp,152
    b674:	d8c00015 	stw	r3,0(sp)
    b678:	d8800115 	stw	r2,4(sp)
    b67c:	01c00084 	movi	r7,2
    b680:	980d883a 	mov	r6,r19
    b684:	d8c03c15 	stw	r3,240(sp)
    b688:	da003d15 	stw	r8,244(sp)
    b68c:	000c5900 	call	c590 <_dtoa_r>
    b690:	1021883a 	mov	r16,r2
    b694:	008019c4 	movi	r2,103
    b698:	d8c03c17 	ldw	r3,240(sp)
    b69c:	da003d17 	ldw	r8,244(sp)
    b6a0:	88817126 	beq	r17,r2,bc68 <___vfprintf_internal_r+0x1cfc>
    b6a4:	008011c4 	movi	r2,71
    b6a8:	88829226 	beq	r17,r2,c0f4 <___vfprintf_internal_r+0x2188>
    b6ac:	80f9883a 	add	fp,r16,r3
    b6b0:	d9003617 	ldw	r4,216(sp)
    b6b4:	000d883a 	mov	r6,zero
    b6b8:	000f883a 	mov	r7,zero
    b6bc:	980b883a 	mov	r5,r19
    b6c0:	da003d15 	stw	r8,244(sp)
    b6c4:	0013c280 	call	13c28 <__eqdf2>
    b6c8:	da003d17 	ldw	r8,244(sp)
    b6cc:	10018d26 	beq	r2,zero,bd04 <___vfprintf_internal_r+0x1d98>
    b6d0:	d8802117 	ldw	r2,132(sp)
    b6d4:	1700062e 	bgeu	r2,fp,b6f0 <___vfprintf_internal_r+0x1784>
    b6d8:	01000c04 	movi	r4,48
    b6dc:	10c00044 	addi	r3,r2,1
    b6e0:	d8c02115 	stw	r3,132(sp)
    b6e4:	11000005 	stb	r4,0(r2)
    b6e8:	d8802117 	ldw	r2,132(sp)
    b6ec:	173ffb36 	bltu	r2,fp,b6dc <__alt_data_end+0xf000b6dc>
    b6f0:	1405c83a 	sub	r2,r2,r16
    b6f4:	d8803315 	stw	r2,204(sp)
    b6f8:	008011c4 	movi	r2,71
    b6fc:	b0817626 	beq	r22,r2,bcd8 <___vfprintf_internal_r+0x1d6c>
    b700:	00801944 	movi	r2,101
    b704:	1442810e 	bge	r2,r17,c10c <___vfprintf_internal_r+0x21a0>
    b708:	d8c02617 	ldw	r3,152(sp)
    b70c:	00801984 	movi	r2,102
    b710:	d8c03215 	stw	r3,200(sp)
    b714:	8881fe26 	beq	r17,r2,bf10 <___vfprintf_internal_r+0x1fa4>
    b718:	d8c03217 	ldw	r3,200(sp)
    b71c:	d9003317 	ldw	r4,204(sp)
    b720:	1901dd16 	blt	r3,r4,be98 <___vfprintf_internal_r+0x1f2c>
    b724:	9480004c 	andi	r18,r18,1
    b728:	90022b1e 	bne	r18,zero,bfd8 <___vfprintf_internal_r+0x206c>
    b72c:	1805883a 	mov	r2,r3
    b730:	18028016 	blt	r3,zero,c134 <___vfprintf_internal_r+0x21c8>
    b734:	d8c03217 	ldw	r3,200(sp)
    b738:	044019c4 	movi	r17,103
    b73c:	d8c02e15 	stw	r3,184(sp)
    b740:	df002a07 	ldb	fp,168(sp)
    b744:	e001531e 	bne	fp,zero,bc94 <___vfprintf_internal_r+0x1d28>
    b748:	df002783 	ldbu	fp,158(sp)
    b74c:	d8802a15 	stw	r2,168(sp)
    b750:	dc802b17 	ldw	r18,172(sp)
    b754:	d8002915 	stw	zero,164(sp)
    b758:	003bd106 	br	a6a0 <__alt_data_end+0xf000a6a0>
    b75c:	d8802d17 	ldw	r2,180(sp)
    b760:	d8c02d17 	ldw	r3,180(sp)
    b764:	d9002d17 	ldw	r4,180(sp)
    b768:	10800017 	ldw	r2,0(r2)
    b76c:	18c00117 	ldw	r3,4(r3)
    b770:	21000204 	addi	r4,r4,8
    b774:	d8803615 	stw	r2,216(sp)
    b778:	d8c03815 	stw	r3,224(sp)
    b77c:	d9002d15 	stw	r4,180(sp)
    b780:	003b7506 	br	a558 <__alt_data_end+0xf000a558>
    b784:	ac400007 	ldb	r17,0(r21)
    b788:	003a5906 	br	a0f0 <__alt_data_end+0xf000a0f0>
    b78c:	9080100c 	andi	r2,r18,64
    b790:	1000a826 	beq	r2,zero,ba34 <___vfprintf_internal_r+0x1ac8>
    b794:	d9002d17 	ldw	r4,180(sp)
    b798:	002d883a 	mov	r22,zero
    b79c:	24c0000b 	ldhu	r19,0(r4)
    b7a0:	21000104 	addi	r4,r4,4
    b7a4:	d9002d15 	stw	r4,180(sp)
    b7a8:	003ccb06 	br	aad8 <__alt_data_end+0xf000aad8>
    b7ac:	d8c02d17 	ldw	r3,180(sp)
    b7b0:	d9002917 	ldw	r4,164(sp)
    b7b4:	002d883a 	mov	r22,zero
    b7b8:	18800104 	addi	r2,r3,4
    b7bc:	1cc00017 	ldw	r19,0(r3)
    b7c0:	203ebb0e 	bge	r4,zero,b2b0 <__alt_data_end+0xf000b2b0>
    b7c4:	003ef106 	br	b38c <__alt_data_end+0xf000b38c>
    b7c8:	9080040c 	andi	r2,r18,16
    b7cc:	1000921e 	bne	r2,zero,ba18 <___vfprintf_internal_r+0x1aac>
    b7d0:	9480100c 	andi	r18,r18,64
    b7d4:	90013926 	beq	r18,zero,bcbc <___vfprintf_internal_r+0x1d50>
    b7d8:	d9002d17 	ldw	r4,180(sp)
    b7dc:	d9402f17 	ldw	r5,188(sp)
    b7e0:	20800017 	ldw	r2,0(r4)
    b7e4:	21000104 	addi	r4,r4,4
    b7e8:	d9002d15 	stw	r4,180(sp)
    b7ec:	1140000d 	sth	r5,0(r2)
    b7f0:	003a1606 	br	a04c <__alt_data_end+0xf000a04c>
    b7f4:	9080100c 	andi	r2,r18,64
    b7f8:	10008026 	beq	r2,zero,b9fc <___vfprintf_internal_r+0x1a90>
    b7fc:	d8c02d17 	ldw	r3,180(sp)
    b800:	1cc0000f 	ldh	r19,0(r3)
    b804:	18c00104 	addi	r3,r3,4
    b808:	d8c02d15 	stw	r3,180(sp)
    b80c:	982dd7fa 	srai	r22,r19,31
    b810:	b005883a 	mov	r2,r22
    b814:	003b1f06 	br	a494 <__alt_data_end+0xf000a494>
    b818:	9080100c 	andi	r2,r18,64
    b81c:	d8002785 	stb	zero,158(sp)
    b820:	10008a1e 	bne	r2,zero,ba4c <___vfprintf_internal_r+0x1ae0>
    b824:	d9402d17 	ldw	r5,180(sp)
    b828:	d8c02917 	ldw	r3,164(sp)
    b82c:	002d883a 	mov	r22,zero
    b830:	28800104 	addi	r2,r5,4
    b834:	2cc00017 	ldw	r19,0(r5)
    b838:	183e4b0e 	bge	r3,zero,b168 <__alt_data_end+0xf000b168>
    b83c:	9d86b03a 	or	r3,r19,r22
    b840:	d8802d15 	stw	r2,180(sp)
    b844:	183e4c1e 	bne	r3,zero,b178 <__alt_data_end+0xf000b178>
    b848:	0039883a 	mov	fp,zero
    b84c:	0005883a 	mov	r2,zero
    b850:	003d4006 	br	ad54 <__alt_data_end+0xf000ad54>
    b854:	01420034 	movhi	r5,2048
    b858:	29411784 	addi	r5,r5,1118
    b85c:	d9402b15 	stw	r5,172(sp)
    b860:	d9402b17 	ldw	r5,172(sp)
    b864:	1c47883a 	add	r3,r3,r17
    b868:	10800044 	addi	r2,r2,1
    b86c:	41400015 	stw	r5,0(r8)
    b870:	44400115 	stw	r17,4(r8)
    b874:	d8c02015 	stw	r3,128(sp)
    b878:	d8801f15 	stw	r2,124(sp)
    b87c:	010001c4 	movi	r4,7
    b880:	20bec816 	blt	r4,r2,b3a4 <__alt_data_end+0xf000b3a4>
    b884:	42000204 	addi	r8,r8,8
    b888:	003ecd06 	br	b3c0 <__alt_data_end+0xf000b3c0>
    b88c:	d9002917 	ldw	r4,164(sp)
    b890:	d8002785 	stb	zero,158(sp)
    b894:	203d2d16 	blt	r4,zero,ad4c <__alt_data_end+0xf000ad4c>
    b898:	00bfdfc4 	movi	r2,-129
    b89c:	90a4703a 	and	r18,r18,r2
    b8a0:	003a9106 	br	a2e8 <__alt_data_end+0xf000a2e8>
    b8a4:	01020034 	movhi	r4,2048
    b8a8:	21011784 	addi	r4,r4,1118
    b8ac:	d9002b15 	stw	r4,172(sp)
    b8b0:	003c0c06 	br	a8e4 <__alt_data_end+0xf000a8e4>
    b8b4:	d9002c17 	ldw	r4,176(sp)
    b8b8:	d9801e04 	addi	r6,sp,120
    b8bc:	b80b883a 	mov	r5,r23
    b8c0:	00112f80 	call	112f8 <__sprint_r>
    b8c4:	103aab1e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b8c8:	d8c02017 	ldw	r3,128(sp)
    b8cc:	da000404 	addi	r8,sp,16
    b8d0:	003d4106 	br	add8 <__alt_data_end+0xf000add8>
    b8d4:	d8801f17 	ldw	r2,124(sp)
    b8d8:	01420034 	movhi	r5,2048
    b8dc:	01000044 	movi	r4,1
    b8e0:	18c00044 	addi	r3,r3,1
    b8e4:	10800044 	addi	r2,r2,1
    b8e8:	29411704 	addi	r5,r5,1116
    b8ec:	41000115 	stw	r4,4(r8)
    b8f0:	41400015 	stw	r5,0(r8)
    b8f4:	d8c02015 	stw	r3,128(sp)
    b8f8:	d8801f15 	stw	r2,124(sp)
    b8fc:	010001c4 	movi	r4,7
    b900:	20805c16 	blt	r4,r2,ba74 <___vfprintf_internal_r+0x1b08>
    b904:	42000204 	addi	r8,r8,8
    b908:	8800041e 	bne	r17,zero,b91c <___vfprintf_internal_r+0x19b0>
    b90c:	d8803317 	ldw	r2,204(sp)
    b910:	1000021e 	bne	r2,zero,b91c <___vfprintf_internal_r+0x19b0>
    b914:	9080004c 	andi	r2,r18,1
    b918:	103c0926 	beq	r2,zero,a940 <__alt_data_end+0xf000a940>
    b91c:	d9003717 	ldw	r4,220(sp)
    b920:	d8801f17 	ldw	r2,124(sp)
    b924:	d9403417 	ldw	r5,208(sp)
    b928:	20c7883a 	add	r3,r4,r3
    b92c:	10800044 	addi	r2,r2,1
    b930:	41000115 	stw	r4,4(r8)
    b934:	41400015 	stw	r5,0(r8)
    b938:	d8c02015 	stw	r3,128(sp)
    b93c:	d8801f15 	stw	r2,124(sp)
    b940:	010001c4 	movi	r4,7
    b944:	20812116 	blt	r4,r2,bdcc <___vfprintf_internal_r+0x1e60>
    b948:	42000204 	addi	r8,r8,8
    b94c:	0463c83a 	sub	r17,zero,r17
    b950:	0440730e 	bge	zero,r17,bb20 <___vfprintf_internal_r+0x1bb4>
    b954:	05800404 	movi	r22,16
    b958:	b440860e 	bge	r22,r17,bb74 <___vfprintf_internal_r+0x1c08>
    b95c:	01420034 	movhi	r5,2048
    b960:	29411784 	addi	r5,r5,1118
    b964:	d9402b15 	stw	r5,172(sp)
    b968:	070001c4 	movi	fp,7
    b96c:	dcc02c17 	ldw	r19,176(sp)
    b970:	00000306 	br	b980 <___vfprintf_internal_r+0x1a14>
    b974:	42000204 	addi	r8,r8,8
    b978:	8c7ffc04 	addi	r17,r17,-16
    b97c:	b440800e 	bge	r22,r17,bb80 <___vfprintf_internal_r+0x1c14>
    b980:	18c00404 	addi	r3,r3,16
    b984:	10800044 	addi	r2,r2,1
    b988:	45000015 	stw	r20,0(r8)
    b98c:	45800115 	stw	r22,4(r8)
    b990:	d8c02015 	stw	r3,128(sp)
    b994:	d8801f15 	stw	r2,124(sp)
    b998:	e0bff60e 	bge	fp,r2,b974 <__alt_data_end+0xf000b974>
    b99c:	d9801e04 	addi	r6,sp,120
    b9a0:	b80b883a 	mov	r5,r23
    b9a4:	9809883a 	mov	r4,r19
    b9a8:	00112f80 	call	112f8 <__sprint_r>
    b9ac:	103a711e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    b9b0:	d8c02017 	ldw	r3,128(sp)
    b9b4:	d8801f17 	ldw	r2,124(sp)
    b9b8:	da000404 	addi	r8,sp,16
    b9bc:	003fee06 	br	b978 <__alt_data_end+0xf000b978>
    b9c0:	00bfffc4 	movi	r2,-1
    b9c4:	003a6f06 	br	a384 <__alt_data_end+0xf000a384>
    b9c8:	008011c4 	movi	r2,71
    b9cc:	1440b816 	blt	r2,r17,bcb0 <___vfprintf_internal_r+0x1d44>
    b9d0:	04020034 	movhi	r16,2048
    b9d4:	84010904 	addi	r16,r16,1060
    b9d8:	00c000c4 	movi	r3,3
    b9dc:	00bfdfc4 	movi	r2,-129
    b9e0:	d8c02a15 	stw	r3,168(sp)
    b9e4:	90a4703a 	and	r18,r18,r2
    b9e8:	df002783 	ldbu	fp,158(sp)
    b9ec:	d8c02e15 	stw	r3,184(sp)
    b9f0:	d8002915 	stw	zero,164(sp)
    b9f4:	d8003215 	stw	zero,200(sp)
    b9f8:	003b2906 	br	a6a0 <__alt_data_end+0xf000a6a0>
    b9fc:	d9002d17 	ldw	r4,180(sp)
    ba00:	24c00017 	ldw	r19,0(r4)
    ba04:	21000104 	addi	r4,r4,4
    ba08:	d9002d15 	stw	r4,180(sp)
    ba0c:	982dd7fa 	srai	r22,r19,31
    ba10:	b005883a 	mov	r2,r22
    ba14:	003a9f06 	br	a494 <__alt_data_end+0xf000a494>
    ba18:	d9402d17 	ldw	r5,180(sp)
    ba1c:	d8c02f17 	ldw	r3,188(sp)
    ba20:	28800017 	ldw	r2,0(r5)
    ba24:	29400104 	addi	r5,r5,4
    ba28:	d9402d15 	stw	r5,180(sp)
    ba2c:	10c00015 	stw	r3,0(r2)
    ba30:	00398606 	br	a04c <__alt_data_end+0xf000a04c>
    ba34:	d9402d17 	ldw	r5,180(sp)
    ba38:	002d883a 	mov	r22,zero
    ba3c:	2cc00017 	ldw	r19,0(r5)
    ba40:	29400104 	addi	r5,r5,4
    ba44:	d9402d15 	stw	r5,180(sp)
    ba48:	003c2306 	br	aad8 <__alt_data_end+0xf000aad8>
    ba4c:	d8c02d17 	ldw	r3,180(sp)
    ba50:	d9002917 	ldw	r4,164(sp)
    ba54:	002d883a 	mov	r22,zero
    ba58:	18800104 	addi	r2,r3,4
    ba5c:	1cc0000b 	ldhu	r19,0(r3)
    ba60:	203dc10e 	bge	r4,zero,b168 <__alt_data_end+0xf000b168>
    ba64:	003f7506 	br	b83c <__alt_data_end+0xf000b83c>
    ba68:	04020034 	movhi	r16,2048
    ba6c:	84010704 	addi	r16,r16,1052
    ba70:	003acc06 	br	a5a4 <__alt_data_end+0xf000a5a4>
    ba74:	d9002c17 	ldw	r4,176(sp)
    ba78:	d9801e04 	addi	r6,sp,120
    ba7c:	b80b883a 	mov	r5,r23
    ba80:	00112f80 	call	112f8 <__sprint_r>
    ba84:	103a3b1e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    ba88:	dc402617 	ldw	r17,152(sp)
    ba8c:	d8c02017 	ldw	r3,128(sp)
    ba90:	da000404 	addi	r8,sp,16
    ba94:	003f9c06 	br	b908 <__alt_data_end+0xf000b908>
    ba98:	ac400043 	ldbu	r17,1(r21)
    ba9c:	94800814 	ori	r18,r18,32
    baa0:	ad400044 	addi	r21,r21,1
    baa4:	8c403fcc 	andi	r17,r17,255
    baa8:	8c40201c 	xori	r17,r17,128
    baac:	8c7fe004 	addi	r17,r17,-128
    bab0:	00398f06 	br	a0f0 <__alt_data_end+0xf000a0f0>
    bab4:	d8c02d15 	stw	r3,180(sp)
    bab8:	0039883a 	mov	fp,zero
    babc:	003e3506 	br	b394 <__alt_data_end+0xf000b394>
    bac0:	d9002c17 	ldw	r4,176(sp)
    bac4:	d9801e04 	addi	r6,sp,120
    bac8:	b80b883a 	mov	r5,r23
    bacc:	00112f80 	call	112f8 <__sprint_r>
    bad0:	103a281e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    bad4:	d8c02017 	ldw	r3,128(sp)
    bad8:	da000404 	addi	r8,sp,16
    badc:	003cd006 	br	ae20 <__alt_data_end+0xf000ae20>
    bae0:	8009883a 	mov	r4,r16
    bae4:	da003d15 	stw	r8,244(sp)
    bae8:	0009ed40 	call	9ed4 <strlen>
    baec:	d8802e15 	stw	r2,184(sp)
    baf0:	da003d17 	ldw	r8,244(sp)
    baf4:	103c340e 	bge	r2,zero,abc8 <__alt_data_end+0xf000abc8>
    baf8:	0005883a 	mov	r2,zero
    bafc:	003c3206 	br	abc8 <__alt_data_end+0xf000abc8>
    bb00:	d9002c17 	ldw	r4,176(sp)
    bb04:	d9801e04 	addi	r6,sp,120
    bb08:	b80b883a 	mov	r5,r23
    bb0c:	00112f80 	call	112f8 <__sprint_r>
    bb10:	103a181e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    bb14:	d8c02017 	ldw	r3,128(sp)
    bb18:	d8801f17 	ldw	r2,124(sp)
    bb1c:	da000404 	addi	r8,sp,16
    bb20:	d9403317 	ldw	r5,204(sp)
    bb24:	10800044 	addi	r2,r2,1
    bb28:	44000015 	stw	r16,0(r8)
    bb2c:	28c7883a 	add	r3,r5,r3
    bb30:	003b7d06 	br	a928 <__alt_data_end+0xf000a928>
    bb34:	01020034 	movhi	r4,2048
    bb38:	21011b84 	addi	r4,r4,1134
    bb3c:	d9003515 	stw	r4,212(sp)
    bb40:	003b1406 	br	a794 <__alt_data_end+0xf000a794>
    bb44:	013fffc4 	movi	r4,-1
    bb48:	003a3506 	br	a420 <__alt_data_end+0xf000a420>
    bb4c:	0023883a 	mov	r17,zero
    bb50:	003d9d06 	br	b1c8 <__alt_data_end+0xf000b1c8>
    bb54:	d9002c17 	ldw	r4,176(sp)
    bb58:	d9801e04 	addi	r6,sp,120
    bb5c:	b80b883a 	mov	r5,r23
    bb60:	00112f80 	call	112f8 <__sprint_r>
    bb64:	103a031e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    bb68:	d8c02017 	ldw	r3,128(sp)
    bb6c:	da000404 	addi	r8,sp,16
    bb70:	003d9406 	br	b1c4 <__alt_data_end+0xf000b1c4>
    bb74:	01020034 	movhi	r4,2048
    bb78:	21011784 	addi	r4,r4,1118
    bb7c:	d9002b15 	stw	r4,172(sp)
    bb80:	d9002b17 	ldw	r4,172(sp)
    bb84:	1c47883a 	add	r3,r3,r17
    bb88:	10800044 	addi	r2,r2,1
    bb8c:	41000015 	stw	r4,0(r8)
    bb90:	44400115 	stw	r17,4(r8)
    bb94:	d8c02015 	stw	r3,128(sp)
    bb98:	d8801f15 	stw	r2,124(sp)
    bb9c:	010001c4 	movi	r4,7
    bba0:	20bfd716 	blt	r4,r2,bb00 <__alt_data_end+0xf000bb00>
    bba4:	42000204 	addi	r8,r8,8
    bba8:	003fdd06 	br	bb20 <__alt_data_end+0xf000bb20>
    bbac:	d9002c17 	ldw	r4,176(sp)
    bbb0:	d9801e04 	addi	r6,sp,120
    bbb4:	b80b883a 	mov	r5,r23
    bbb8:	00112f80 	call	112f8 <__sprint_r>
    bbbc:	1039ed1e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    bbc0:	d8802617 	ldw	r2,152(sp)
    bbc4:	d8c02017 	ldw	r3,128(sp)
    bbc8:	da000404 	addi	r8,sp,16
    bbcc:	003e1006 	br	b410 <__alt_data_end+0xf000b410>
    bbd0:	00800044 	movi	r2,1
    bbd4:	10803fcc 	andi	r2,r2,255
    bbd8:	00c00044 	movi	r3,1
    bbdc:	10fa3526 	beq	r2,r3,a4b4 <__alt_data_end+0xf000a4b4>
    bbe0:	00c00084 	movi	r3,2
    bbe4:	10fbcb26 	beq	r2,r3,ab14 <__alt_data_end+0xf000ab14>
    bbe8:	003a8f06 	br	a628 <__alt_data_end+0xf000a628>
    bbec:	01020034 	movhi	r4,2048
    bbf0:	21011b84 	addi	r4,r4,1134
    bbf4:	d9003515 	stw	r4,212(sp)
    bbf8:	003b7606 	br	a9d4 <__alt_data_end+0xf000a9d4>
    bbfc:	d8802917 	ldw	r2,164(sp)
    bc00:	00c00184 	movi	r3,6
    bc04:	1880012e 	bgeu	r3,r2,bc0c <___vfprintf_internal_r+0x1ca0>
    bc08:	1805883a 	mov	r2,r3
    bc0c:	d8802e15 	stw	r2,184(sp)
    bc10:	1000ef16 	blt	r2,zero,bfd0 <___vfprintf_internal_r+0x2064>
    bc14:	04020034 	movhi	r16,2048
    bc18:	d8802a15 	stw	r2,168(sp)
    bc1c:	dcc02d15 	stw	r19,180(sp)
    bc20:	d8002915 	stw	zero,164(sp)
    bc24:	d8003215 	stw	zero,200(sp)
    bc28:	84011504 	addi	r16,r16,1108
    bc2c:	0039883a 	mov	fp,zero
    bc30:	003aa206 	br	a6bc <__alt_data_end+0xf000a6bc>
    bc34:	0021883a 	mov	r16,zero
    bc38:	003e0706 	br	b458 <__alt_data_end+0xf000b458>
    bc3c:	d9002c17 	ldw	r4,176(sp)
    bc40:	d9801e04 	addi	r6,sp,120
    bc44:	b80b883a 	mov	r5,r23
    bc48:	00112f80 	call	112f8 <__sprint_r>
    bc4c:	1039c91e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    bc50:	d8802617 	ldw	r2,152(sp)
    bc54:	d9403317 	ldw	r5,204(sp)
    bc58:	d8c02017 	ldw	r3,128(sp)
    bc5c:	da000404 	addi	r8,sp,16
    bc60:	2885c83a 	sub	r2,r5,r2
    bc64:	003dfb06 	br	b454 <__alt_data_end+0xf000b454>
    bc68:	9080004c 	andi	r2,r18,1
    bc6c:	103e8f1e 	bne	r2,zero,b6ac <__alt_data_end+0xf000b6ac>
    bc70:	d8802117 	ldw	r2,132(sp)
    bc74:	003e9e06 	br	b6f0 <__alt_data_end+0xf000b6f0>
    bc78:	1025883a 	mov	r18,r2
    bc7c:	0039883a 	mov	fp,zero
    bc80:	00800084 	movi	r2,2
    bc84:	003fd306 	br	bbd4 <__alt_data_end+0xf000bbd4>
    bc88:	07000b44 	movi	fp,45
    bc8c:	df002785 	stb	fp,158(sp)
    bc90:	003a4006 	br	a594 <__alt_data_end+0xf000a594>
    bc94:	00c00b44 	movi	r3,45
    bc98:	d8c02785 	stb	r3,158(sp)
    bc9c:	d8802a15 	stw	r2,168(sp)
    bca0:	dc802b17 	ldw	r18,172(sp)
    bca4:	d8002915 	stw	zero,164(sp)
    bca8:	07000b44 	movi	fp,45
    bcac:	003a8006 	br	a6b0 <__alt_data_end+0xf000a6b0>
    bcb0:	04020034 	movhi	r16,2048
    bcb4:	84010a04 	addi	r16,r16,1064
    bcb8:	003f4706 	br	b9d8 <__alt_data_end+0xf000b9d8>
    bcbc:	d8c02d17 	ldw	r3,180(sp)
    bcc0:	d9002f17 	ldw	r4,188(sp)
    bcc4:	18800017 	ldw	r2,0(r3)
    bcc8:	18c00104 	addi	r3,r3,4
    bccc:	d8c02d15 	stw	r3,180(sp)
    bcd0:	11000015 	stw	r4,0(r2)
    bcd4:	0038dd06 	br	a04c <__alt_data_end+0xf000a04c>
    bcd8:	dd802617 	ldw	r22,152(sp)
    bcdc:	00bfff44 	movi	r2,-3
    bce0:	b0801c16 	blt	r22,r2,bd54 <___vfprintf_internal_r+0x1de8>
    bce4:	d9402917 	ldw	r5,164(sp)
    bce8:	2d801a16 	blt	r5,r22,bd54 <___vfprintf_internal_r+0x1de8>
    bcec:	dd803215 	stw	r22,200(sp)
    bcf0:	003e8906 	br	b718 <__alt_data_end+0xf000b718>
    bcf4:	01020034 	movhi	r4,2048
    bcf8:	21011784 	addi	r4,r4,1118
    bcfc:	d9002b15 	stw	r4,172(sp)
    bd00:	003c9106 	br	af48 <__alt_data_end+0xf000af48>
    bd04:	e005883a 	mov	r2,fp
    bd08:	003e7906 	br	b6f0 <__alt_data_end+0xf000b6f0>
    bd0c:	d9402917 	ldw	r5,164(sp)
    bd10:	df002783 	ldbu	fp,158(sp)
    bd14:	dcc02d15 	stw	r19,180(sp)
    bd18:	d9402a15 	stw	r5,168(sp)
    bd1c:	d9402e15 	stw	r5,184(sp)
    bd20:	d8002915 	stw	zero,164(sp)
    bd24:	d8003215 	stw	zero,200(sp)
    bd28:	003a5d06 	br	a6a0 <__alt_data_end+0xf000a6a0>
    bd2c:	9080004c 	andi	r2,r18,1
    bd30:	0039883a 	mov	fp,zero
    bd34:	10000426 	beq	r2,zero,bd48 <___vfprintf_internal_r+0x1ddc>
    bd38:	00800c04 	movi	r2,48
    bd3c:	dc001dc4 	addi	r16,sp,119
    bd40:	d8801dc5 	stb	r2,119(sp)
    bd44:	003b8006 	br	ab48 <__alt_data_end+0xf000ab48>
    bd48:	d8002e15 	stw	zero,184(sp)
    bd4c:	dc001e04 	addi	r16,sp,120
    bd50:	003a4d06 	br	a688 <__alt_data_end+0xf000a688>
    bd54:	8c7fff84 	addi	r17,r17,-2
    bd58:	b5bfffc4 	addi	r22,r22,-1
    bd5c:	dd802615 	stw	r22,152(sp)
    bd60:	dc4022c5 	stb	r17,139(sp)
    bd64:	b000bf16 	blt	r22,zero,c064 <___vfprintf_internal_r+0x20f8>
    bd68:	00800ac4 	movi	r2,43
    bd6c:	d8802305 	stb	r2,140(sp)
    bd70:	00800244 	movi	r2,9
    bd74:	15807016 	blt	r2,r22,bf38 <___vfprintf_internal_r+0x1fcc>
    bd78:	00800c04 	movi	r2,48
    bd7c:	b5800c04 	addi	r22,r22,48
    bd80:	d8802345 	stb	r2,141(sp)
    bd84:	dd802385 	stb	r22,142(sp)
    bd88:	d88023c4 	addi	r2,sp,143
    bd8c:	df0022c4 	addi	fp,sp,139
    bd90:	d8c03317 	ldw	r3,204(sp)
    bd94:	1739c83a 	sub	fp,r2,fp
    bd98:	d9003317 	ldw	r4,204(sp)
    bd9c:	e0c7883a 	add	r3,fp,r3
    bda0:	df003a15 	stw	fp,232(sp)
    bda4:	d8c02e15 	stw	r3,184(sp)
    bda8:	00800044 	movi	r2,1
    bdac:	1100b30e 	bge	r2,r4,c07c <___vfprintf_internal_r+0x2110>
    bdb0:	d8c02e17 	ldw	r3,184(sp)
    bdb4:	18c00044 	addi	r3,r3,1
    bdb8:	d8c02e15 	stw	r3,184(sp)
    bdbc:	1805883a 	mov	r2,r3
    bdc0:	1800ac16 	blt	r3,zero,c074 <___vfprintf_internal_r+0x2108>
    bdc4:	d8003215 	stw	zero,200(sp)
    bdc8:	003e5d06 	br	b740 <__alt_data_end+0xf000b740>
    bdcc:	d9002c17 	ldw	r4,176(sp)
    bdd0:	d9801e04 	addi	r6,sp,120
    bdd4:	b80b883a 	mov	r5,r23
    bdd8:	00112f80 	call	112f8 <__sprint_r>
    bddc:	1039651e 	bne	r2,zero,a374 <__alt_data_end+0xf000a374>
    bde0:	dc402617 	ldw	r17,152(sp)
    bde4:	d8c02017 	ldw	r3,128(sp)
    bde8:	d8801f17 	ldw	r2,124(sp)
    bdec:	da000404 	addi	r8,sp,16
    bdf0:	003ed606 	br	b94c <__alt_data_end+0xf000b94c>
    bdf4:	582b883a 	mov	r21,r11
    bdf8:	d8002915 	stw	zero,164(sp)
    bdfc:	0038bd06 	br	a0f4 <__alt_data_end+0xf000a0f4>
    be00:	d8802917 	ldw	r2,164(sp)
    be04:	103e071e 	bne	r2,zero,b624 <__alt_data_end+0xf000b624>
    be08:	dc002915 	stw	r16,164(sp)
    be0c:	003e0506 	br	b624 <__alt_data_end+0xf000b624>
    be10:	d9002917 	ldw	r4,164(sp)
    be14:	20c00044 	addi	r3,r4,1
    be18:	003e0f06 	br	b658 <__alt_data_end+0xf000b658>
    be1c:	01400184 	movi	r5,6
    be20:	d9402915 	stw	r5,164(sp)
    be24:	003dff06 	br	b624 <__alt_data_end+0xf000b624>
    be28:	d8802104 	addi	r2,sp,132
    be2c:	d8800315 	stw	r2,12(sp)
    be30:	d8802504 	addi	r2,sp,148
    be34:	d8800215 	stw	r2,8(sp)
    be38:	d8802604 	addi	r2,sp,152
    be3c:	d8800115 	stw	r2,4(sp)
    be40:	d8802917 	ldw	r2,164(sp)
    be44:	d9403617 	ldw	r5,216(sp)
    be48:	d9002c17 	ldw	r4,176(sp)
    be4c:	d8800015 	stw	r2,0(sp)
    be50:	01c000c4 	movi	r7,3
    be54:	980d883a 	mov	r6,r19
    be58:	da003d15 	stw	r8,244(sp)
    be5c:	000c5900 	call	c590 <_dtoa_r>
    be60:	d8c02917 	ldw	r3,164(sp)
    be64:	da003d17 	ldw	r8,244(sp)
    be68:	1021883a 	mov	r16,r2
    be6c:	10f9883a 	add	fp,r2,r3
    be70:	81000007 	ldb	r4,0(r16)
    be74:	00800c04 	movi	r2,48
    be78:	20805e26 	beq	r4,r2,bff4 <___vfprintf_internal_r+0x2088>
    be7c:	d8c02617 	ldw	r3,152(sp)
    be80:	e0f9883a 	add	fp,fp,r3
    be84:	003e0a06 	br	b6b0 <__alt_data_end+0xf000b6b0>
    be88:	00c00b44 	movi	r3,45
    be8c:	24e0003c 	xorhi	r19,r4,32768
    be90:	d8c02a05 	stb	r3,168(sp)
    be94:	003de906 	br	b63c <__alt_data_end+0xf000b63c>
    be98:	d8c03217 	ldw	r3,200(sp)
    be9c:	00c07a0e 	bge	zero,r3,c088 <___vfprintf_internal_r+0x211c>
    bea0:	00800044 	movi	r2,1
    bea4:	d9003317 	ldw	r4,204(sp)
    bea8:	1105883a 	add	r2,r2,r4
    beac:	d8802e15 	stw	r2,184(sp)
    beb0:	10004e16 	blt	r2,zero,bfec <___vfprintf_internal_r+0x2080>
    beb4:	044019c4 	movi	r17,103
    beb8:	003e2106 	br	b740 <__alt_data_end+0xf000b740>
    bebc:	d9002917 	ldw	r4,164(sp)
    bec0:	d8802104 	addi	r2,sp,132
    bec4:	d8800315 	stw	r2,12(sp)
    bec8:	d9000015 	stw	r4,0(sp)
    becc:	d8802504 	addi	r2,sp,148
    bed0:	d9403617 	ldw	r5,216(sp)
    bed4:	d9002c17 	ldw	r4,176(sp)
    bed8:	d8800215 	stw	r2,8(sp)
    bedc:	d8802604 	addi	r2,sp,152
    bee0:	d8800115 	stw	r2,4(sp)
    bee4:	01c000c4 	movi	r7,3
    bee8:	980d883a 	mov	r6,r19
    beec:	da003d15 	stw	r8,244(sp)
    bef0:	000c5900 	call	c590 <_dtoa_r>
    bef4:	d8c02917 	ldw	r3,164(sp)
    bef8:	da003d17 	ldw	r8,244(sp)
    befc:	1021883a 	mov	r16,r2
    bf00:	00801184 	movi	r2,70
    bf04:	80f9883a 	add	fp,r16,r3
    bf08:	88bfd926 	beq	r17,r2,be70 <__alt_data_end+0xf000be70>
    bf0c:	003de806 	br	b6b0 <__alt_data_end+0xf000b6b0>
    bf10:	d9002917 	ldw	r4,164(sp)
    bf14:	00c04d0e 	bge	zero,r3,c04c <___vfprintf_internal_r+0x20e0>
    bf18:	2000441e 	bne	r4,zero,c02c <___vfprintf_internal_r+0x20c0>
    bf1c:	9480004c 	andi	r18,r18,1
    bf20:	9000421e 	bne	r18,zero,c02c <___vfprintf_internal_r+0x20c0>
    bf24:	1805883a 	mov	r2,r3
    bf28:	18007016 	blt	r3,zero,c0ec <___vfprintf_internal_r+0x2180>
    bf2c:	d8c03217 	ldw	r3,200(sp)
    bf30:	d8c02e15 	stw	r3,184(sp)
    bf34:	003e0206 	br	b740 <__alt_data_end+0xf000b740>
    bf38:	df0022c4 	addi	fp,sp,139
    bf3c:	dc002915 	stw	r16,164(sp)
    bf40:	4027883a 	mov	r19,r8
    bf44:	e021883a 	mov	r16,fp
    bf48:	b009883a 	mov	r4,r22
    bf4c:	01400284 	movi	r5,10
    bf50:	00099780 	call	9978 <__modsi3>
    bf54:	10800c04 	addi	r2,r2,48
    bf58:	843fffc4 	addi	r16,r16,-1
    bf5c:	b009883a 	mov	r4,r22
    bf60:	01400284 	movi	r5,10
    bf64:	80800005 	stb	r2,0(r16)
    bf68:	00098f40 	call	98f4 <__divsi3>
    bf6c:	102d883a 	mov	r22,r2
    bf70:	00800244 	movi	r2,9
    bf74:	15bff416 	blt	r2,r22,bf48 <__alt_data_end+0xf000bf48>
    bf78:	9811883a 	mov	r8,r19
    bf7c:	b0800c04 	addi	r2,r22,48
    bf80:	8027883a 	mov	r19,r16
    bf84:	997fffc4 	addi	r5,r19,-1
    bf88:	98bfffc5 	stb	r2,-1(r19)
    bf8c:	dc002917 	ldw	r16,164(sp)
    bf90:	2f006a2e 	bgeu	r5,fp,c13c <___vfprintf_internal_r+0x21d0>
    bf94:	d9c02384 	addi	r7,sp,142
    bf98:	3ccfc83a 	sub	r7,r7,r19
    bf9c:	d9002344 	addi	r4,sp,141
    bfa0:	e1cf883a 	add	r7,fp,r7
    bfa4:	00000106 	br	bfac <___vfprintf_internal_r+0x2040>
    bfa8:	28800003 	ldbu	r2,0(r5)
    bfac:	20800005 	stb	r2,0(r4)
    bfb0:	21000044 	addi	r4,r4,1
    bfb4:	29400044 	addi	r5,r5,1
    bfb8:	393ffb1e 	bne	r7,r4,bfa8 <__alt_data_end+0xf000bfa8>
    bfbc:	d8802304 	addi	r2,sp,140
    bfc0:	14c5c83a 	sub	r2,r2,r19
    bfc4:	d8c02344 	addi	r3,sp,141
    bfc8:	1885883a 	add	r2,r3,r2
    bfcc:	003f7006 	br	bd90 <__alt_data_end+0xf000bd90>
    bfd0:	0005883a 	mov	r2,zero
    bfd4:	003f0f06 	br	bc14 <__alt_data_end+0xf000bc14>
    bfd8:	d8c03217 	ldw	r3,200(sp)
    bfdc:	18c00044 	addi	r3,r3,1
    bfe0:	d8c02e15 	stw	r3,184(sp)
    bfe4:	1805883a 	mov	r2,r3
    bfe8:	183fb20e 	bge	r3,zero,beb4 <__alt_data_end+0xf000beb4>
    bfec:	0005883a 	mov	r2,zero
    bff0:	003fb006 	br	beb4 <__alt_data_end+0xf000beb4>
    bff4:	d9003617 	ldw	r4,216(sp)
    bff8:	000d883a 	mov	r6,zero
    bffc:	000f883a 	mov	r7,zero
    c000:	980b883a 	mov	r5,r19
    c004:	d8c03c15 	stw	r3,240(sp)
    c008:	da003d15 	stw	r8,244(sp)
    c00c:	0013c280 	call	13c28 <__eqdf2>
    c010:	d8c03c17 	ldw	r3,240(sp)
    c014:	da003d17 	ldw	r8,244(sp)
    c018:	103f9826 	beq	r2,zero,be7c <__alt_data_end+0xf000be7c>
    c01c:	00800044 	movi	r2,1
    c020:	10c7c83a 	sub	r3,r2,r3
    c024:	d8c02615 	stw	r3,152(sp)
    c028:	003f9506 	br	be80 <__alt_data_end+0xf000be80>
    c02c:	d9002917 	ldw	r4,164(sp)
    c030:	d8c03217 	ldw	r3,200(sp)
    c034:	20800044 	addi	r2,r4,1
    c038:	1885883a 	add	r2,r3,r2
    c03c:	d8802e15 	stw	r2,184(sp)
    c040:	103dbf0e 	bge	r2,zero,b740 <__alt_data_end+0xf000b740>
    c044:	0005883a 	mov	r2,zero
    c048:	003dbd06 	br	b740 <__alt_data_end+0xf000b740>
    c04c:	2000211e 	bne	r4,zero,c0d4 <___vfprintf_internal_r+0x2168>
    c050:	9480004c 	andi	r18,r18,1
    c054:	90001f1e 	bne	r18,zero,c0d4 <___vfprintf_internal_r+0x2168>
    c058:	00800044 	movi	r2,1
    c05c:	d8802e15 	stw	r2,184(sp)
    c060:	003db706 	br	b740 <__alt_data_end+0xf000b740>
    c064:	00800b44 	movi	r2,45
    c068:	05adc83a 	sub	r22,zero,r22
    c06c:	d8802305 	stb	r2,140(sp)
    c070:	003f3f06 	br	bd70 <__alt_data_end+0xf000bd70>
    c074:	0005883a 	mov	r2,zero
    c078:	003f5206 	br	bdc4 <__alt_data_end+0xf000bdc4>
    c07c:	90a4703a 	and	r18,r18,r2
    c080:	903f4e26 	beq	r18,zero,bdbc <__alt_data_end+0xf000bdbc>
    c084:	003f4a06 	br	bdb0 <__alt_data_end+0xf000bdb0>
    c088:	00800084 	movi	r2,2
    c08c:	10c5c83a 	sub	r2,r2,r3
    c090:	003f8406 	br	bea4 <__alt_data_end+0xf000bea4>
    c094:	d8802d17 	ldw	r2,180(sp)
    c098:	d9002d17 	ldw	r4,180(sp)
    c09c:	ac400043 	ldbu	r17,1(r21)
    c0a0:	10800017 	ldw	r2,0(r2)
    c0a4:	582b883a 	mov	r21,r11
    c0a8:	d8802915 	stw	r2,164(sp)
    c0ac:	20800104 	addi	r2,r4,4
    c0b0:	d9002917 	ldw	r4,164(sp)
    c0b4:	d8802d15 	stw	r2,180(sp)
    c0b8:	203e7a0e 	bge	r4,zero,baa4 <__alt_data_end+0xf000baa4>
    c0bc:	8c403fcc 	andi	r17,r17,255
    c0c0:	00bfffc4 	movi	r2,-1
    c0c4:	8c40201c 	xori	r17,r17,128
    c0c8:	d8802915 	stw	r2,164(sp)
    c0cc:	8c7fe004 	addi	r17,r17,-128
    c0d0:	00380706 	br	a0f0 <__alt_data_end+0xf000a0f0>
    c0d4:	d8c02917 	ldw	r3,164(sp)
    c0d8:	18c00084 	addi	r3,r3,2
    c0dc:	d8c02e15 	stw	r3,184(sp)
    c0e0:	1805883a 	mov	r2,r3
    c0e4:	183d960e 	bge	r3,zero,b740 <__alt_data_end+0xf000b740>
    c0e8:	003fd606 	br	c044 <__alt_data_end+0xf000c044>
    c0ec:	0005883a 	mov	r2,zero
    c0f0:	003f8e06 	br	bf2c <__alt_data_end+0xf000bf2c>
    c0f4:	9080004c 	andi	r2,r18,1
    c0f8:	103f811e 	bne	r2,zero,bf00 <__alt_data_end+0xf000bf00>
    c0fc:	d8802117 	ldw	r2,132(sp)
    c100:	1405c83a 	sub	r2,r2,r16
    c104:	d8803315 	stw	r2,204(sp)
    c108:	b47ef326 	beq	r22,r17,bcd8 <__alt_data_end+0xf000bcd8>
    c10c:	dd802617 	ldw	r22,152(sp)
    c110:	003f1106 	br	bd58 <__alt_data_end+0xf000bd58>
    c114:	d9c02785 	stb	r7,158(sp)
    c118:	00390406 	br	a52c <__alt_data_end+0xf000a52c>
    c11c:	d9c02785 	stb	r7,158(sp)
    c120:	0038d306 	br	a470 <__alt_data_end+0xf000a470>
    c124:	d9c02785 	stb	r7,158(sp)
    c128:	003a6106 	br	aab0 <__alt_data_end+0xf000aab0>
    c12c:	d9c02785 	stb	r7,158(sp)
    c130:	003af806 	br	ad14 <__alt_data_end+0xf000ad14>
    c134:	0005883a 	mov	r2,zero
    c138:	003d7e06 	br	b734 <__alt_data_end+0xf000b734>
    c13c:	d8802344 	addi	r2,sp,141
    c140:	003f1306 	br	bd90 <__alt_data_end+0xf000bd90>
    c144:	d9c02785 	stb	r7,158(sp)
    c148:	00392306 	br	a5d8 <__alt_data_end+0xf000a5d8>
    c14c:	d9c02785 	stb	r7,158(sp)
    c150:	003aa906 	br	abf8 <__alt_data_end+0xf000abf8>
    c154:	d9c02785 	stb	r7,158(sp)
    c158:	003a3d06 	br	aa50 <__alt_data_end+0xf000aa50>
    c15c:	d9c02785 	stb	r7,158(sp)
    c160:	003aca06 	br	ac8c <__alt_data_end+0xf000ac8c>

0000c164 <__vfprintf_internal>:
    c164:	00820034 	movhi	r2,2048
    c168:	108b2f04 	addi	r2,r2,11452
    c16c:	300f883a 	mov	r7,r6
    c170:	280d883a 	mov	r6,r5
    c174:	200b883a 	mov	r5,r4
    c178:	11000017 	ldw	r4,0(r2)
    c17c:	0009f6c1 	jmpi	9f6c <___vfprintf_internal_r>

0000c180 <__sbprintf>:
    c180:	2880030b 	ldhu	r2,12(r5)
    c184:	2ac01917 	ldw	r11,100(r5)
    c188:	2a80038b 	ldhu	r10,14(r5)
    c18c:	2a400717 	ldw	r9,28(r5)
    c190:	2a000917 	ldw	r8,36(r5)
    c194:	defee204 	addi	sp,sp,-1144
    c198:	00c10004 	movi	r3,1024
    c19c:	dc011a15 	stw	r16,1128(sp)
    c1a0:	10bfff4c 	andi	r2,r2,65533
    c1a4:	2821883a 	mov	r16,r5
    c1a8:	d8cb883a 	add	r5,sp,r3
    c1ac:	dc811c15 	stw	r18,1136(sp)
    c1b0:	dc411b15 	stw	r17,1132(sp)
    c1b4:	dfc11d15 	stw	ra,1140(sp)
    c1b8:	2025883a 	mov	r18,r4
    c1bc:	d881030d 	sth	r2,1036(sp)
    c1c0:	dac11915 	stw	r11,1124(sp)
    c1c4:	da81038d 	sth	r10,1038(sp)
    c1c8:	da410715 	stw	r9,1052(sp)
    c1cc:	da010915 	stw	r8,1060(sp)
    c1d0:	dec10015 	stw	sp,1024(sp)
    c1d4:	dec10415 	stw	sp,1040(sp)
    c1d8:	d8c10215 	stw	r3,1032(sp)
    c1dc:	d8c10515 	stw	r3,1044(sp)
    c1e0:	d8010615 	stw	zero,1048(sp)
    c1e4:	0009f6c0 	call	9f6c <___vfprintf_internal_r>
    c1e8:	1023883a 	mov	r17,r2
    c1ec:	10000416 	blt	r2,zero,c200 <__sbprintf+0x80>
    c1f0:	d9410004 	addi	r5,sp,1024
    c1f4:	9009883a 	mov	r4,r18
    c1f8:	000de340 	call	de34 <_fflush_r>
    c1fc:	10000d1e 	bne	r2,zero,c234 <__sbprintf+0xb4>
    c200:	d881030b 	ldhu	r2,1036(sp)
    c204:	1080100c 	andi	r2,r2,64
    c208:	10000326 	beq	r2,zero,c218 <__sbprintf+0x98>
    c20c:	8080030b 	ldhu	r2,12(r16)
    c210:	10801014 	ori	r2,r2,64
    c214:	8080030d 	sth	r2,12(r16)
    c218:	8805883a 	mov	r2,r17
    c21c:	dfc11d17 	ldw	ra,1140(sp)
    c220:	dc811c17 	ldw	r18,1136(sp)
    c224:	dc411b17 	ldw	r17,1132(sp)
    c228:	dc011a17 	ldw	r16,1128(sp)
    c22c:	dec11e04 	addi	sp,sp,1144
    c230:	f800283a 	ret
    c234:	047fffc4 	movi	r17,-1
    c238:	003ff106 	br	c200 <__alt_data_end+0xf000c200>

0000c23c <__swsetup_r>:
    c23c:	00820034 	movhi	r2,2048
    c240:	defffd04 	addi	sp,sp,-12
    c244:	108b2f04 	addi	r2,r2,11452
    c248:	dc400115 	stw	r17,4(sp)
    c24c:	2023883a 	mov	r17,r4
    c250:	11000017 	ldw	r4,0(r2)
    c254:	dc000015 	stw	r16,0(sp)
    c258:	dfc00215 	stw	ra,8(sp)
    c25c:	2821883a 	mov	r16,r5
    c260:	20000226 	beq	r4,zero,c26c <__swsetup_r+0x30>
    c264:	20800e17 	ldw	r2,56(r4)
    c268:	10003126 	beq	r2,zero,c330 <__swsetup_r+0xf4>
    c26c:	8080030b 	ldhu	r2,12(r16)
    c270:	10c0020c 	andi	r3,r2,8
    c274:	1009883a 	mov	r4,r2
    c278:	18000f26 	beq	r3,zero,c2b8 <__swsetup_r+0x7c>
    c27c:	80c00417 	ldw	r3,16(r16)
    c280:	18001526 	beq	r3,zero,c2d8 <__swsetup_r+0x9c>
    c284:	1100004c 	andi	r4,r2,1
    c288:	20001c1e 	bne	r4,zero,c2fc <__swsetup_r+0xc0>
    c28c:	1080008c 	andi	r2,r2,2
    c290:	1000291e 	bne	r2,zero,c338 <__swsetup_r+0xfc>
    c294:	80800517 	ldw	r2,20(r16)
    c298:	80800215 	stw	r2,8(r16)
    c29c:	18001c26 	beq	r3,zero,c310 <__swsetup_r+0xd4>
    c2a0:	0005883a 	mov	r2,zero
    c2a4:	dfc00217 	ldw	ra,8(sp)
    c2a8:	dc400117 	ldw	r17,4(sp)
    c2ac:	dc000017 	ldw	r16,0(sp)
    c2b0:	dec00304 	addi	sp,sp,12
    c2b4:	f800283a 	ret
    c2b8:	2080040c 	andi	r2,r4,16
    c2bc:	10002e26 	beq	r2,zero,c378 <__swsetup_r+0x13c>
    c2c0:	2080010c 	andi	r2,r4,4
    c2c4:	10001e1e 	bne	r2,zero,c340 <__swsetup_r+0x104>
    c2c8:	80c00417 	ldw	r3,16(r16)
    c2cc:	20800214 	ori	r2,r4,8
    c2d0:	8080030d 	sth	r2,12(r16)
    c2d4:	183feb1e 	bne	r3,zero,c284 <__alt_data_end+0xf000c284>
    c2d8:	1100a00c 	andi	r4,r2,640
    c2dc:	01408004 	movi	r5,512
    c2e0:	217fe826 	beq	r4,r5,c284 <__alt_data_end+0xf000c284>
    c2e4:	800b883a 	mov	r5,r16
    c2e8:	8809883a 	mov	r4,r17
    c2ec:	000edb40 	call	edb4 <__smakebuf_r>
    c2f0:	8080030b 	ldhu	r2,12(r16)
    c2f4:	80c00417 	ldw	r3,16(r16)
    c2f8:	003fe206 	br	c284 <__alt_data_end+0xf000c284>
    c2fc:	80800517 	ldw	r2,20(r16)
    c300:	80000215 	stw	zero,8(r16)
    c304:	0085c83a 	sub	r2,zero,r2
    c308:	80800615 	stw	r2,24(r16)
    c30c:	183fe41e 	bne	r3,zero,c2a0 <__alt_data_end+0xf000c2a0>
    c310:	80c0030b 	ldhu	r3,12(r16)
    c314:	0005883a 	mov	r2,zero
    c318:	1900200c 	andi	r4,r3,128
    c31c:	203fe126 	beq	r4,zero,c2a4 <__alt_data_end+0xf000c2a4>
    c320:	18c01014 	ori	r3,r3,64
    c324:	80c0030d 	sth	r3,12(r16)
    c328:	00bfffc4 	movi	r2,-1
    c32c:	003fdd06 	br	c2a4 <__alt_data_end+0xf000c2a4>
    c330:	000e2100 	call	e210 <__sinit>
    c334:	003fcd06 	br	c26c <__alt_data_end+0xf000c26c>
    c338:	0005883a 	mov	r2,zero
    c33c:	003fd606 	br	c298 <__alt_data_end+0xf000c298>
    c340:	81400c17 	ldw	r5,48(r16)
    c344:	28000626 	beq	r5,zero,c360 <__swsetup_r+0x124>
    c348:	80801004 	addi	r2,r16,64
    c34c:	28800326 	beq	r5,r2,c35c <__swsetup_r+0x120>
    c350:	8809883a 	mov	r4,r17
    c354:	000e3840 	call	e384 <_free_r>
    c358:	8100030b 	ldhu	r4,12(r16)
    c35c:	80000c15 	stw	zero,48(r16)
    c360:	80c00417 	ldw	r3,16(r16)
    c364:	00bff6c4 	movi	r2,-37
    c368:	1108703a 	and	r4,r2,r4
    c36c:	80000115 	stw	zero,4(r16)
    c370:	80c00015 	stw	r3,0(r16)
    c374:	003fd506 	br	c2cc <__alt_data_end+0xf000c2cc>
    c378:	00800244 	movi	r2,9
    c37c:	88800015 	stw	r2,0(r17)
    c380:	20801014 	ori	r2,r4,64
    c384:	8080030d 	sth	r2,12(r16)
    c388:	00bfffc4 	movi	r2,-1
    c38c:	003fc506 	br	c2a4 <__alt_data_end+0xf000c2a4>

0000c390 <quorem>:
    c390:	defff704 	addi	sp,sp,-36
    c394:	dc800215 	stw	r18,8(sp)
    c398:	20800417 	ldw	r2,16(r4)
    c39c:	2c800417 	ldw	r18,16(r5)
    c3a0:	dfc00815 	stw	ra,32(sp)
    c3a4:	ddc00715 	stw	r23,28(sp)
    c3a8:	dd800615 	stw	r22,24(sp)
    c3ac:	dd400515 	stw	r21,20(sp)
    c3b0:	dd000415 	stw	r20,16(sp)
    c3b4:	dcc00315 	stw	r19,12(sp)
    c3b8:	dc400115 	stw	r17,4(sp)
    c3bc:	dc000015 	stw	r16,0(sp)
    c3c0:	14807116 	blt	r2,r18,c588 <quorem+0x1f8>
    c3c4:	94bfffc4 	addi	r18,r18,-1
    c3c8:	94ad883a 	add	r22,r18,r18
    c3cc:	b5ad883a 	add	r22,r22,r22
    c3d0:	2c400504 	addi	r17,r5,20
    c3d4:	8da9883a 	add	r20,r17,r22
    c3d8:	25400504 	addi	r21,r4,20
    c3dc:	282f883a 	mov	r23,r5
    c3e0:	adad883a 	add	r22,r21,r22
    c3e4:	a1400017 	ldw	r5,0(r20)
    c3e8:	2021883a 	mov	r16,r4
    c3ec:	b1000017 	ldw	r4,0(r22)
    c3f0:	29400044 	addi	r5,r5,1
    c3f4:	00099ec0 	call	99ec <__udivsi3>
    c3f8:	1027883a 	mov	r19,r2
    c3fc:	10002c26 	beq	r2,zero,c4b0 <quorem+0x120>
    c400:	a813883a 	mov	r9,r21
    c404:	880b883a 	mov	r5,r17
    c408:	0009883a 	mov	r4,zero
    c40c:	000d883a 	mov	r6,zero
    c410:	2a000017 	ldw	r8,0(r5)
    c414:	49c00017 	ldw	r7,0(r9)
    c418:	29400104 	addi	r5,r5,4
    c41c:	40bfffcc 	andi	r2,r8,65535
    c420:	14c5383a 	mul	r2,r2,r19
    c424:	4010d43a 	srli	r8,r8,16
    c428:	38ffffcc 	andi	r3,r7,65535
    c42c:	1105883a 	add	r2,r2,r4
    c430:	1008d43a 	srli	r4,r2,16
    c434:	44d1383a 	mul	r8,r8,r19
    c438:	198d883a 	add	r6,r3,r6
    c43c:	10ffffcc 	andi	r3,r2,65535
    c440:	30c7c83a 	sub	r3,r6,r3
    c444:	380ed43a 	srli	r7,r7,16
    c448:	4105883a 	add	r2,r8,r4
    c44c:	180dd43a 	srai	r6,r3,16
    c450:	113fffcc 	andi	r4,r2,65535
    c454:	390fc83a 	sub	r7,r7,r4
    c458:	398d883a 	add	r6,r7,r6
    c45c:	300e943a 	slli	r7,r6,16
    c460:	18ffffcc 	andi	r3,r3,65535
    c464:	1008d43a 	srli	r4,r2,16
    c468:	38ceb03a 	or	r7,r7,r3
    c46c:	49c00015 	stw	r7,0(r9)
    c470:	300dd43a 	srai	r6,r6,16
    c474:	4a400104 	addi	r9,r9,4
    c478:	a17fe52e 	bgeu	r20,r5,c410 <__alt_data_end+0xf000c410>
    c47c:	b0800017 	ldw	r2,0(r22)
    c480:	10000b1e 	bne	r2,zero,c4b0 <quorem+0x120>
    c484:	b0bfff04 	addi	r2,r22,-4
    c488:	a880082e 	bgeu	r21,r2,c4ac <quorem+0x11c>
    c48c:	b0ffff17 	ldw	r3,-4(r22)
    c490:	18000326 	beq	r3,zero,c4a0 <quorem+0x110>
    c494:	00000506 	br	c4ac <quorem+0x11c>
    c498:	10c00017 	ldw	r3,0(r2)
    c49c:	1800031e 	bne	r3,zero,c4ac <quorem+0x11c>
    c4a0:	10bfff04 	addi	r2,r2,-4
    c4a4:	94bfffc4 	addi	r18,r18,-1
    c4a8:	a8bffb36 	bltu	r21,r2,c498 <__alt_data_end+0xf000c498>
    c4ac:	84800415 	stw	r18,16(r16)
    c4b0:	b80b883a 	mov	r5,r23
    c4b4:	8009883a 	mov	r4,r16
    c4b8:	00102840 	call	10284 <__mcmp>
    c4bc:	10002616 	blt	r2,zero,c558 <quorem+0x1c8>
    c4c0:	9cc00044 	addi	r19,r19,1
    c4c4:	a805883a 	mov	r2,r21
    c4c8:	000b883a 	mov	r5,zero
    c4cc:	11000017 	ldw	r4,0(r2)
    c4d0:	89800017 	ldw	r6,0(r17)
    c4d4:	10800104 	addi	r2,r2,4
    c4d8:	20ffffcc 	andi	r3,r4,65535
    c4dc:	194b883a 	add	r5,r3,r5
    c4e0:	30ffffcc 	andi	r3,r6,65535
    c4e4:	28c7c83a 	sub	r3,r5,r3
    c4e8:	300cd43a 	srli	r6,r6,16
    c4ec:	2008d43a 	srli	r4,r4,16
    c4f0:	180bd43a 	srai	r5,r3,16
    c4f4:	18ffffcc 	andi	r3,r3,65535
    c4f8:	2189c83a 	sub	r4,r4,r6
    c4fc:	2149883a 	add	r4,r4,r5
    c500:	200c943a 	slli	r6,r4,16
    c504:	8c400104 	addi	r17,r17,4
    c508:	200bd43a 	srai	r5,r4,16
    c50c:	30c6b03a 	or	r3,r6,r3
    c510:	10ffff15 	stw	r3,-4(r2)
    c514:	a47fed2e 	bgeu	r20,r17,c4cc <__alt_data_end+0xf000c4cc>
    c518:	9485883a 	add	r2,r18,r18
    c51c:	1085883a 	add	r2,r2,r2
    c520:	a887883a 	add	r3,r21,r2
    c524:	18800017 	ldw	r2,0(r3)
    c528:	10000b1e 	bne	r2,zero,c558 <quorem+0x1c8>
    c52c:	18bfff04 	addi	r2,r3,-4
    c530:	a880082e 	bgeu	r21,r2,c554 <quorem+0x1c4>
    c534:	18ffff17 	ldw	r3,-4(r3)
    c538:	18000326 	beq	r3,zero,c548 <quorem+0x1b8>
    c53c:	00000506 	br	c554 <quorem+0x1c4>
    c540:	10c00017 	ldw	r3,0(r2)
    c544:	1800031e 	bne	r3,zero,c554 <quorem+0x1c4>
    c548:	10bfff04 	addi	r2,r2,-4
    c54c:	94bfffc4 	addi	r18,r18,-1
    c550:	a8bffb36 	bltu	r21,r2,c540 <__alt_data_end+0xf000c540>
    c554:	84800415 	stw	r18,16(r16)
    c558:	9805883a 	mov	r2,r19
    c55c:	dfc00817 	ldw	ra,32(sp)
    c560:	ddc00717 	ldw	r23,28(sp)
    c564:	dd800617 	ldw	r22,24(sp)
    c568:	dd400517 	ldw	r21,20(sp)
    c56c:	dd000417 	ldw	r20,16(sp)
    c570:	dcc00317 	ldw	r19,12(sp)
    c574:	dc800217 	ldw	r18,8(sp)
    c578:	dc400117 	ldw	r17,4(sp)
    c57c:	dc000017 	ldw	r16,0(sp)
    c580:	dec00904 	addi	sp,sp,36
    c584:	f800283a 	ret
    c588:	0005883a 	mov	r2,zero
    c58c:	003ff306 	br	c55c <__alt_data_end+0xf000c55c>

0000c590 <_dtoa_r>:
    c590:	20801017 	ldw	r2,64(r4)
    c594:	deffde04 	addi	sp,sp,-136
    c598:	df002015 	stw	fp,128(sp)
    c59c:	dcc01b15 	stw	r19,108(sp)
    c5a0:	dc801a15 	stw	r18,104(sp)
    c5a4:	dc401915 	stw	r17,100(sp)
    c5a8:	dc001815 	stw	r16,96(sp)
    c5ac:	dfc02115 	stw	ra,132(sp)
    c5b0:	ddc01f15 	stw	r23,124(sp)
    c5b4:	dd801e15 	stw	r22,120(sp)
    c5b8:	dd401d15 	stw	r21,116(sp)
    c5bc:	dd001c15 	stw	r20,112(sp)
    c5c0:	d9c00315 	stw	r7,12(sp)
    c5c4:	2039883a 	mov	fp,r4
    c5c8:	3023883a 	mov	r17,r6
    c5cc:	2825883a 	mov	r18,r5
    c5d0:	dc002417 	ldw	r16,144(sp)
    c5d4:	3027883a 	mov	r19,r6
    c5d8:	10000826 	beq	r2,zero,c5fc <_dtoa_r+0x6c>
    c5dc:	21801117 	ldw	r6,68(r4)
    c5e0:	00c00044 	movi	r3,1
    c5e4:	100b883a 	mov	r5,r2
    c5e8:	1986983a 	sll	r3,r3,r6
    c5ec:	11800115 	stw	r6,4(r2)
    c5f0:	10c00215 	stw	r3,8(r2)
    c5f4:	000fa640 	call	fa64 <_Bfree>
    c5f8:	e0001015 	stw	zero,64(fp)
    c5fc:	88002e16 	blt	r17,zero,c6b8 <_dtoa_r+0x128>
    c600:	80000015 	stw	zero,0(r16)
    c604:	889ffc2c 	andhi	r2,r17,32752
    c608:	00dffc34 	movhi	r3,32752
    c60c:	10c01c26 	beq	r2,r3,c680 <_dtoa_r+0xf0>
    c610:	000d883a 	mov	r6,zero
    c614:	000f883a 	mov	r7,zero
    c618:	9009883a 	mov	r4,r18
    c61c:	980b883a 	mov	r5,r19
    c620:	0013c280 	call	13c28 <__eqdf2>
    c624:	10002b1e 	bne	r2,zero,c6d4 <_dtoa_r+0x144>
    c628:	d9c02317 	ldw	r7,140(sp)
    c62c:	00800044 	movi	r2,1
    c630:	38800015 	stw	r2,0(r7)
    c634:	d8802517 	ldw	r2,148(sp)
    c638:	10019e26 	beq	r2,zero,ccb4 <_dtoa_r+0x724>
    c63c:	d8c02517 	ldw	r3,148(sp)
    c640:	00820034 	movhi	r2,2048
    c644:	10811744 	addi	r2,r2,1117
    c648:	18800015 	stw	r2,0(r3)
    c64c:	10bfffc4 	addi	r2,r2,-1
    c650:	dfc02117 	ldw	ra,132(sp)
    c654:	df002017 	ldw	fp,128(sp)
    c658:	ddc01f17 	ldw	r23,124(sp)
    c65c:	dd801e17 	ldw	r22,120(sp)
    c660:	dd401d17 	ldw	r21,116(sp)
    c664:	dd001c17 	ldw	r20,112(sp)
    c668:	dcc01b17 	ldw	r19,108(sp)
    c66c:	dc801a17 	ldw	r18,104(sp)
    c670:	dc401917 	ldw	r17,100(sp)
    c674:	dc001817 	ldw	r16,96(sp)
    c678:	dec02204 	addi	sp,sp,136
    c67c:	f800283a 	ret
    c680:	d8c02317 	ldw	r3,140(sp)
    c684:	0089c3c4 	movi	r2,9999
    c688:	18800015 	stw	r2,0(r3)
    c68c:	90017726 	beq	r18,zero,cc6c <_dtoa_r+0x6dc>
    c690:	00820034 	movhi	r2,2048
    c694:	10812304 	addi	r2,r2,1164
    c698:	d9002517 	ldw	r4,148(sp)
    c69c:	203fec26 	beq	r4,zero,c650 <__alt_data_end+0xf000c650>
    c6a0:	10c000c7 	ldb	r3,3(r2)
    c6a4:	1801781e 	bne	r3,zero,cc88 <_dtoa_r+0x6f8>
    c6a8:	10c000c4 	addi	r3,r2,3
    c6ac:	d9802517 	ldw	r6,148(sp)
    c6b0:	30c00015 	stw	r3,0(r6)
    c6b4:	003fe606 	br	c650 <__alt_data_end+0xf000c650>
    c6b8:	04e00034 	movhi	r19,32768
    c6bc:	9cffffc4 	addi	r19,r19,-1
    c6c0:	00800044 	movi	r2,1
    c6c4:	8ce6703a 	and	r19,r17,r19
    c6c8:	80800015 	stw	r2,0(r16)
    c6cc:	9823883a 	mov	r17,r19
    c6d0:	003fcc06 	br	c604 <__alt_data_end+0xf000c604>
    c6d4:	d8800204 	addi	r2,sp,8
    c6d8:	d8800015 	stw	r2,0(sp)
    c6dc:	d9c00104 	addi	r7,sp,4
    c6e0:	900b883a 	mov	r5,r18
    c6e4:	980d883a 	mov	r6,r19
    c6e8:	e009883a 	mov	r4,fp
    c6ec:	8820d53a 	srli	r16,r17,20
    c6f0:	00106500 	call	10650 <__d2b>
    c6f4:	d8800915 	stw	r2,36(sp)
    c6f8:	8001651e 	bne	r16,zero,cc90 <_dtoa_r+0x700>
    c6fc:	dd800217 	ldw	r22,8(sp)
    c700:	dc000117 	ldw	r16,4(sp)
    c704:	00800804 	movi	r2,32
    c708:	b421883a 	add	r16,r22,r16
    c70c:	80c10c84 	addi	r3,r16,1074
    c710:	10c2d10e 	bge	r2,r3,d258 <_dtoa_r+0xcc8>
    c714:	00801004 	movi	r2,64
    c718:	81010484 	addi	r4,r16,1042
    c71c:	10c7c83a 	sub	r3,r2,r3
    c720:	9108d83a 	srl	r4,r18,r4
    c724:	88e2983a 	sll	r17,r17,r3
    c728:	2448b03a 	or	r4,r4,r17
    c72c:	0013da40 	call	13da4 <__floatunsidf>
    c730:	017f8434 	movhi	r5,65040
    c734:	01800044 	movi	r6,1
    c738:	1009883a 	mov	r4,r2
    c73c:	194b883a 	add	r5,r3,r5
    c740:	843fffc4 	addi	r16,r16,-1
    c744:	d9801115 	stw	r6,68(sp)
    c748:	000d883a 	mov	r6,zero
    c74c:	01cffe34 	movhi	r7,16376
    c750:	0008c900 	call	8c90 <__subdf3>
    c754:	0198dbf4 	movhi	r6,25455
    c758:	01cff4f4 	movhi	r7,16339
    c75c:	3190d844 	addi	r6,r6,17249
    c760:	39e1e9c4 	addi	r7,r7,-30809
    c764:	1009883a 	mov	r4,r2
    c768:	180b883a 	mov	r5,r3
    c76c:	00085780 	call	8578 <__muldf3>
    c770:	01a2d874 	movhi	r6,35681
    c774:	01cff1f4 	movhi	r7,16327
    c778:	31b22cc4 	addi	r6,r6,-14157
    c77c:	39e28a04 	addi	r7,r7,-30168
    c780:	180b883a 	mov	r5,r3
    c784:	1009883a 	mov	r4,r2
    c788:	00073080 	call	7308 <__adddf3>
    c78c:	8009883a 	mov	r4,r16
    c790:	1029883a 	mov	r20,r2
    c794:	1823883a 	mov	r17,r3
    c798:	000960c0 	call	960c <__floatsidf>
    c79c:	019427f4 	movhi	r6,20639
    c7a0:	01cff4f4 	movhi	r7,16339
    c7a4:	319e7ec4 	addi	r6,r6,31227
    c7a8:	39d104c4 	addi	r7,r7,17427
    c7ac:	1009883a 	mov	r4,r2
    c7b0:	180b883a 	mov	r5,r3
    c7b4:	00085780 	call	8578 <__muldf3>
    c7b8:	100d883a 	mov	r6,r2
    c7bc:	180f883a 	mov	r7,r3
    c7c0:	a009883a 	mov	r4,r20
    c7c4:	880b883a 	mov	r5,r17
    c7c8:	00073080 	call	7308 <__adddf3>
    c7cc:	1009883a 	mov	r4,r2
    c7d0:	180b883a 	mov	r5,r3
    c7d4:	1029883a 	mov	r20,r2
    c7d8:	1823883a 	mov	r17,r3
    c7dc:	000958c0 	call	958c <__fixdfsi>
    c7e0:	000d883a 	mov	r6,zero
    c7e4:	000f883a 	mov	r7,zero
    c7e8:	a009883a 	mov	r4,r20
    c7ec:	880b883a 	mov	r5,r17
    c7f0:	d8800515 	stw	r2,20(sp)
    c7f4:	0013cb00 	call	13cb0 <__ledf2>
    c7f8:	10028716 	blt	r2,zero,d218 <_dtoa_r+0xc88>
    c7fc:	d8c00517 	ldw	r3,20(sp)
    c800:	00800584 	movi	r2,22
    c804:	10c27536 	bltu	r2,r3,d1dc <_dtoa_r+0xc4c>
    c808:	180490fa 	slli	r2,r3,3
    c80c:	00c20034 	movhi	r3,2048
    c810:	18c13f04 	addi	r3,r3,1276
    c814:	1885883a 	add	r2,r3,r2
    c818:	11000017 	ldw	r4,0(r2)
    c81c:	11400117 	ldw	r5,4(r2)
    c820:	900d883a 	mov	r6,r18
    c824:	980f883a 	mov	r7,r19
    c828:	000849c0 	call	849c <__gedf2>
    c82c:	00828d0e 	bge	zero,r2,d264 <_dtoa_r+0xcd4>
    c830:	d9000517 	ldw	r4,20(sp)
    c834:	d8000e15 	stw	zero,56(sp)
    c838:	213fffc4 	addi	r4,r4,-1
    c83c:	d9000515 	stw	r4,20(sp)
    c840:	b42dc83a 	sub	r22,r22,r16
    c844:	b5bfffc4 	addi	r22,r22,-1
    c848:	b0026f16 	blt	r22,zero,d208 <_dtoa_r+0xc78>
    c84c:	d8000815 	stw	zero,32(sp)
    c850:	d9c00517 	ldw	r7,20(sp)
    c854:	38026416 	blt	r7,zero,d1e8 <_dtoa_r+0xc58>
    c858:	b1ed883a 	add	r22,r22,r7
    c85c:	d9c00d15 	stw	r7,52(sp)
    c860:	d8000a15 	stw	zero,40(sp)
    c864:	d9800317 	ldw	r6,12(sp)
    c868:	00800244 	movi	r2,9
    c86c:	11811436 	bltu	r2,r6,ccc0 <_dtoa_r+0x730>
    c870:	00800144 	movi	r2,5
    c874:	1184e10e 	bge	r2,r6,dbfc <_dtoa_r+0x166c>
    c878:	31bfff04 	addi	r6,r6,-4
    c87c:	d9800315 	stw	r6,12(sp)
    c880:	0023883a 	mov	r17,zero
    c884:	d9800317 	ldw	r6,12(sp)
    c888:	008000c4 	movi	r2,3
    c88c:	30836726 	beq	r6,r2,d62c <_dtoa_r+0x109c>
    c890:	1183410e 	bge	r2,r6,d598 <_dtoa_r+0x1008>
    c894:	d9c00317 	ldw	r7,12(sp)
    c898:	00800104 	movi	r2,4
    c89c:	38827c26 	beq	r7,r2,d290 <_dtoa_r+0xd00>
    c8a0:	00800144 	movi	r2,5
    c8a4:	3884c41e 	bne	r7,r2,dbb8 <_dtoa_r+0x1628>
    c8a8:	00800044 	movi	r2,1
    c8ac:	d8800b15 	stw	r2,44(sp)
    c8b0:	d8c00517 	ldw	r3,20(sp)
    c8b4:	d9002217 	ldw	r4,136(sp)
    c8b8:	1907883a 	add	r3,r3,r4
    c8bc:	19800044 	addi	r6,r3,1
    c8c0:	d8c00c15 	stw	r3,48(sp)
    c8c4:	d9800615 	stw	r6,24(sp)
    c8c8:	0183a40e 	bge	zero,r6,d75c <_dtoa_r+0x11cc>
    c8cc:	d9800617 	ldw	r6,24(sp)
    c8d0:	3021883a 	mov	r16,r6
    c8d4:	e0001115 	stw	zero,68(fp)
    c8d8:	008005c4 	movi	r2,23
    c8dc:	1184c92e 	bgeu	r2,r6,dc04 <_dtoa_r+0x1674>
    c8e0:	00c00044 	movi	r3,1
    c8e4:	00800104 	movi	r2,4
    c8e8:	1085883a 	add	r2,r2,r2
    c8ec:	11000504 	addi	r4,r2,20
    c8f0:	180b883a 	mov	r5,r3
    c8f4:	18c00044 	addi	r3,r3,1
    c8f8:	313ffb2e 	bgeu	r6,r4,c8e8 <__alt_data_end+0xf000c8e8>
    c8fc:	e1401115 	stw	r5,68(fp)
    c900:	e009883a 	mov	r4,fp
    c904:	000f9bc0 	call	f9bc <_Balloc>
    c908:	d8800715 	stw	r2,28(sp)
    c90c:	e0801015 	stw	r2,64(fp)
    c910:	00800384 	movi	r2,14
    c914:	1400f736 	bltu	r2,r16,ccf4 <_dtoa_r+0x764>
    c918:	8800f626 	beq	r17,zero,ccf4 <_dtoa_r+0x764>
    c91c:	d9c00517 	ldw	r7,20(sp)
    c920:	01c39a0e 	bge	zero,r7,d78c <_dtoa_r+0x11fc>
    c924:	388003cc 	andi	r2,r7,15
    c928:	100490fa 	slli	r2,r2,3
    c92c:	382bd13a 	srai	r21,r7,4
    c930:	00c20034 	movhi	r3,2048
    c934:	18c13f04 	addi	r3,r3,1276
    c938:	1885883a 	add	r2,r3,r2
    c93c:	a8c0040c 	andi	r3,r21,16
    c940:	12400017 	ldw	r9,0(r2)
    c944:	12000117 	ldw	r8,4(r2)
    c948:	18037926 	beq	r3,zero,d730 <_dtoa_r+0x11a0>
    c94c:	00820034 	movhi	r2,2048
    c950:	10813504 	addi	r2,r2,1236
    c954:	11800817 	ldw	r6,32(r2)
    c958:	11c00917 	ldw	r7,36(r2)
    c95c:	9009883a 	mov	r4,r18
    c960:	980b883a 	mov	r5,r19
    c964:	da001715 	stw	r8,92(sp)
    c968:	da401615 	stw	r9,88(sp)
    c96c:	0007bb40 	call	7bb4 <__divdf3>
    c970:	da001717 	ldw	r8,92(sp)
    c974:	da401617 	ldw	r9,88(sp)
    c978:	ad4003cc 	andi	r21,r21,15
    c97c:	040000c4 	movi	r16,3
    c980:	1023883a 	mov	r17,r2
    c984:	1829883a 	mov	r20,r3
    c988:	a8001126 	beq	r21,zero,c9d0 <_dtoa_r+0x440>
    c98c:	05c20034 	movhi	r23,2048
    c990:	bdc13504 	addi	r23,r23,1236
    c994:	4805883a 	mov	r2,r9
    c998:	4007883a 	mov	r3,r8
    c99c:	a980004c 	andi	r6,r21,1
    c9a0:	1009883a 	mov	r4,r2
    c9a4:	a82bd07a 	srai	r21,r21,1
    c9a8:	180b883a 	mov	r5,r3
    c9ac:	30000426 	beq	r6,zero,c9c0 <_dtoa_r+0x430>
    c9b0:	b9800017 	ldw	r6,0(r23)
    c9b4:	b9c00117 	ldw	r7,4(r23)
    c9b8:	84000044 	addi	r16,r16,1
    c9bc:	00085780 	call	8578 <__muldf3>
    c9c0:	bdc00204 	addi	r23,r23,8
    c9c4:	a83ff51e 	bne	r21,zero,c99c <__alt_data_end+0xf000c99c>
    c9c8:	1013883a 	mov	r9,r2
    c9cc:	1811883a 	mov	r8,r3
    c9d0:	480d883a 	mov	r6,r9
    c9d4:	400f883a 	mov	r7,r8
    c9d8:	8809883a 	mov	r4,r17
    c9dc:	a00b883a 	mov	r5,r20
    c9e0:	0007bb40 	call	7bb4 <__divdf3>
    c9e4:	d8800f15 	stw	r2,60(sp)
    c9e8:	d8c01015 	stw	r3,64(sp)
    c9ec:	d8c00e17 	ldw	r3,56(sp)
    c9f0:	18000626 	beq	r3,zero,ca0c <_dtoa_r+0x47c>
    c9f4:	d9000f17 	ldw	r4,60(sp)
    c9f8:	d9401017 	ldw	r5,64(sp)
    c9fc:	000d883a 	mov	r6,zero
    ca00:	01cffc34 	movhi	r7,16368
    ca04:	0013cb00 	call	13cb0 <__ledf2>
    ca08:	10040b16 	blt	r2,zero,da38 <_dtoa_r+0x14a8>
    ca0c:	8009883a 	mov	r4,r16
    ca10:	000960c0 	call	960c <__floatsidf>
    ca14:	d9800f17 	ldw	r6,60(sp)
    ca18:	d9c01017 	ldw	r7,64(sp)
    ca1c:	1009883a 	mov	r4,r2
    ca20:	180b883a 	mov	r5,r3
    ca24:	00085780 	call	8578 <__muldf3>
    ca28:	000d883a 	mov	r6,zero
    ca2c:	01d00734 	movhi	r7,16412
    ca30:	1009883a 	mov	r4,r2
    ca34:	180b883a 	mov	r5,r3
    ca38:	00073080 	call	7308 <__adddf3>
    ca3c:	1021883a 	mov	r16,r2
    ca40:	d8800617 	ldw	r2,24(sp)
    ca44:	047f3034 	movhi	r17,64704
    ca48:	1c63883a 	add	r17,r3,r17
    ca4c:	10031826 	beq	r2,zero,d6b0 <_dtoa_r+0x1120>
    ca50:	d8c00517 	ldw	r3,20(sp)
    ca54:	db000617 	ldw	r12,24(sp)
    ca58:	d8c01315 	stw	r3,76(sp)
    ca5c:	d9000b17 	ldw	r4,44(sp)
    ca60:	20038f26 	beq	r4,zero,d8a0 <_dtoa_r+0x1310>
    ca64:	60bfffc4 	addi	r2,r12,-1
    ca68:	100490fa 	slli	r2,r2,3
    ca6c:	00c20034 	movhi	r3,2048
    ca70:	18c13f04 	addi	r3,r3,1276
    ca74:	1885883a 	add	r2,r3,r2
    ca78:	11800017 	ldw	r6,0(r2)
    ca7c:	11c00117 	ldw	r7,4(r2)
    ca80:	d8800717 	ldw	r2,28(sp)
    ca84:	0009883a 	mov	r4,zero
    ca88:	014ff834 	movhi	r5,16352
    ca8c:	db001615 	stw	r12,88(sp)
    ca90:	15c00044 	addi	r23,r2,1
    ca94:	0007bb40 	call	7bb4 <__divdf3>
    ca98:	800d883a 	mov	r6,r16
    ca9c:	880f883a 	mov	r7,r17
    caa0:	1009883a 	mov	r4,r2
    caa4:	180b883a 	mov	r5,r3
    caa8:	0008c900 	call	8c90 <__subdf3>
    caac:	d9401017 	ldw	r5,64(sp)
    cab0:	d9000f17 	ldw	r4,60(sp)
    cab4:	102b883a 	mov	r21,r2
    cab8:	d8c01215 	stw	r3,72(sp)
    cabc:	000958c0 	call	958c <__fixdfsi>
    cac0:	1009883a 	mov	r4,r2
    cac4:	1029883a 	mov	r20,r2
    cac8:	000960c0 	call	960c <__floatsidf>
    cacc:	d9000f17 	ldw	r4,60(sp)
    cad0:	d9401017 	ldw	r5,64(sp)
    cad4:	100d883a 	mov	r6,r2
    cad8:	180f883a 	mov	r7,r3
    cadc:	0008c900 	call	8c90 <__subdf3>
    cae0:	1823883a 	mov	r17,r3
    cae4:	d8c00717 	ldw	r3,28(sp)
    cae8:	d9401217 	ldw	r5,72(sp)
    caec:	a2000c04 	addi	r8,r20,48
    caf0:	1021883a 	mov	r16,r2
    caf4:	1a000005 	stb	r8,0(r3)
    caf8:	800d883a 	mov	r6,r16
    cafc:	880f883a 	mov	r7,r17
    cb00:	a809883a 	mov	r4,r21
    cb04:	4029883a 	mov	r20,r8
    cb08:	000849c0 	call	849c <__gedf2>
    cb0c:	00841d16 	blt	zero,r2,db84 <_dtoa_r+0x15f4>
    cb10:	800d883a 	mov	r6,r16
    cb14:	880f883a 	mov	r7,r17
    cb18:	0009883a 	mov	r4,zero
    cb1c:	014ffc34 	movhi	r5,16368
    cb20:	0008c900 	call	8c90 <__subdf3>
    cb24:	d9401217 	ldw	r5,72(sp)
    cb28:	100d883a 	mov	r6,r2
    cb2c:	180f883a 	mov	r7,r3
    cb30:	a809883a 	mov	r4,r21
    cb34:	000849c0 	call	849c <__gedf2>
    cb38:	db001617 	ldw	r12,88(sp)
    cb3c:	00840e16 	blt	zero,r2,db78 <_dtoa_r+0x15e8>
    cb40:	00800044 	movi	r2,1
    cb44:	13006b0e 	bge	r2,r12,ccf4 <_dtoa_r+0x764>
    cb48:	d9000717 	ldw	r4,28(sp)
    cb4c:	dd800f15 	stw	r22,60(sp)
    cb50:	dcc01015 	stw	r19,64(sp)
    cb54:	2319883a 	add	r12,r4,r12
    cb58:	dcc01217 	ldw	r19,72(sp)
    cb5c:	602d883a 	mov	r22,r12
    cb60:	dc801215 	stw	r18,72(sp)
    cb64:	b825883a 	mov	r18,r23
    cb68:	00000906 	br	cb90 <_dtoa_r+0x600>
    cb6c:	0008c900 	call	8c90 <__subdf3>
    cb70:	a80d883a 	mov	r6,r21
    cb74:	980f883a 	mov	r7,r19
    cb78:	1009883a 	mov	r4,r2
    cb7c:	180b883a 	mov	r5,r3
    cb80:	0013cb00 	call	13cb0 <__ledf2>
    cb84:	1003e816 	blt	r2,zero,db28 <_dtoa_r+0x1598>
    cb88:	b825883a 	mov	r18,r23
    cb8c:	bd83e926 	beq	r23,r22,db34 <_dtoa_r+0x15a4>
    cb90:	a809883a 	mov	r4,r21
    cb94:	980b883a 	mov	r5,r19
    cb98:	000d883a 	mov	r6,zero
    cb9c:	01d00934 	movhi	r7,16420
    cba0:	00085780 	call	8578 <__muldf3>
    cba4:	000d883a 	mov	r6,zero
    cba8:	01d00934 	movhi	r7,16420
    cbac:	8009883a 	mov	r4,r16
    cbb0:	880b883a 	mov	r5,r17
    cbb4:	102b883a 	mov	r21,r2
    cbb8:	1827883a 	mov	r19,r3
    cbbc:	00085780 	call	8578 <__muldf3>
    cbc0:	180b883a 	mov	r5,r3
    cbc4:	1009883a 	mov	r4,r2
    cbc8:	1821883a 	mov	r16,r3
    cbcc:	1023883a 	mov	r17,r2
    cbd0:	000958c0 	call	958c <__fixdfsi>
    cbd4:	1009883a 	mov	r4,r2
    cbd8:	1029883a 	mov	r20,r2
    cbdc:	000960c0 	call	960c <__floatsidf>
    cbe0:	8809883a 	mov	r4,r17
    cbe4:	800b883a 	mov	r5,r16
    cbe8:	100d883a 	mov	r6,r2
    cbec:	180f883a 	mov	r7,r3
    cbf0:	0008c900 	call	8c90 <__subdf3>
    cbf4:	a5000c04 	addi	r20,r20,48
    cbf8:	a80d883a 	mov	r6,r21
    cbfc:	980f883a 	mov	r7,r19
    cc00:	1009883a 	mov	r4,r2
    cc04:	180b883a 	mov	r5,r3
    cc08:	95000005 	stb	r20,0(r18)
    cc0c:	1021883a 	mov	r16,r2
    cc10:	1823883a 	mov	r17,r3
    cc14:	0013cb00 	call	13cb0 <__ledf2>
    cc18:	bdc00044 	addi	r23,r23,1
    cc1c:	800d883a 	mov	r6,r16
    cc20:	880f883a 	mov	r7,r17
    cc24:	0009883a 	mov	r4,zero
    cc28:	014ffc34 	movhi	r5,16368
    cc2c:	103fcf0e 	bge	r2,zero,cb6c <__alt_data_end+0xf000cb6c>
    cc30:	d8c01317 	ldw	r3,76(sp)
    cc34:	d8c00515 	stw	r3,20(sp)
    cc38:	d9400917 	ldw	r5,36(sp)
    cc3c:	e009883a 	mov	r4,fp
    cc40:	000fa640 	call	fa64 <_Bfree>
    cc44:	d9000517 	ldw	r4,20(sp)
    cc48:	d9802317 	ldw	r6,140(sp)
    cc4c:	d9c02517 	ldw	r7,148(sp)
    cc50:	b8000005 	stb	zero,0(r23)
    cc54:	20800044 	addi	r2,r4,1
    cc58:	30800015 	stw	r2,0(r6)
    cc5c:	3802aa26 	beq	r7,zero,d708 <_dtoa_r+0x1178>
    cc60:	3dc00015 	stw	r23,0(r7)
    cc64:	d8800717 	ldw	r2,28(sp)
    cc68:	003e7906 	br	c650 <__alt_data_end+0xf000c650>
    cc6c:	00800434 	movhi	r2,16
    cc70:	10bfffc4 	addi	r2,r2,-1
    cc74:	88a2703a 	and	r17,r17,r2
    cc78:	883e851e 	bne	r17,zero,c690 <__alt_data_end+0xf000c690>
    cc7c:	00820034 	movhi	r2,2048
    cc80:	10812004 	addi	r2,r2,1152
    cc84:	003e8406 	br	c698 <__alt_data_end+0xf000c698>
    cc88:	10c00204 	addi	r3,r2,8
    cc8c:	003e8706 	br	c6ac <__alt_data_end+0xf000c6ac>
    cc90:	01400434 	movhi	r5,16
    cc94:	297fffc4 	addi	r5,r5,-1
    cc98:	994a703a 	and	r5,r19,r5
    cc9c:	9009883a 	mov	r4,r18
    cca0:	843f0044 	addi	r16,r16,-1023
    cca4:	294ffc34 	orhi	r5,r5,16368
    cca8:	dd800217 	ldw	r22,8(sp)
    ccac:	d8001115 	stw	zero,68(sp)
    ccb0:	003ea506 	br	c748 <__alt_data_end+0xf000c748>
    ccb4:	00820034 	movhi	r2,2048
    ccb8:	10811704 	addi	r2,r2,1116
    ccbc:	003e6406 	br	c650 <__alt_data_end+0xf000c650>
    ccc0:	e0001115 	stw	zero,68(fp)
    ccc4:	000b883a 	mov	r5,zero
    ccc8:	e009883a 	mov	r4,fp
    cccc:	000f9bc0 	call	f9bc <_Balloc>
    ccd0:	01bfffc4 	movi	r6,-1
    ccd4:	01c00044 	movi	r7,1
    ccd8:	d8800715 	stw	r2,28(sp)
    ccdc:	d9800c15 	stw	r6,48(sp)
    cce0:	e0801015 	stw	r2,64(fp)
    cce4:	d8000315 	stw	zero,12(sp)
    cce8:	d9c00b15 	stw	r7,44(sp)
    ccec:	d9800615 	stw	r6,24(sp)
    ccf0:	d8002215 	stw	zero,136(sp)
    ccf4:	d8800117 	ldw	r2,4(sp)
    ccf8:	10008916 	blt	r2,zero,cf20 <_dtoa_r+0x990>
    ccfc:	d9000517 	ldw	r4,20(sp)
    cd00:	00c00384 	movi	r3,14
    cd04:	19008616 	blt	r3,r4,cf20 <_dtoa_r+0x990>
    cd08:	200490fa 	slli	r2,r4,3
    cd0c:	00c20034 	movhi	r3,2048
    cd10:	d9802217 	ldw	r6,136(sp)
    cd14:	18c13f04 	addi	r3,r3,1276
    cd18:	1885883a 	add	r2,r3,r2
    cd1c:	14000017 	ldw	r16,0(r2)
    cd20:	14400117 	ldw	r17,4(r2)
    cd24:	30016316 	blt	r6,zero,d2b4 <_dtoa_r+0xd24>
    cd28:	800d883a 	mov	r6,r16
    cd2c:	880f883a 	mov	r7,r17
    cd30:	9009883a 	mov	r4,r18
    cd34:	980b883a 	mov	r5,r19
    cd38:	0007bb40 	call	7bb4 <__divdf3>
    cd3c:	180b883a 	mov	r5,r3
    cd40:	1009883a 	mov	r4,r2
    cd44:	000958c0 	call	958c <__fixdfsi>
    cd48:	1009883a 	mov	r4,r2
    cd4c:	102b883a 	mov	r21,r2
    cd50:	000960c0 	call	960c <__floatsidf>
    cd54:	800d883a 	mov	r6,r16
    cd58:	880f883a 	mov	r7,r17
    cd5c:	1009883a 	mov	r4,r2
    cd60:	180b883a 	mov	r5,r3
    cd64:	00085780 	call	8578 <__muldf3>
    cd68:	100d883a 	mov	r6,r2
    cd6c:	180f883a 	mov	r7,r3
    cd70:	9009883a 	mov	r4,r18
    cd74:	980b883a 	mov	r5,r19
    cd78:	0008c900 	call	8c90 <__subdf3>
    cd7c:	d9c00717 	ldw	r7,28(sp)
    cd80:	1009883a 	mov	r4,r2
    cd84:	a8800c04 	addi	r2,r21,48
    cd88:	38800005 	stb	r2,0(r7)
    cd8c:	3dc00044 	addi	r23,r7,1
    cd90:	d9c00617 	ldw	r7,24(sp)
    cd94:	01800044 	movi	r6,1
    cd98:	180b883a 	mov	r5,r3
    cd9c:	2005883a 	mov	r2,r4
    cda0:	39803826 	beq	r7,r6,ce84 <_dtoa_r+0x8f4>
    cda4:	000d883a 	mov	r6,zero
    cda8:	01d00934 	movhi	r7,16420
    cdac:	00085780 	call	8578 <__muldf3>
    cdb0:	000d883a 	mov	r6,zero
    cdb4:	000f883a 	mov	r7,zero
    cdb8:	1009883a 	mov	r4,r2
    cdbc:	180b883a 	mov	r5,r3
    cdc0:	1025883a 	mov	r18,r2
    cdc4:	1827883a 	mov	r19,r3
    cdc8:	0013c280 	call	13c28 <__eqdf2>
    cdcc:	103f9a26 	beq	r2,zero,cc38 <__alt_data_end+0xf000cc38>
    cdd0:	d9c00617 	ldw	r7,24(sp)
    cdd4:	d8c00717 	ldw	r3,28(sp)
    cdd8:	b829883a 	mov	r20,r23
    cddc:	38bfffc4 	addi	r2,r7,-1
    cde0:	18ad883a 	add	r22,r3,r2
    cde4:	00000a06 	br	ce10 <_dtoa_r+0x880>
    cde8:	00085780 	call	8578 <__muldf3>
    cdec:	000d883a 	mov	r6,zero
    cdf0:	000f883a 	mov	r7,zero
    cdf4:	1009883a 	mov	r4,r2
    cdf8:	180b883a 	mov	r5,r3
    cdfc:	1025883a 	mov	r18,r2
    ce00:	1827883a 	mov	r19,r3
    ce04:	b829883a 	mov	r20,r23
    ce08:	0013c280 	call	13c28 <__eqdf2>
    ce0c:	103f8a26 	beq	r2,zero,cc38 <__alt_data_end+0xf000cc38>
    ce10:	800d883a 	mov	r6,r16
    ce14:	880f883a 	mov	r7,r17
    ce18:	9009883a 	mov	r4,r18
    ce1c:	980b883a 	mov	r5,r19
    ce20:	0007bb40 	call	7bb4 <__divdf3>
    ce24:	180b883a 	mov	r5,r3
    ce28:	1009883a 	mov	r4,r2
    ce2c:	000958c0 	call	958c <__fixdfsi>
    ce30:	1009883a 	mov	r4,r2
    ce34:	102b883a 	mov	r21,r2
    ce38:	000960c0 	call	960c <__floatsidf>
    ce3c:	800d883a 	mov	r6,r16
    ce40:	880f883a 	mov	r7,r17
    ce44:	1009883a 	mov	r4,r2
    ce48:	180b883a 	mov	r5,r3
    ce4c:	00085780 	call	8578 <__muldf3>
    ce50:	100d883a 	mov	r6,r2
    ce54:	180f883a 	mov	r7,r3
    ce58:	9009883a 	mov	r4,r18
    ce5c:	980b883a 	mov	r5,r19
    ce60:	0008c900 	call	8c90 <__subdf3>
    ce64:	aa000c04 	addi	r8,r21,48
    ce68:	a2000005 	stb	r8,0(r20)
    ce6c:	000d883a 	mov	r6,zero
    ce70:	01d00934 	movhi	r7,16420
    ce74:	1009883a 	mov	r4,r2
    ce78:	180b883a 	mov	r5,r3
    ce7c:	a5c00044 	addi	r23,r20,1
    ce80:	b53fd91e 	bne	r22,r20,cde8 <__alt_data_end+0xf000cde8>
    ce84:	100d883a 	mov	r6,r2
    ce88:	180f883a 	mov	r7,r3
    ce8c:	1009883a 	mov	r4,r2
    ce90:	180b883a 	mov	r5,r3
    ce94:	00073080 	call	7308 <__adddf3>
    ce98:	100d883a 	mov	r6,r2
    ce9c:	180f883a 	mov	r7,r3
    cea0:	8009883a 	mov	r4,r16
    cea4:	880b883a 	mov	r5,r17
    cea8:	1027883a 	mov	r19,r2
    ceac:	1825883a 	mov	r18,r3
    ceb0:	0013cb00 	call	13cb0 <__ledf2>
    ceb4:	10000816 	blt	r2,zero,ced8 <_dtoa_r+0x948>
    ceb8:	980d883a 	mov	r6,r19
    cebc:	900f883a 	mov	r7,r18
    cec0:	8009883a 	mov	r4,r16
    cec4:	880b883a 	mov	r5,r17
    cec8:	0013c280 	call	13c28 <__eqdf2>
    cecc:	103f5a1e 	bne	r2,zero,cc38 <__alt_data_end+0xf000cc38>
    ced0:	ad40004c 	andi	r21,r21,1
    ced4:	a83f5826 	beq	r21,zero,cc38 <__alt_data_end+0xf000cc38>
    ced8:	bd3fffc3 	ldbu	r20,-1(r23)
    cedc:	b8bfffc4 	addi	r2,r23,-1
    cee0:	1007883a 	mov	r3,r2
    cee4:	01400e44 	movi	r5,57
    cee8:	d9800717 	ldw	r6,28(sp)
    ceec:	00000506 	br	cf04 <_dtoa_r+0x974>
    cef0:	18ffffc4 	addi	r3,r3,-1
    cef4:	11824726 	beq	r2,r6,d814 <_dtoa_r+0x1284>
    cef8:	1d000003 	ldbu	r20,0(r3)
    cefc:	102f883a 	mov	r23,r2
    cf00:	10bfffc4 	addi	r2,r2,-1
    cf04:	a1003fcc 	andi	r4,r20,255
    cf08:	2100201c 	xori	r4,r4,128
    cf0c:	213fe004 	addi	r4,r4,-128
    cf10:	217ff726 	beq	r4,r5,cef0 <__alt_data_end+0xf000cef0>
    cf14:	a2000044 	addi	r8,r20,1
    cf18:	12000005 	stb	r8,0(r2)
    cf1c:	003f4606 	br	cc38 <__alt_data_end+0xf000cc38>
    cf20:	d9000b17 	ldw	r4,44(sp)
    cf24:	2000c826 	beq	r4,zero,d248 <_dtoa_r+0xcb8>
    cf28:	d9800317 	ldw	r6,12(sp)
    cf2c:	00c00044 	movi	r3,1
    cf30:	1980f90e 	bge	r3,r6,d318 <_dtoa_r+0xd88>
    cf34:	d8800617 	ldw	r2,24(sp)
    cf38:	d8c00a17 	ldw	r3,40(sp)
    cf3c:	157fffc4 	addi	r21,r2,-1
    cf40:	1d41f316 	blt	r3,r21,d710 <_dtoa_r+0x1180>
    cf44:	1d6bc83a 	sub	r21,r3,r21
    cf48:	d9c00617 	ldw	r7,24(sp)
    cf4c:	3802aa16 	blt	r7,zero,d9f8 <_dtoa_r+0x1468>
    cf50:	dd000817 	ldw	r20,32(sp)
    cf54:	d8800617 	ldw	r2,24(sp)
    cf58:	d8c00817 	ldw	r3,32(sp)
    cf5c:	01400044 	movi	r5,1
    cf60:	e009883a 	mov	r4,fp
    cf64:	1887883a 	add	r3,r3,r2
    cf68:	d8c00815 	stw	r3,32(sp)
    cf6c:	b0ad883a 	add	r22,r22,r2
    cf70:	000fdc80 	call	fdc8 <__i2b>
    cf74:	1023883a 	mov	r17,r2
    cf78:	a0000826 	beq	r20,zero,cf9c <_dtoa_r+0xa0c>
    cf7c:	0580070e 	bge	zero,r22,cf9c <_dtoa_r+0xa0c>
    cf80:	a005883a 	mov	r2,r20
    cf84:	b500b916 	blt	r22,r20,d26c <_dtoa_r+0xcdc>
    cf88:	d9000817 	ldw	r4,32(sp)
    cf8c:	a0a9c83a 	sub	r20,r20,r2
    cf90:	b0adc83a 	sub	r22,r22,r2
    cf94:	2089c83a 	sub	r4,r4,r2
    cf98:	d9000815 	stw	r4,32(sp)
    cf9c:	d9800a17 	ldw	r6,40(sp)
    cfa0:	0181810e 	bge	zero,r6,d5a8 <_dtoa_r+0x1018>
    cfa4:	d9c00b17 	ldw	r7,44(sp)
    cfa8:	3800b326 	beq	r7,zero,d278 <_dtoa_r+0xce8>
    cfac:	a800b226 	beq	r21,zero,d278 <_dtoa_r+0xce8>
    cfb0:	880b883a 	mov	r5,r17
    cfb4:	a80d883a 	mov	r6,r21
    cfb8:	e009883a 	mov	r4,fp
    cfbc:	000fffc0 	call	fffc <__pow5mult>
    cfc0:	d9800917 	ldw	r6,36(sp)
    cfc4:	100b883a 	mov	r5,r2
    cfc8:	e009883a 	mov	r4,fp
    cfcc:	1023883a 	mov	r17,r2
    cfd0:	000fe040 	call	fe04 <__multiply>
    cfd4:	1021883a 	mov	r16,r2
    cfd8:	d8800a17 	ldw	r2,40(sp)
    cfdc:	d9400917 	ldw	r5,36(sp)
    cfe0:	e009883a 	mov	r4,fp
    cfe4:	1545c83a 	sub	r2,r2,r21
    cfe8:	d8800a15 	stw	r2,40(sp)
    cfec:	000fa640 	call	fa64 <_Bfree>
    cff0:	d8c00a17 	ldw	r3,40(sp)
    cff4:	18009f1e 	bne	r3,zero,d274 <_dtoa_r+0xce4>
    cff8:	05c00044 	movi	r23,1
    cffc:	e009883a 	mov	r4,fp
    d000:	b80b883a 	mov	r5,r23
    d004:	000fdc80 	call	fdc8 <__i2b>
    d008:	d9000d17 	ldw	r4,52(sp)
    d00c:	102b883a 	mov	r21,r2
    d010:	2000ce26 	beq	r4,zero,d34c <_dtoa_r+0xdbc>
    d014:	200d883a 	mov	r6,r4
    d018:	100b883a 	mov	r5,r2
    d01c:	e009883a 	mov	r4,fp
    d020:	000fffc0 	call	fffc <__pow5mult>
    d024:	d9800317 	ldw	r6,12(sp)
    d028:	102b883a 	mov	r21,r2
    d02c:	b981810e 	bge	r23,r6,d634 <_dtoa_r+0x10a4>
    d030:	0027883a 	mov	r19,zero
    d034:	a8800417 	ldw	r2,16(r21)
    d038:	05c00804 	movi	r23,32
    d03c:	10800104 	addi	r2,r2,4
    d040:	1085883a 	add	r2,r2,r2
    d044:	1085883a 	add	r2,r2,r2
    d048:	a885883a 	add	r2,r21,r2
    d04c:	11000017 	ldw	r4,0(r2)
    d050:	000fcb00 	call	fcb0 <__hi0bits>
    d054:	b885c83a 	sub	r2,r23,r2
    d058:	1585883a 	add	r2,r2,r22
    d05c:	108007cc 	andi	r2,r2,31
    d060:	1000b326 	beq	r2,zero,d330 <_dtoa_r+0xda0>
    d064:	00c00804 	movi	r3,32
    d068:	1887c83a 	sub	r3,r3,r2
    d06c:	01000104 	movi	r4,4
    d070:	20c2cd0e 	bge	r4,r3,dba8 <_dtoa_r+0x1618>
    d074:	00c00704 	movi	r3,28
    d078:	1885c83a 	sub	r2,r3,r2
    d07c:	d8c00817 	ldw	r3,32(sp)
    d080:	a0a9883a 	add	r20,r20,r2
    d084:	b0ad883a 	add	r22,r22,r2
    d088:	1887883a 	add	r3,r3,r2
    d08c:	d8c00815 	stw	r3,32(sp)
    d090:	d9800817 	ldw	r6,32(sp)
    d094:	0180040e 	bge	zero,r6,d0a8 <_dtoa_r+0xb18>
    d098:	800b883a 	mov	r5,r16
    d09c:	e009883a 	mov	r4,fp
    d0a0:	001013c0 	call	1013c <__lshift>
    d0a4:	1021883a 	mov	r16,r2
    d0a8:	0580050e 	bge	zero,r22,d0c0 <_dtoa_r+0xb30>
    d0ac:	a80b883a 	mov	r5,r21
    d0b0:	b00d883a 	mov	r6,r22
    d0b4:	e009883a 	mov	r4,fp
    d0b8:	001013c0 	call	1013c <__lshift>
    d0bc:	102b883a 	mov	r21,r2
    d0c0:	d9c00e17 	ldw	r7,56(sp)
    d0c4:	3801211e 	bne	r7,zero,d54c <_dtoa_r+0xfbc>
    d0c8:	d9800617 	ldw	r6,24(sp)
    d0cc:	0181380e 	bge	zero,r6,d5b0 <_dtoa_r+0x1020>
    d0d0:	d8c00b17 	ldw	r3,44(sp)
    d0d4:	1800ab1e 	bne	r3,zero,d384 <_dtoa_r+0xdf4>
    d0d8:	dc800717 	ldw	r18,28(sp)
    d0dc:	dcc00617 	ldw	r19,24(sp)
    d0e0:	9029883a 	mov	r20,r18
    d0e4:	00000206 	br	d0f0 <_dtoa_r+0xb60>
    d0e8:	000fa8c0 	call	fa8c <__multadd>
    d0ec:	1021883a 	mov	r16,r2
    d0f0:	a80b883a 	mov	r5,r21
    d0f4:	8009883a 	mov	r4,r16
    d0f8:	000c3900 	call	c390 <quorem>
    d0fc:	10800c04 	addi	r2,r2,48
    d100:	90800005 	stb	r2,0(r18)
    d104:	94800044 	addi	r18,r18,1
    d108:	9507c83a 	sub	r3,r18,r20
    d10c:	000f883a 	mov	r7,zero
    d110:	01800284 	movi	r6,10
    d114:	800b883a 	mov	r5,r16
    d118:	e009883a 	mov	r4,fp
    d11c:	1cfff216 	blt	r3,r19,d0e8 <__alt_data_end+0xf000d0e8>
    d120:	1011883a 	mov	r8,r2
    d124:	d8800617 	ldw	r2,24(sp)
    d128:	0082370e 	bge	zero,r2,da08 <_dtoa_r+0x1478>
    d12c:	d9000717 	ldw	r4,28(sp)
    d130:	0025883a 	mov	r18,zero
    d134:	20af883a 	add	r23,r4,r2
    d138:	01800044 	movi	r6,1
    d13c:	800b883a 	mov	r5,r16
    d140:	e009883a 	mov	r4,fp
    d144:	da001715 	stw	r8,92(sp)
    d148:	001013c0 	call	1013c <__lshift>
    d14c:	a80b883a 	mov	r5,r21
    d150:	1009883a 	mov	r4,r2
    d154:	d8800915 	stw	r2,36(sp)
    d158:	00102840 	call	10284 <__mcmp>
    d15c:	da001717 	ldw	r8,92(sp)
    d160:	0081800e 	bge	zero,r2,d764 <_dtoa_r+0x11d4>
    d164:	b93fffc3 	ldbu	r4,-1(r23)
    d168:	b8bfffc4 	addi	r2,r23,-1
    d16c:	1007883a 	mov	r3,r2
    d170:	01800e44 	movi	r6,57
    d174:	d9c00717 	ldw	r7,28(sp)
    d178:	00000506 	br	d190 <_dtoa_r+0xc00>
    d17c:	18ffffc4 	addi	r3,r3,-1
    d180:	11c12326 	beq	r2,r7,d610 <_dtoa_r+0x1080>
    d184:	19000003 	ldbu	r4,0(r3)
    d188:	102f883a 	mov	r23,r2
    d18c:	10bfffc4 	addi	r2,r2,-1
    d190:	21403fcc 	andi	r5,r4,255
    d194:	2940201c 	xori	r5,r5,128
    d198:	297fe004 	addi	r5,r5,-128
    d19c:	29bff726 	beq	r5,r6,d17c <__alt_data_end+0xf000d17c>
    d1a0:	21000044 	addi	r4,r4,1
    d1a4:	11000005 	stb	r4,0(r2)
    d1a8:	a80b883a 	mov	r5,r21
    d1ac:	e009883a 	mov	r4,fp
    d1b0:	000fa640 	call	fa64 <_Bfree>
    d1b4:	883ea026 	beq	r17,zero,cc38 <__alt_data_end+0xf000cc38>
    d1b8:	90000426 	beq	r18,zero,d1cc <_dtoa_r+0xc3c>
    d1bc:	94400326 	beq	r18,r17,d1cc <_dtoa_r+0xc3c>
    d1c0:	900b883a 	mov	r5,r18
    d1c4:	e009883a 	mov	r4,fp
    d1c8:	000fa640 	call	fa64 <_Bfree>
    d1cc:	880b883a 	mov	r5,r17
    d1d0:	e009883a 	mov	r4,fp
    d1d4:	000fa640 	call	fa64 <_Bfree>
    d1d8:	003e9706 	br	cc38 <__alt_data_end+0xf000cc38>
    d1dc:	01800044 	movi	r6,1
    d1e0:	d9800e15 	stw	r6,56(sp)
    d1e4:	003d9606 	br	c840 <__alt_data_end+0xf000c840>
    d1e8:	d8800817 	ldw	r2,32(sp)
    d1ec:	d8c00517 	ldw	r3,20(sp)
    d1f0:	d8000d15 	stw	zero,52(sp)
    d1f4:	10c5c83a 	sub	r2,r2,r3
    d1f8:	00c9c83a 	sub	r4,zero,r3
    d1fc:	d8800815 	stw	r2,32(sp)
    d200:	d9000a15 	stw	r4,40(sp)
    d204:	003d9706 	br	c864 <__alt_data_end+0xf000c864>
    d208:	05adc83a 	sub	r22,zero,r22
    d20c:	dd800815 	stw	r22,32(sp)
    d210:	002d883a 	mov	r22,zero
    d214:	003d8e06 	br	c850 <__alt_data_end+0xf000c850>
    d218:	d9000517 	ldw	r4,20(sp)
    d21c:	000960c0 	call	960c <__floatsidf>
    d220:	100d883a 	mov	r6,r2
    d224:	180f883a 	mov	r7,r3
    d228:	a009883a 	mov	r4,r20
    d22c:	880b883a 	mov	r5,r17
    d230:	0013c280 	call	13c28 <__eqdf2>
    d234:	103d7126 	beq	r2,zero,c7fc <__alt_data_end+0xf000c7fc>
    d238:	d9c00517 	ldw	r7,20(sp)
    d23c:	39ffffc4 	addi	r7,r7,-1
    d240:	d9c00515 	stw	r7,20(sp)
    d244:	003d6d06 	br	c7fc <__alt_data_end+0xf000c7fc>
    d248:	dd400a17 	ldw	r21,40(sp)
    d24c:	dd000817 	ldw	r20,32(sp)
    d250:	0023883a 	mov	r17,zero
    d254:	003f4806 	br	cf78 <__alt_data_end+0xf000cf78>
    d258:	10e3c83a 	sub	r17,r2,r3
    d25c:	9448983a 	sll	r4,r18,r17
    d260:	003d3206 	br	c72c <__alt_data_end+0xf000c72c>
    d264:	d8000e15 	stw	zero,56(sp)
    d268:	003d7506 	br	c840 <__alt_data_end+0xf000c840>
    d26c:	b005883a 	mov	r2,r22
    d270:	003f4506 	br	cf88 <__alt_data_end+0xf000cf88>
    d274:	dc000915 	stw	r16,36(sp)
    d278:	d9800a17 	ldw	r6,40(sp)
    d27c:	d9400917 	ldw	r5,36(sp)
    d280:	e009883a 	mov	r4,fp
    d284:	000fffc0 	call	fffc <__pow5mult>
    d288:	1021883a 	mov	r16,r2
    d28c:	003f5a06 	br	cff8 <__alt_data_end+0xf000cff8>
    d290:	01c00044 	movi	r7,1
    d294:	d9c00b15 	stw	r7,44(sp)
    d298:	d8802217 	ldw	r2,136(sp)
    d29c:	0081280e 	bge	zero,r2,d740 <_dtoa_r+0x11b0>
    d2a0:	100d883a 	mov	r6,r2
    d2a4:	1021883a 	mov	r16,r2
    d2a8:	d8800c15 	stw	r2,48(sp)
    d2ac:	d8800615 	stw	r2,24(sp)
    d2b0:	003d8806 	br	c8d4 <__alt_data_end+0xf000c8d4>
    d2b4:	d8800617 	ldw	r2,24(sp)
    d2b8:	00be9b16 	blt	zero,r2,cd28 <__alt_data_end+0xf000cd28>
    d2bc:	10010f1e 	bne	r2,zero,d6fc <_dtoa_r+0x116c>
    d2c0:	880b883a 	mov	r5,r17
    d2c4:	000d883a 	mov	r6,zero
    d2c8:	01d00534 	movhi	r7,16404
    d2cc:	8009883a 	mov	r4,r16
    d2d0:	00085780 	call	8578 <__muldf3>
    d2d4:	900d883a 	mov	r6,r18
    d2d8:	980f883a 	mov	r7,r19
    d2dc:	1009883a 	mov	r4,r2
    d2e0:	180b883a 	mov	r5,r3
    d2e4:	000849c0 	call	849c <__gedf2>
    d2e8:	002b883a 	mov	r21,zero
    d2ec:	0023883a 	mov	r17,zero
    d2f0:	1000bf16 	blt	r2,zero,d5f0 <_dtoa_r+0x1060>
    d2f4:	d9802217 	ldw	r6,136(sp)
    d2f8:	ddc00717 	ldw	r23,28(sp)
    d2fc:	018c303a 	nor	r6,zero,r6
    d300:	d9800515 	stw	r6,20(sp)
    d304:	a80b883a 	mov	r5,r21
    d308:	e009883a 	mov	r4,fp
    d30c:	000fa640 	call	fa64 <_Bfree>
    d310:	883e4926 	beq	r17,zero,cc38 <__alt_data_end+0xf000cc38>
    d314:	003fad06 	br	d1cc <__alt_data_end+0xf000d1cc>
    d318:	d9c01117 	ldw	r7,68(sp)
    d31c:	3801bc26 	beq	r7,zero,da10 <_dtoa_r+0x1480>
    d320:	10810cc4 	addi	r2,r2,1075
    d324:	dd400a17 	ldw	r21,40(sp)
    d328:	dd000817 	ldw	r20,32(sp)
    d32c:	003f0a06 	br	cf58 <__alt_data_end+0xf000cf58>
    d330:	00800704 	movi	r2,28
    d334:	d9000817 	ldw	r4,32(sp)
    d338:	a0a9883a 	add	r20,r20,r2
    d33c:	b0ad883a 	add	r22,r22,r2
    d340:	2089883a 	add	r4,r4,r2
    d344:	d9000815 	stw	r4,32(sp)
    d348:	003f5106 	br	d090 <__alt_data_end+0xf000d090>
    d34c:	d8c00317 	ldw	r3,12(sp)
    d350:	b8c1fc0e 	bge	r23,r3,db44 <_dtoa_r+0x15b4>
    d354:	0027883a 	mov	r19,zero
    d358:	b805883a 	mov	r2,r23
    d35c:	003f3e06 	br	d058 <__alt_data_end+0xf000d058>
    d360:	880b883a 	mov	r5,r17
    d364:	e009883a 	mov	r4,fp
    d368:	000f883a 	mov	r7,zero
    d36c:	01800284 	movi	r6,10
    d370:	000fa8c0 	call	fa8c <__multadd>
    d374:	d9000c17 	ldw	r4,48(sp)
    d378:	1023883a 	mov	r17,r2
    d37c:	0102040e 	bge	zero,r4,db90 <_dtoa_r+0x1600>
    d380:	d9000615 	stw	r4,24(sp)
    d384:	0500050e 	bge	zero,r20,d39c <_dtoa_r+0xe0c>
    d388:	880b883a 	mov	r5,r17
    d38c:	a00d883a 	mov	r6,r20
    d390:	e009883a 	mov	r4,fp
    d394:	001013c0 	call	1013c <__lshift>
    d398:	1023883a 	mov	r17,r2
    d39c:	9801241e 	bne	r19,zero,d830 <_dtoa_r+0x12a0>
    d3a0:	8829883a 	mov	r20,r17
    d3a4:	d9000617 	ldw	r4,24(sp)
    d3a8:	dcc00717 	ldw	r19,28(sp)
    d3ac:	9480004c 	andi	r18,r18,1
    d3b0:	20bfffc4 	addi	r2,r4,-1
    d3b4:	9885883a 	add	r2,r19,r2
    d3b8:	d8800415 	stw	r2,16(sp)
    d3bc:	dc800615 	stw	r18,24(sp)
    d3c0:	a80b883a 	mov	r5,r21
    d3c4:	8009883a 	mov	r4,r16
    d3c8:	000c3900 	call	c390 <quorem>
    d3cc:	880b883a 	mov	r5,r17
    d3d0:	8009883a 	mov	r4,r16
    d3d4:	102f883a 	mov	r23,r2
    d3d8:	00102840 	call	10284 <__mcmp>
    d3dc:	a80b883a 	mov	r5,r21
    d3e0:	a00d883a 	mov	r6,r20
    d3e4:	e009883a 	mov	r4,fp
    d3e8:	102d883a 	mov	r22,r2
    d3ec:	00102e40 	call	102e4 <__mdiff>
    d3f0:	1007883a 	mov	r3,r2
    d3f4:	10800317 	ldw	r2,12(r2)
    d3f8:	bc800c04 	addi	r18,r23,48
    d3fc:	180b883a 	mov	r5,r3
    d400:	10004e1e 	bne	r2,zero,d53c <_dtoa_r+0xfac>
    d404:	8009883a 	mov	r4,r16
    d408:	d8c01615 	stw	r3,88(sp)
    d40c:	00102840 	call	10284 <__mcmp>
    d410:	d8c01617 	ldw	r3,88(sp)
    d414:	e009883a 	mov	r4,fp
    d418:	d8801615 	stw	r2,88(sp)
    d41c:	180b883a 	mov	r5,r3
    d420:	000fa640 	call	fa64 <_Bfree>
    d424:	d8801617 	ldw	r2,88(sp)
    d428:	1000041e 	bne	r2,zero,d43c <_dtoa_r+0xeac>
    d42c:	d9800317 	ldw	r6,12(sp)
    d430:	3000021e 	bne	r6,zero,d43c <_dtoa_r+0xeac>
    d434:	d8c00617 	ldw	r3,24(sp)
    d438:	18003726 	beq	r3,zero,d518 <_dtoa_r+0xf88>
    d43c:	b0002016 	blt	r22,zero,d4c0 <_dtoa_r+0xf30>
    d440:	b000041e 	bne	r22,zero,d454 <_dtoa_r+0xec4>
    d444:	d9000317 	ldw	r4,12(sp)
    d448:	2000021e 	bne	r4,zero,d454 <_dtoa_r+0xec4>
    d44c:	d8c00617 	ldw	r3,24(sp)
    d450:	18001b26 	beq	r3,zero,d4c0 <_dtoa_r+0xf30>
    d454:	00810716 	blt	zero,r2,d874 <_dtoa_r+0x12e4>
    d458:	d8c00417 	ldw	r3,16(sp)
    d45c:	9d800044 	addi	r22,r19,1
    d460:	9c800005 	stb	r18,0(r19)
    d464:	b02f883a 	mov	r23,r22
    d468:	98c10626 	beq	r19,r3,d884 <_dtoa_r+0x12f4>
    d46c:	800b883a 	mov	r5,r16
    d470:	000f883a 	mov	r7,zero
    d474:	01800284 	movi	r6,10
    d478:	e009883a 	mov	r4,fp
    d47c:	000fa8c0 	call	fa8c <__multadd>
    d480:	1021883a 	mov	r16,r2
    d484:	000f883a 	mov	r7,zero
    d488:	01800284 	movi	r6,10
    d48c:	880b883a 	mov	r5,r17
    d490:	e009883a 	mov	r4,fp
    d494:	8d002526 	beq	r17,r20,d52c <_dtoa_r+0xf9c>
    d498:	000fa8c0 	call	fa8c <__multadd>
    d49c:	a00b883a 	mov	r5,r20
    d4a0:	000f883a 	mov	r7,zero
    d4a4:	01800284 	movi	r6,10
    d4a8:	e009883a 	mov	r4,fp
    d4ac:	1023883a 	mov	r17,r2
    d4b0:	000fa8c0 	call	fa8c <__multadd>
    d4b4:	1029883a 	mov	r20,r2
    d4b8:	b027883a 	mov	r19,r22
    d4bc:	003fc006 	br	d3c0 <__alt_data_end+0xf000d3c0>
    d4c0:	9011883a 	mov	r8,r18
    d4c4:	00800e0e 	bge	zero,r2,d500 <_dtoa_r+0xf70>
    d4c8:	800b883a 	mov	r5,r16
    d4cc:	01800044 	movi	r6,1
    d4d0:	e009883a 	mov	r4,fp
    d4d4:	da001715 	stw	r8,92(sp)
    d4d8:	001013c0 	call	1013c <__lshift>
    d4dc:	a80b883a 	mov	r5,r21
    d4e0:	1009883a 	mov	r4,r2
    d4e4:	1021883a 	mov	r16,r2
    d4e8:	00102840 	call	10284 <__mcmp>
    d4ec:	da001717 	ldw	r8,92(sp)
    d4f0:	0081960e 	bge	zero,r2,db4c <_dtoa_r+0x15bc>
    d4f4:	00800e44 	movi	r2,57
    d4f8:	40817026 	beq	r8,r2,dabc <_dtoa_r+0x152c>
    d4fc:	ba000c44 	addi	r8,r23,49
    d500:	8825883a 	mov	r18,r17
    d504:	9dc00044 	addi	r23,r19,1
    d508:	9a000005 	stb	r8,0(r19)
    d50c:	a023883a 	mov	r17,r20
    d510:	dc000915 	stw	r16,36(sp)
    d514:	003f2406 	br	d1a8 <__alt_data_end+0xf000d1a8>
    d518:	00800e44 	movi	r2,57
    d51c:	9011883a 	mov	r8,r18
    d520:	90816626 	beq	r18,r2,dabc <_dtoa_r+0x152c>
    d524:	05bff516 	blt	zero,r22,d4fc <__alt_data_end+0xf000d4fc>
    d528:	003ff506 	br	d500 <__alt_data_end+0xf000d500>
    d52c:	000fa8c0 	call	fa8c <__multadd>
    d530:	1023883a 	mov	r17,r2
    d534:	1029883a 	mov	r20,r2
    d538:	003fdf06 	br	d4b8 <__alt_data_end+0xf000d4b8>
    d53c:	e009883a 	mov	r4,fp
    d540:	000fa640 	call	fa64 <_Bfree>
    d544:	00800044 	movi	r2,1
    d548:	003fbc06 	br	d43c <__alt_data_end+0xf000d43c>
    d54c:	a80b883a 	mov	r5,r21
    d550:	8009883a 	mov	r4,r16
    d554:	00102840 	call	10284 <__mcmp>
    d558:	103edb0e 	bge	r2,zero,d0c8 <__alt_data_end+0xf000d0c8>
    d55c:	800b883a 	mov	r5,r16
    d560:	000f883a 	mov	r7,zero
    d564:	01800284 	movi	r6,10
    d568:	e009883a 	mov	r4,fp
    d56c:	000fa8c0 	call	fa8c <__multadd>
    d570:	1021883a 	mov	r16,r2
    d574:	d8800517 	ldw	r2,20(sp)
    d578:	d8c00b17 	ldw	r3,44(sp)
    d57c:	10bfffc4 	addi	r2,r2,-1
    d580:	d8800515 	stw	r2,20(sp)
    d584:	183f761e 	bne	r3,zero,d360 <__alt_data_end+0xf000d360>
    d588:	d9000c17 	ldw	r4,48(sp)
    d58c:	0101730e 	bge	zero,r4,db5c <_dtoa_r+0x15cc>
    d590:	d9000615 	stw	r4,24(sp)
    d594:	003ed006 	br	d0d8 <__alt_data_end+0xf000d0d8>
    d598:	00800084 	movi	r2,2
    d59c:	3081861e 	bne	r6,r2,dbb8 <_dtoa_r+0x1628>
    d5a0:	d8000b15 	stw	zero,44(sp)
    d5a4:	003f3c06 	br	d298 <__alt_data_end+0xf000d298>
    d5a8:	dc000917 	ldw	r16,36(sp)
    d5ac:	003e9206 	br	cff8 <__alt_data_end+0xf000cff8>
    d5b0:	d9c00317 	ldw	r7,12(sp)
    d5b4:	00800084 	movi	r2,2
    d5b8:	11fec50e 	bge	r2,r7,d0d0 <__alt_data_end+0xf000d0d0>
    d5bc:	d9000617 	ldw	r4,24(sp)
    d5c0:	20013c1e 	bne	r4,zero,dab4 <_dtoa_r+0x1524>
    d5c4:	a80b883a 	mov	r5,r21
    d5c8:	000f883a 	mov	r7,zero
    d5cc:	01800144 	movi	r6,5
    d5d0:	e009883a 	mov	r4,fp
    d5d4:	000fa8c0 	call	fa8c <__multadd>
    d5d8:	100b883a 	mov	r5,r2
    d5dc:	8009883a 	mov	r4,r16
    d5e0:	102b883a 	mov	r21,r2
    d5e4:	00102840 	call	10284 <__mcmp>
    d5e8:	dc000915 	stw	r16,36(sp)
    d5ec:	00bf410e 	bge	zero,r2,d2f4 <__alt_data_end+0xf000d2f4>
    d5f0:	d9c00717 	ldw	r7,28(sp)
    d5f4:	00800c44 	movi	r2,49
    d5f8:	38800005 	stb	r2,0(r7)
    d5fc:	d8800517 	ldw	r2,20(sp)
    d600:	3dc00044 	addi	r23,r7,1
    d604:	10800044 	addi	r2,r2,1
    d608:	d8800515 	stw	r2,20(sp)
    d60c:	003f3d06 	br	d304 <__alt_data_end+0xf000d304>
    d610:	d9800517 	ldw	r6,20(sp)
    d614:	d9c00717 	ldw	r7,28(sp)
    d618:	00800c44 	movi	r2,49
    d61c:	31800044 	addi	r6,r6,1
    d620:	d9800515 	stw	r6,20(sp)
    d624:	38800005 	stb	r2,0(r7)
    d628:	003edf06 	br	d1a8 <__alt_data_end+0xf000d1a8>
    d62c:	d8000b15 	stw	zero,44(sp)
    d630:	003c9f06 	br	c8b0 <__alt_data_end+0xf000c8b0>
    d634:	903e7e1e 	bne	r18,zero,d030 <__alt_data_end+0xf000d030>
    d638:	00800434 	movhi	r2,16
    d63c:	10bfffc4 	addi	r2,r2,-1
    d640:	9884703a 	and	r2,r19,r2
    d644:	1000ea1e 	bne	r2,zero,d9f0 <_dtoa_r+0x1460>
    d648:	9cdffc2c 	andhi	r19,r19,32752
    d64c:	9800e826 	beq	r19,zero,d9f0 <_dtoa_r+0x1460>
    d650:	d9c00817 	ldw	r7,32(sp)
    d654:	b5800044 	addi	r22,r22,1
    d658:	04c00044 	movi	r19,1
    d65c:	39c00044 	addi	r7,r7,1
    d660:	d9c00815 	stw	r7,32(sp)
    d664:	d8800d17 	ldw	r2,52(sp)
    d668:	103e721e 	bne	r2,zero,d034 <__alt_data_end+0xf000d034>
    d66c:	00800044 	movi	r2,1
    d670:	003e7906 	br	d058 <__alt_data_end+0xf000d058>
    d674:	8009883a 	mov	r4,r16
    d678:	000960c0 	call	960c <__floatsidf>
    d67c:	d9800f17 	ldw	r6,60(sp)
    d680:	d9c01017 	ldw	r7,64(sp)
    d684:	1009883a 	mov	r4,r2
    d688:	180b883a 	mov	r5,r3
    d68c:	00085780 	call	8578 <__muldf3>
    d690:	000d883a 	mov	r6,zero
    d694:	01d00734 	movhi	r7,16412
    d698:	1009883a 	mov	r4,r2
    d69c:	180b883a 	mov	r5,r3
    d6a0:	00073080 	call	7308 <__adddf3>
    d6a4:	047f3034 	movhi	r17,64704
    d6a8:	1021883a 	mov	r16,r2
    d6ac:	1c63883a 	add	r17,r3,r17
    d6b0:	d9000f17 	ldw	r4,60(sp)
    d6b4:	d9401017 	ldw	r5,64(sp)
    d6b8:	000d883a 	mov	r6,zero
    d6bc:	01d00534 	movhi	r7,16404
    d6c0:	0008c900 	call	8c90 <__subdf3>
    d6c4:	800d883a 	mov	r6,r16
    d6c8:	880f883a 	mov	r7,r17
    d6cc:	1009883a 	mov	r4,r2
    d6d0:	180b883a 	mov	r5,r3
    d6d4:	102b883a 	mov	r21,r2
    d6d8:	1829883a 	mov	r20,r3
    d6dc:	000849c0 	call	849c <__gedf2>
    d6e0:	00806c16 	blt	zero,r2,d894 <_dtoa_r+0x1304>
    d6e4:	89e0003c 	xorhi	r7,r17,32768
    d6e8:	800d883a 	mov	r6,r16
    d6ec:	a809883a 	mov	r4,r21
    d6f0:	a00b883a 	mov	r5,r20
    d6f4:	0013cb00 	call	13cb0 <__ledf2>
    d6f8:	103d7e0e 	bge	r2,zero,ccf4 <__alt_data_end+0xf000ccf4>
    d6fc:	002b883a 	mov	r21,zero
    d700:	0023883a 	mov	r17,zero
    d704:	003efb06 	br	d2f4 <__alt_data_end+0xf000d2f4>
    d708:	d8800717 	ldw	r2,28(sp)
    d70c:	003bd006 	br	c650 <__alt_data_end+0xf000c650>
    d710:	d9000a17 	ldw	r4,40(sp)
    d714:	d9800d17 	ldw	r6,52(sp)
    d718:	dd400a15 	stw	r21,40(sp)
    d71c:	a905c83a 	sub	r2,r21,r4
    d720:	308d883a 	add	r6,r6,r2
    d724:	d9800d15 	stw	r6,52(sp)
    d728:	002b883a 	mov	r21,zero
    d72c:	003e0606 	br	cf48 <__alt_data_end+0xf000cf48>
    d730:	9023883a 	mov	r17,r18
    d734:	9829883a 	mov	r20,r19
    d738:	04000084 	movi	r16,2
    d73c:	003c9206 	br	c988 <__alt_data_end+0xf000c988>
    d740:	04000044 	movi	r16,1
    d744:	dc000c15 	stw	r16,48(sp)
    d748:	dc000615 	stw	r16,24(sp)
    d74c:	dc002215 	stw	r16,136(sp)
    d750:	e0001115 	stw	zero,68(fp)
    d754:	000b883a 	mov	r5,zero
    d758:	003c6906 	br	c900 <__alt_data_end+0xf000c900>
    d75c:	3021883a 	mov	r16,r6
    d760:	003ffb06 	br	d750 <__alt_data_end+0xf000d750>
    d764:	1000021e 	bne	r2,zero,d770 <_dtoa_r+0x11e0>
    d768:	4200004c 	andi	r8,r8,1
    d76c:	403e7d1e 	bne	r8,zero,d164 <__alt_data_end+0xf000d164>
    d770:	01000c04 	movi	r4,48
    d774:	00000106 	br	d77c <_dtoa_r+0x11ec>
    d778:	102f883a 	mov	r23,r2
    d77c:	b8bfffc4 	addi	r2,r23,-1
    d780:	10c00007 	ldb	r3,0(r2)
    d784:	193ffc26 	beq	r3,r4,d778 <__alt_data_end+0xf000d778>
    d788:	003e8706 	br	d1a8 <__alt_data_end+0xf000d1a8>
    d78c:	d8800517 	ldw	r2,20(sp)
    d790:	00a3c83a 	sub	r17,zero,r2
    d794:	8800a426 	beq	r17,zero,da28 <_dtoa_r+0x1498>
    d798:	888003cc 	andi	r2,r17,15
    d79c:	100490fa 	slli	r2,r2,3
    d7a0:	00c20034 	movhi	r3,2048
    d7a4:	18c13f04 	addi	r3,r3,1276
    d7a8:	1885883a 	add	r2,r3,r2
    d7ac:	11800017 	ldw	r6,0(r2)
    d7b0:	11c00117 	ldw	r7,4(r2)
    d7b4:	9009883a 	mov	r4,r18
    d7b8:	980b883a 	mov	r5,r19
    d7bc:	8823d13a 	srai	r17,r17,4
    d7c0:	00085780 	call	8578 <__muldf3>
    d7c4:	d8800f15 	stw	r2,60(sp)
    d7c8:	d8c01015 	stw	r3,64(sp)
    d7cc:	8800e826 	beq	r17,zero,db70 <_dtoa_r+0x15e0>
    d7d0:	05020034 	movhi	r20,2048
    d7d4:	a5013504 	addi	r20,r20,1236
    d7d8:	04000084 	movi	r16,2
    d7dc:	8980004c 	andi	r6,r17,1
    d7e0:	1009883a 	mov	r4,r2
    d7e4:	8823d07a 	srai	r17,r17,1
    d7e8:	180b883a 	mov	r5,r3
    d7ec:	30000426 	beq	r6,zero,d800 <_dtoa_r+0x1270>
    d7f0:	a1800017 	ldw	r6,0(r20)
    d7f4:	a1c00117 	ldw	r7,4(r20)
    d7f8:	84000044 	addi	r16,r16,1
    d7fc:	00085780 	call	8578 <__muldf3>
    d800:	a5000204 	addi	r20,r20,8
    d804:	883ff51e 	bne	r17,zero,d7dc <__alt_data_end+0xf000d7dc>
    d808:	d8800f15 	stw	r2,60(sp)
    d80c:	d8c01015 	stw	r3,64(sp)
    d810:	003c7606 	br	c9ec <__alt_data_end+0xf000c9ec>
    d814:	00c00c04 	movi	r3,48
    d818:	10c00005 	stb	r3,0(r2)
    d81c:	d8c00517 	ldw	r3,20(sp)
    d820:	bd3fffc3 	ldbu	r20,-1(r23)
    d824:	18c00044 	addi	r3,r3,1
    d828:	d8c00515 	stw	r3,20(sp)
    d82c:	003db906 	br	cf14 <__alt_data_end+0xf000cf14>
    d830:	89400117 	ldw	r5,4(r17)
    d834:	e009883a 	mov	r4,fp
    d838:	000f9bc0 	call	f9bc <_Balloc>
    d83c:	89800417 	ldw	r6,16(r17)
    d840:	89400304 	addi	r5,r17,12
    d844:	11000304 	addi	r4,r2,12
    d848:	31800084 	addi	r6,r6,2
    d84c:	318d883a 	add	r6,r6,r6
    d850:	318d883a 	add	r6,r6,r6
    d854:	1027883a 	mov	r19,r2
    d858:	0009b240 	call	9b24 <memcpy>
    d85c:	01800044 	movi	r6,1
    d860:	980b883a 	mov	r5,r19
    d864:	e009883a 	mov	r4,fp
    d868:	001013c0 	call	1013c <__lshift>
    d86c:	1029883a 	mov	r20,r2
    d870:	003ecc06 	br	d3a4 <__alt_data_end+0xf000d3a4>
    d874:	00800e44 	movi	r2,57
    d878:	90809026 	beq	r18,r2,dabc <_dtoa_r+0x152c>
    d87c:	92000044 	addi	r8,r18,1
    d880:	003f1f06 	br	d500 <__alt_data_end+0xf000d500>
    d884:	9011883a 	mov	r8,r18
    d888:	8825883a 	mov	r18,r17
    d88c:	a023883a 	mov	r17,r20
    d890:	003e2906 	br	d138 <__alt_data_end+0xf000d138>
    d894:	002b883a 	mov	r21,zero
    d898:	0023883a 	mov	r17,zero
    d89c:	003f5406 	br	d5f0 <__alt_data_end+0xf000d5f0>
    d8a0:	61bfffc4 	addi	r6,r12,-1
    d8a4:	300490fa 	slli	r2,r6,3
    d8a8:	00c20034 	movhi	r3,2048
    d8ac:	18c13f04 	addi	r3,r3,1276
    d8b0:	1885883a 	add	r2,r3,r2
    d8b4:	11000017 	ldw	r4,0(r2)
    d8b8:	11400117 	ldw	r5,4(r2)
    d8bc:	d8800717 	ldw	r2,28(sp)
    d8c0:	880f883a 	mov	r7,r17
    d8c4:	d9801215 	stw	r6,72(sp)
    d8c8:	800d883a 	mov	r6,r16
    d8cc:	db001615 	stw	r12,88(sp)
    d8d0:	15c00044 	addi	r23,r2,1
    d8d4:	00085780 	call	8578 <__muldf3>
    d8d8:	d9401017 	ldw	r5,64(sp)
    d8dc:	d9000f17 	ldw	r4,60(sp)
    d8e0:	d8c01515 	stw	r3,84(sp)
    d8e4:	d8801415 	stw	r2,80(sp)
    d8e8:	000958c0 	call	958c <__fixdfsi>
    d8ec:	1009883a 	mov	r4,r2
    d8f0:	1021883a 	mov	r16,r2
    d8f4:	000960c0 	call	960c <__floatsidf>
    d8f8:	d9000f17 	ldw	r4,60(sp)
    d8fc:	d9401017 	ldw	r5,64(sp)
    d900:	100d883a 	mov	r6,r2
    d904:	180f883a 	mov	r7,r3
    d908:	0008c900 	call	8c90 <__subdf3>
    d90c:	1829883a 	mov	r20,r3
    d910:	d8c00717 	ldw	r3,28(sp)
    d914:	84000c04 	addi	r16,r16,48
    d918:	1023883a 	mov	r17,r2
    d91c:	1c000005 	stb	r16,0(r3)
    d920:	db001617 	ldw	r12,88(sp)
    d924:	00800044 	movi	r2,1
    d928:	60802226 	beq	r12,r2,d9b4 <_dtoa_r+0x1424>
    d92c:	d9c00717 	ldw	r7,28(sp)
    d930:	8805883a 	mov	r2,r17
    d934:	b82b883a 	mov	r21,r23
    d938:	3b19883a 	add	r12,r7,r12
    d93c:	6023883a 	mov	r17,r12
    d940:	a007883a 	mov	r3,r20
    d944:	dc800f15 	stw	r18,60(sp)
    d948:	000d883a 	mov	r6,zero
    d94c:	01d00934 	movhi	r7,16420
    d950:	1009883a 	mov	r4,r2
    d954:	180b883a 	mov	r5,r3
    d958:	00085780 	call	8578 <__muldf3>
    d95c:	180b883a 	mov	r5,r3
    d960:	1009883a 	mov	r4,r2
    d964:	1829883a 	mov	r20,r3
    d968:	1025883a 	mov	r18,r2
    d96c:	000958c0 	call	958c <__fixdfsi>
    d970:	1009883a 	mov	r4,r2
    d974:	1021883a 	mov	r16,r2
    d978:	000960c0 	call	960c <__floatsidf>
    d97c:	100d883a 	mov	r6,r2
    d980:	180f883a 	mov	r7,r3
    d984:	9009883a 	mov	r4,r18
    d988:	a00b883a 	mov	r5,r20
    d98c:	84000c04 	addi	r16,r16,48
    d990:	0008c900 	call	8c90 <__subdf3>
    d994:	ad400044 	addi	r21,r21,1
    d998:	ac3fffc5 	stb	r16,-1(r21)
    d99c:	ac7fea1e 	bne	r21,r17,d948 <__alt_data_end+0xf000d948>
    d9a0:	1023883a 	mov	r17,r2
    d9a4:	d8801217 	ldw	r2,72(sp)
    d9a8:	dc800f17 	ldw	r18,60(sp)
    d9ac:	1829883a 	mov	r20,r3
    d9b0:	b8af883a 	add	r23,r23,r2
    d9b4:	d9001417 	ldw	r4,80(sp)
    d9b8:	d9401517 	ldw	r5,84(sp)
    d9bc:	000d883a 	mov	r6,zero
    d9c0:	01cff834 	movhi	r7,16352
    d9c4:	00073080 	call	7308 <__adddf3>
    d9c8:	880d883a 	mov	r6,r17
    d9cc:	a00f883a 	mov	r7,r20
    d9d0:	1009883a 	mov	r4,r2
    d9d4:	180b883a 	mov	r5,r3
    d9d8:	0013cb00 	call	13cb0 <__ledf2>
    d9dc:	10003e0e 	bge	r2,zero,dad8 <_dtoa_r+0x1548>
    d9e0:	d9001317 	ldw	r4,76(sp)
    d9e4:	bd3fffc3 	ldbu	r20,-1(r23)
    d9e8:	d9000515 	stw	r4,20(sp)
    d9ec:	003d3b06 	br	cedc <__alt_data_end+0xf000cedc>
    d9f0:	0027883a 	mov	r19,zero
    d9f4:	003f1b06 	br	d664 <__alt_data_end+0xf000d664>
    d9f8:	d8800817 	ldw	r2,32(sp)
    d9fc:	11e9c83a 	sub	r20,r2,r7
    da00:	0005883a 	mov	r2,zero
    da04:	003d5406 	br	cf58 <__alt_data_end+0xf000cf58>
    da08:	00800044 	movi	r2,1
    da0c:	003dc706 	br	d12c <__alt_data_end+0xf000d12c>
    da10:	d8c00217 	ldw	r3,8(sp)
    da14:	00800d84 	movi	r2,54
    da18:	dd400a17 	ldw	r21,40(sp)
    da1c:	10c5c83a 	sub	r2,r2,r3
    da20:	dd000817 	ldw	r20,32(sp)
    da24:	003d4c06 	br	cf58 <__alt_data_end+0xf000cf58>
    da28:	dc800f15 	stw	r18,60(sp)
    da2c:	dcc01015 	stw	r19,64(sp)
    da30:	04000084 	movi	r16,2
    da34:	003bed06 	br	c9ec <__alt_data_end+0xf000c9ec>
    da38:	d9000617 	ldw	r4,24(sp)
    da3c:	203f0d26 	beq	r4,zero,d674 <__alt_data_end+0xf000d674>
    da40:	d9800c17 	ldw	r6,48(sp)
    da44:	01bcab0e 	bge	zero,r6,ccf4 <__alt_data_end+0xf000ccf4>
    da48:	d9401017 	ldw	r5,64(sp)
    da4c:	d9000f17 	ldw	r4,60(sp)
    da50:	000d883a 	mov	r6,zero
    da54:	01d00934 	movhi	r7,16420
    da58:	00085780 	call	8578 <__muldf3>
    da5c:	81000044 	addi	r4,r16,1
    da60:	d8800f15 	stw	r2,60(sp)
    da64:	d8c01015 	stw	r3,64(sp)
    da68:	000960c0 	call	960c <__floatsidf>
    da6c:	d9800f17 	ldw	r6,60(sp)
    da70:	d9c01017 	ldw	r7,64(sp)
    da74:	1009883a 	mov	r4,r2
    da78:	180b883a 	mov	r5,r3
    da7c:	00085780 	call	8578 <__muldf3>
    da80:	01d00734 	movhi	r7,16412
    da84:	000d883a 	mov	r6,zero
    da88:	1009883a 	mov	r4,r2
    da8c:	180b883a 	mov	r5,r3
    da90:	00073080 	call	7308 <__adddf3>
    da94:	d9c00517 	ldw	r7,20(sp)
    da98:	047f3034 	movhi	r17,64704
    da9c:	1021883a 	mov	r16,r2
    daa0:	39ffffc4 	addi	r7,r7,-1
    daa4:	d9c01315 	stw	r7,76(sp)
    daa8:	1c63883a 	add	r17,r3,r17
    daac:	db000c17 	ldw	r12,48(sp)
    dab0:	003bea06 	br	ca5c <__alt_data_end+0xf000ca5c>
    dab4:	dc000915 	stw	r16,36(sp)
    dab8:	003e0e06 	br	d2f4 <__alt_data_end+0xf000d2f4>
    dabc:	01000e44 	movi	r4,57
    dac0:	8825883a 	mov	r18,r17
    dac4:	9dc00044 	addi	r23,r19,1
    dac8:	99000005 	stb	r4,0(r19)
    dacc:	a023883a 	mov	r17,r20
    dad0:	dc000915 	stw	r16,36(sp)
    dad4:	003da406 	br	d168 <__alt_data_end+0xf000d168>
    dad8:	d9801417 	ldw	r6,80(sp)
    dadc:	d9c01517 	ldw	r7,84(sp)
    dae0:	0009883a 	mov	r4,zero
    dae4:	014ff834 	movhi	r5,16352
    dae8:	0008c900 	call	8c90 <__subdf3>
    daec:	880d883a 	mov	r6,r17
    daf0:	a00f883a 	mov	r7,r20
    daf4:	1009883a 	mov	r4,r2
    daf8:	180b883a 	mov	r5,r3
    dafc:	000849c0 	call	849c <__gedf2>
    db00:	00bc7c0e 	bge	zero,r2,ccf4 <__alt_data_end+0xf000ccf4>
    db04:	01000c04 	movi	r4,48
    db08:	00000106 	br	db10 <_dtoa_r+0x1580>
    db0c:	102f883a 	mov	r23,r2
    db10:	b8bfffc4 	addi	r2,r23,-1
    db14:	10c00007 	ldb	r3,0(r2)
    db18:	193ffc26 	beq	r3,r4,db0c <__alt_data_end+0xf000db0c>
    db1c:	d9801317 	ldw	r6,76(sp)
    db20:	d9800515 	stw	r6,20(sp)
    db24:	003c4406 	br	cc38 <__alt_data_end+0xf000cc38>
    db28:	d9801317 	ldw	r6,76(sp)
    db2c:	d9800515 	stw	r6,20(sp)
    db30:	003cea06 	br	cedc <__alt_data_end+0xf000cedc>
    db34:	dd800f17 	ldw	r22,60(sp)
    db38:	dcc01017 	ldw	r19,64(sp)
    db3c:	dc801217 	ldw	r18,72(sp)
    db40:	003c6c06 	br	ccf4 <__alt_data_end+0xf000ccf4>
    db44:	903e031e 	bne	r18,zero,d354 <__alt_data_end+0xf000d354>
    db48:	003ebb06 	br	d638 <__alt_data_end+0xf000d638>
    db4c:	103e6c1e 	bne	r2,zero,d500 <__alt_data_end+0xf000d500>
    db50:	4080004c 	andi	r2,r8,1
    db54:	103e6a26 	beq	r2,zero,d500 <__alt_data_end+0xf000d500>
    db58:	003e6606 	br	d4f4 <__alt_data_end+0xf000d4f4>
    db5c:	d8c00317 	ldw	r3,12(sp)
    db60:	00800084 	movi	r2,2
    db64:	10c02916 	blt	r2,r3,dc0c <_dtoa_r+0x167c>
    db68:	d9000c17 	ldw	r4,48(sp)
    db6c:	003e8806 	br	d590 <__alt_data_end+0xf000d590>
    db70:	04000084 	movi	r16,2
    db74:	003b9d06 	br	c9ec <__alt_data_end+0xf000c9ec>
    db78:	d9001317 	ldw	r4,76(sp)
    db7c:	d9000515 	stw	r4,20(sp)
    db80:	003cd606 	br	cedc <__alt_data_end+0xf000cedc>
    db84:	d8801317 	ldw	r2,76(sp)
    db88:	d8800515 	stw	r2,20(sp)
    db8c:	003c2a06 	br	cc38 <__alt_data_end+0xf000cc38>
    db90:	d9800317 	ldw	r6,12(sp)
    db94:	00800084 	movi	r2,2
    db98:	11801516 	blt	r2,r6,dbf0 <_dtoa_r+0x1660>
    db9c:	d9c00c17 	ldw	r7,48(sp)
    dba0:	d9c00615 	stw	r7,24(sp)
    dba4:	003df706 	br	d384 <__alt_data_end+0xf000d384>
    dba8:	193d3926 	beq	r3,r4,d090 <__alt_data_end+0xf000d090>
    dbac:	00c00f04 	movi	r3,60
    dbb0:	1885c83a 	sub	r2,r3,r2
    dbb4:	003ddf06 	br	d334 <__alt_data_end+0xf000d334>
    dbb8:	e009883a 	mov	r4,fp
    dbbc:	e0001115 	stw	zero,68(fp)
    dbc0:	000b883a 	mov	r5,zero
    dbc4:	000f9bc0 	call	f9bc <_Balloc>
    dbc8:	d8800715 	stw	r2,28(sp)
    dbcc:	d8c00717 	ldw	r3,28(sp)
    dbd0:	00bfffc4 	movi	r2,-1
    dbd4:	01000044 	movi	r4,1
    dbd8:	d8800c15 	stw	r2,48(sp)
    dbdc:	e0c01015 	stw	r3,64(fp)
    dbe0:	d9000b15 	stw	r4,44(sp)
    dbe4:	d8800615 	stw	r2,24(sp)
    dbe8:	d8002215 	stw	zero,136(sp)
    dbec:	003c4106 	br	ccf4 <__alt_data_end+0xf000ccf4>
    dbf0:	d8c00c17 	ldw	r3,48(sp)
    dbf4:	d8c00615 	stw	r3,24(sp)
    dbf8:	003e7006 	br	d5bc <__alt_data_end+0xf000d5bc>
    dbfc:	04400044 	movi	r17,1
    dc00:	003b2006 	br	c884 <__alt_data_end+0xf000c884>
    dc04:	000b883a 	mov	r5,zero
    dc08:	003b3d06 	br	c900 <__alt_data_end+0xf000c900>
    dc0c:	d8800c17 	ldw	r2,48(sp)
    dc10:	d8800615 	stw	r2,24(sp)
    dc14:	003e6906 	br	d5bc <__alt_data_end+0xf000d5bc>

0000dc18 <__sflush_r>:
    dc18:	2880030b 	ldhu	r2,12(r5)
    dc1c:	defffb04 	addi	sp,sp,-20
    dc20:	dcc00315 	stw	r19,12(sp)
    dc24:	dc400115 	stw	r17,4(sp)
    dc28:	dfc00415 	stw	ra,16(sp)
    dc2c:	dc800215 	stw	r18,8(sp)
    dc30:	dc000015 	stw	r16,0(sp)
    dc34:	10c0020c 	andi	r3,r2,8
    dc38:	2823883a 	mov	r17,r5
    dc3c:	2027883a 	mov	r19,r4
    dc40:	1800311e 	bne	r3,zero,dd08 <__sflush_r+0xf0>
    dc44:	28c00117 	ldw	r3,4(r5)
    dc48:	10820014 	ori	r2,r2,2048
    dc4c:	2880030d 	sth	r2,12(r5)
    dc50:	00c04b0e 	bge	zero,r3,dd80 <__sflush_r+0x168>
    dc54:	8a000a17 	ldw	r8,40(r17)
    dc58:	40002326 	beq	r8,zero,dce8 <__sflush_r+0xd0>
    dc5c:	9c000017 	ldw	r16,0(r19)
    dc60:	10c4000c 	andi	r3,r2,4096
    dc64:	98000015 	stw	zero,0(r19)
    dc68:	18004826 	beq	r3,zero,dd8c <__sflush_r+0x174>
    dc6c:	89801417 	ldw	r6,80(r17)
    dc70:	10c0010c 	andi	r3,r2,4
    dc74:	18000626 	beq	r3,zero,dc90 <__sflush_r+0x78>
    dc78:	88c00117 	ldw	r3,4(r17)
    dc7c:	88800c17 	ldw	r2,48(r17)
    dc80:	30cdc83a 	sub	r6,r6,r3
    dc84:	10000226 	beq	r2,zero,dc90 <__sflush_r+0x78>
    dc88:	88800f17 	ldw	r2,60(r17)
    dc8c:	308dc83a 	sub	r6,r6,r2
    dc90:	89400717 	ldw	r5,28(r17)
    dc94:	000f883a 	mov	r7,zero
    dc98:	9809883a 	mov	r4,r19
    dc9c:	403ee83a 	callr	r8
    dca0:	00ffffc4 	movi	r3,-1
    dca4:	10c04426 	beq	r2,r3,ddb8 <__sflush_r+0x1a0>
    dca8:	88c0030b 	ldhu	r3,12(r17)
    dcac:	89000417 	ldw	r4,16(r17)
    dcb0:	88000115 	stw	zero,4(r17)
    dcb4:	197dffcc 	andi	r5,r3,63487
    dcb8:	8940030d 	sth	r5,12(r17)
    dcbc:	89000015 	stw	r4,0(r17)
    dcc0:	18c4000c 	andi	r3,r3,4096
    dcc4:	18002c1e 	bne	r3,zero,dd78 <__sflush_r+0x160>
    dcc8:	89400c17 	ldw	r5,48(r17)
    dccc:	9c000015 	stw	r16,0(r19)
    dcd0:	28000526 	beq	r5,zero,dce8 <__sflush_r+0xd0>
    dcd4:	88801004 	addi	r2,r17,64
    dcd8:	28800226 	beq	r5,r2,dce4 <__sflush_r+0xcc>
    dcdc:	9809883a 	mov	r4,r19
    dce0:	000e3840 	call	e384 <_free_r>
    dce4:	88000c15 	stw	zero,48(r17)
    dce8:	0005883a 	mov	r2,zero
    dcec:	dfc00417 	ldw	ra,16(sp)
    dcf0:	dcc00317 	ldw	r19,12(sp)
    dcf4:	dc800217 	ldw	r18,8(sp)
    dcf8:	dc400117 	ldw	r17,4(sp)
    dcfc:	dc000017 	ldw	r16,0(sp)
    dd00:	dec00504 	addi	sp,sp,20
    dd04:	f800283a 	ret
    dd08:	2c800417 	ldw	r18,16(r5)
    dd0c:	903ff626 	beq	r18,zero,dce8 <__alt_data_end+0xf000dce8>
    dd10:	2c000017 	ldw	r16,0(r5)
    dd14:	108000cc 	andi	r2,r2,3
    dd18:	2c800015 	stw	r18,0(r5)
    dd1c:	84a1c83a 	sub	r16,r16,r18
    dd20:	1000131e 	bne	r2,zero,dd70 <__sflush_r+0x158>
    dd24:	28800517 	ldw	r2,20(r5)
    dd28:	88800215 	stw	r2,8(r17)
    dd2c:	04000316 	blt	zero,r16,dd3c <__sflush_r+0x124>
    dd30:	003fed06 	br	dce8 <__alt_data_end+0xf000dce8>
    dd34:	90a5883a 	add	r18,r18,r2
    dd38:	043feb0e 	bge	zero,r16,dce8 <__alt_data_end+0xf000dce8>
    dd3c:	88800917 	ldw	r2,36(r17)
    dd40:	89400717 	ldw	r5,28(r17)
    dd44:	800f883a 	mov	r7,r16
    dd48:	900d883a 	mov	r6,r18
    dd4c:	9809883a 	mov	r4,r19
    dd50:	103ee83a 	callr	r2
    dd54:	80a1c83a 	sub	r16,r16,r2
    dd58:	00bff616 	blt	zero,r2,dd34 <__alt_data_end+0xf000dd34>
    dd5c:	88c0030b 	ldhu	r3,12(r17)
    dd60:	00bfffc4 	movi	r2,-1
    dd64:	18c01014 	ori	r3,r3,64
    dd68:	88c0030d 	sth	r3,12(r17)
    dd6c:	003fdf06 	br	dcec <__alt_data_end+0xf000dcec>
    dd70:	0005883a 	mov	r2,zero
    dd74:	003fec06 	br	dd28 <__alt_data_end+0xf000dd28>
    dd78:	88801415 	stw	r2,80(r17)
    dd7c:	003fd206 	br	dcc8 <__alt_data_end+0xf000dcc8>
    dd80:	28c00f17 	ldw	r3,60(r5)
    dd84:	00ffb316 	blt	zero,r3,dc54 <__alt_data_end+0xf000dc54>
    dd88:	003fd706 	br	dce8 <__alt_data_end+0xf000dce8>
    dd8c:	89400717 	ldw	r5,28(r17)
    dd90:	000d883a 	mov	r6,zero
    dd94:	01c00044 	movi	r7,1
    dd98:	9809883a 	mov	r4,r19
    dd9c:	403ee83a 	callr	r8
    dda0:	100d883a 	mov	r6,r2
    dda4:	00bfffc4 	movi	r2,-1
    dda8:	30801426 	beq	r6,r2,ddfc <__sflush_r+0x1e4>
    ddac:	8880030b 	ldhu	r2,12(r17)
    ddb0:	8a000a17 	ldw	r8,40(r17)
    ddb4:	003fae06 	br	dc70 <__alt_data_end+0xf000dc70>
    ddb8:	98c00017 	ldw	r3,0(r19)
    ddbc:	183fba26 	beq	r3,zero,dca8 <__alt_data_end+0xf000dca8>
    ddc0:	01000744 	movi	r4,29
    ddc4:	19000626 	beq	r3,r4,dde0 <__sflush_r+0x1c8>
    ddc8:	01000584 	movi	r4,22
    ddcc:	19000426 	beq	r3,r4,dde0 <__sflush_r+0x1c8>
    ddd0:	88c0030b 	ldhu	r3,12(r17)
    ddd4:	18c01014 	ori	r3,r3,64
    ddd8:	88c0030d 	sth	r3,12(r17)
    dddc:	003fc306 	br	dcec <__alt_data_end+0xf000dcec>
    dde0:	8880030b 	ldhu	r2,12(r17)
    dde4:	88c00417 	ldw	r3,16(r17)
    dde8:	88000115 	stw	zero,4(r17)
    ddec:	10bdffcc 	andi	r2,r2,63487
    ddf0:	8880030d 	sth	r2,12(r17)
    ddf4:	88c00015 	stw	r3,0(r17)
    ddf8:	003fb306 	br	dcc8 <__alt_data_end+0xf000dcc8>
    ddfc:	98800017 	ldw	r2,0(r19)
    de00:	103fea26 	beq	r2,zero,ddac <__alt_data_end+0xf000ddac>
    de04:	00c00744 	movi	r3,29
    de08:	10c00226 	beq	r2,r3,de14 <__sflush_r+0x1fc>
    de0c:	00c00584 	movi	r3,22
    de10:	10c0031e 	bne	r2,r3,de20 <__sflush_r+0x208>
    de14:	9c000015 	stw	r16,0(r19)
    de18:	0005883a 	mov	r2,zero
    de1c:	003fb306 	br	dcec <__alt_data_end+0xf000dcec>
    de20:	88c0030b 	ldhu	r3,12(r17)
    de24:	3005883a 	mov	r2,r6
    de28:	18c01014 	ori	r3,r3,64
    de2c:	88c0030d 	sth	r3,12(r17)
    de30:	003fae06 	br	dcec <__alt_data_end+0xf000dcec>

0000de34 <_fflush_r>:
    de34:	defffd04 	addi	sp,sp,-12
    de38:	dc000115 	stw	r16,4(sp)
    de3c:	dfc00215 	stw	ra,8(sp)
    de40:	2021883a 	mov	r16,r4
    de44:	20000226 	beq	r4,zero,de50 <_fflush_r+0x1c>
    de48:	20800e17 	ldw	r2,56(r4)
    de4c:	10000c26 	beq	r2,zero,de80 <_fflush_r+0x4c>
    de50:	2880030f 	ldh	r2,12(r5)
    de54:	1000051e 	bne	r2,zero,de6c <_fflush_r+0x38>
    de58:	0005883a 	mov	r2,zero
    de5c:	dfc00217 	ldw	ra,8(sp)
    de60:	dc000117 	ldw	r16,4(sp)
    de64:	dec00304 	addi	sp,sp,12
    de68:	f800283a 	ret
    de6c:	8009883a 	mov	r4,r16
    de70:	dfc00217 	ldw	ra,8(sp)
    de74:	dc000117 	ldw	r16,4(sp)
    de78:	dec00304 	addi	sp,sp,12
    de7c:	000dc181 	jmpi	dc18 <__sflush_r>
    de80:	d9400015 	stw	r5,0(sp)
    de84:	000e2100 	call	e210 <__sinit>
    de88:	d9400017 	ldw	r5,0(sp)
    de8c:	003ff006 	br	de50 <__alt_data_end+0xf000de50>

0000de90 <fflush>:
    de90:	20000526 	beq	r4,zero,dea8 <fflush+0x18>
    de94:	00820034 	movhi	r2,2048
    de98:	108b2f04 	addi	r2,r2,11452
    de9c:	200b883a 	mov	r5,r4
    dea0:	11000017 	ldw	r4,0(r2)
    dea4:	000de341 	jmpi	de34 <_fflush_r>
    dea8:	00820034 	movhi	r2,2048
    deac:	108b2e04 	addi	r2,r2,11448
    deb0:	11000017 	ldw	r4,0(r2)
    deb4:	01400074 	movhi	r5,1
    deb8:	29778d04 	addi	r5,r5,-8652
    debc:	000ec141 	jmpi	ec14 <_fwalk_reent>

0000dec0 <__fp_unlock>:
    dec0:	0005883a 	mov	r2,zero
    dec4:	f800283a 	ret

0000dec8 <_cleanup_r>:
    dec8:	01400074 	movhi	r5,1
    decc:	294a6f04 	addi	r5,r5,10684
    ded0:	000ec141 	jmpi	ec14 <_fwalk_reent>

0000ded4 <__sinit.part.1>:
    ded4:	defff704 	addi	sp,sp,-36
    ded8:	00c00074 	movhi	r3,1
    dedc:	dfc00815 	stw	ra,32(sp)
    dee0:	ddc00715 	stw	r23,28(sp)
    dee4:	dd800615 	stw	r22,24(sp)
    dee8:	dd400515 	stw	r21,20(sp)
    deec:	dd000415 	stw	r20,16(sp)
    def0:	dcc00315 	stw	r19,12(sp)
    def4:	dc800215 	stw	r18,8(sp)
    def8:	dc400115 	stw	r17,4(sp)
    defc:	dc000015 	stw	r16,0(sp)
    df00:	18f7b204 	addi	r3,r3,-8504
    df04:	24000117 	ldw	r16,4(r4)
    df08:	20c00f15 	stw	r3,60(r4)
    df0c:	2080bb04 	addi	r2,r4,748
    df10:	00c000c4 	movi	r3,3
    df14:	20c0b915 	stw	r3,740(r4)
    df18:	2080ba15 	stw	r2,744(r4)
    df1c:	2000b815 	stw	zero,736(r4)
    df20:	05c00204 	movi	r23,8
    df24:	00800104 	movi	r2,4
    df28:	2025883a 	mov	r18,r4
    df2c:	b80d883a 	mov	r6,r23
    df30:	81001704 	addi	r4,r16,92
    df34:	000b883a 	mov	r5,zero
    df38:	80000015 	stw	zero,0(r16)
    df3c:	80000115 	stw	zero,4(r16)
    df40:	80000215 	stw	zero,8(r16)
    df44:	8080030d 	sth	r2,12(r16)
    df48:	80001915 	stw	zero,100(r16)
    df4c:	8000038d 	sth	zero,14(r16)
    df50:	80000415 	stw	zero,16(r16)
    df54:	80000515 	stw	zero,20(r16)
    df58:	80000615 	stw	zero,24(r16)
    df5c:	0009c6c0 	call	9c6c <memset>
    df60:	05800074 	movhi	r22,1
    df64:	94400217 	ldw	r17,8(r18)
    df68:	05400074 	movhi	r21,1
    df6c:	05000074 	movhi	r20,1
    df70:	04c00074 	movhi	r19,1
    df74:	b583f904 	addi	r22,r22,4068
    df78:	ad441004 	addi	r21,r21,4160
    df7c:	a5042f04 	addi	r20,r20,4284
    df80:	9cc44604 	addi	r19,r19,4376
    df84:	85800815 	stw	r22,32(r16)
    df88:	85400915 	stw	r21,36(r16)
    df8c:	85000a15 	stw	r20,40(r16)
    df90:	84c00b15 	stw	r19,44(r16)
    df94:	84000715 	stw	r16,28(r16)
    df98:	00800284 	movi	r2,10
    df9c:	8880030d 	sth	r2,12(r17)
    dfa0:	00800044 	movi	r2,1
    dfa4:	b80d883a 	mov	r6,r23
    dfa8:	89001704 	addi	r4,r17,92
    dfac:	000b883a 	mov	r5,zero
    dfb0:	88000015 	stw	zero,0(r17)
    dfb4:	88000115 	stw	zero,4(r17)
    dfb8:	88000215 	stw	zero,8(r17)
    dfbc:	88001915 	stw	zero,100(r17)
    dfc0:	8880038d 	sth	r2,14(r17)
    dfc4:	88000415 	stw	zero,16(r17)
    dfc8:	88000515 	stw	zero,20(r17)
    dfcc:	88000615 	stw	zero,24(r17)
    dfd0:	0009c6c0 	call	9c6c <memset>
    dfd4:	94000317 	ldw	r16,12(r18)
    dfd8:	00800484 	movi	r2,18
    dfdc:	8c400715 	stw	r17,28(r17)
    dfe0:	8d800815 	stw	r22,32(r17)
    dfe4:	8d400915 	stw	r21,36(r17)
    dfe8:	8d000a15 	stw	r20,40(r17)
    dfec:	8cc00b15 	stw	r19,44(r17)
    dff0:	8080030d 	sth	r2,12(r16)
    dff4:	00800084 	movi	r2,2
    dff8:	80000015 	stw	zero,0(r16)
    dffc:	80000115 	stw	zero,4(r16)
    e000:	80000215 	stw	zero,8(r16)
    e004:	80001915 	stw	zero,100(r16)
    e008:	8080038d 	sth	r2,14(r16)
    e00c:	80000415 	stw	zero,16(r16)
    e010:	80000515 	stw	zero,20(r16)
    e014:	80000615 	stw	zero,24(r16)
    e018:	b80d883a 	mov	r6,r23
    e01c:	000b883a 	mov	r5,zero
    e020:	81001704 	addi	r4,r16,92
    e024:	0009c6c0 	call	9c6c <memset>
    e028:	00800044 	movi	r2,1
    e02c:	84000715 	stw	r16,28(r16)
    e030:	85800815 	stw	r22,32(r16)
    e034:	85400915 	stw	r21,36(r16)
    e038:	85000a15 	stw	r20,40(r16)
    e03c:	84c00b15 	stw	r19,44(r16)
    e040:	90800e15 	stw	r2,56(r18)
    e044:	dfc00817 	ldw	ra,32(sp)
    e048:	ddc00717 	ldw	r23,28(sp)
    e04c:	dd800617 	ldw	r22,24(sp)
    e050:	dd400517 	ldw	r21,20(sp)
    e054:	dd000417 	ldw	r20,16(sp)
    e058:	dcc00317 	ldw	r19,12(sp)
    e05c:	dc800217 	ldw	r18,8(sp)
    e060:	dc400117 	ldw	r17,4(sp)
    e064:	dc000017 	ldw	r16,0(sp)
    e068:	dec00904 	addi	sp,sp,36
    e06c:	f800283a 	ret

0000e070 <__fp_lock>:
    e070:	0005883a 	mov	r2,zero
    e074:	f800283a 	ret

0000e078 <__sfmoreglue>:
    e078:	defffc04 	addi	sp,sp,-16
    e07c:	dc400115 	stw	r17,4(sp)
    e080:	2c7fffc4 	addi	r17,r5,-1
    e084:	8c401a24 	muli	r17,r17,104
    e088:	dc800215 	stw	r18,8(sp)
    e08c:	2825883a 	mov	r18,r5
    e090:	89401d04 	addi	r5,r17,116
    e094:	dc000015 	stw	r16,0(sp)
    e098:	dfc00315 	stw	ra,12(sp)
    e09c:	000ef700 	call	ef70 <_malloc_r>
    e0a0:	1021883a 	mov	r16,r2
    e0a4:	10000726 	beq	r2,zero,e0c4 <__sfmoreglue+0x4c>
    e0a8:	11000304 	addi	r4,r2,12
    e0ac:	10000015 	stw	zero,0(r2)
    e0b0:	14800115 	stw	r18,4(r2)
    e0b4:	11000215 	stw	r4,8(r2)
    e0b8:	89801a04 	addi	r6,r17,104
    e0bc:	000b883a 	mov	r5,zero
    e0c0:	0009c6c0 	call	9c6c <memset>
    e0c4:	8005883a 	mov	r2,r16
    e0c8:	dfc00317 	ldw	ra,12(sp)
    e0cc:	dc800217 	ldw	r18,8(sp)
    e0d0:	dc400117 	ldw	r17,4(sp)
    e0d4:	dc000017 	ldw	r16,0(sp)
    e0d8:	dec00404 	addi	sp,sp,16
    e0dc:	f800283a 	ret

0000e0e0 <__sfp>:
    e0e0:	defffb04 	addi	sp,sp,-20
    e0e4:	dc000015 	stw	r16,0(sp)
    e0e8:	04020034 	movhi	r16,2048
    e0ec:	840b2e04 	addi	r16,r16,11448
    e0f0:	dcc00315 	stw	r19,12(sp)
    e0f4:	2027883a 	mov	r19,r4
    e0f8:	81000017 	ldw	r4,0(r16)
    e0fc:	dfc00415 	stw	ra,16(sp)
    e100:	dc800215 	stw	r18,8(sp)
    e104:	20800e17 	ldw	r2,56(r4)
    e108:	dc400115 	stw	r17,4(sp)
    e10c:	1000021e 	bne	r2,zero,e118 <__sfp+0x38>
    e110:	000ded40 	call	ded4 <__sinit.part.1>
    e114:	81000017 	ldw	r4,0(r16)
    e118:	2480b804 	addi	r18,r4,736
    e11c:	047fffc4 	movi	r17,-1
    e120:	91000117 	ldw	r4,4(r18)
    e124:	94000217 	ldw	r16,8(r18)
    e128:	213fffc4 	addi	r4,r4,-1
    e12c:	20000a16 	blt	r4,zero,e158 <__sfp+0x78>
    e130:	8080030f 	ldh	r2,12(r16)
    e134:	10000c26 	beq	r2,zero,e168 <__sfp+0x88>
    e138:	80c01d04 	addi	r3,r16,116
    e13c:	00000206 	br	e148 <__sfp+0x68>
    e140:	18bfe60f 	ldh	r2,-104(r3)
    e144:	10000826 	beq	r2,zero,e168 <__sfp+0x88>
    e148:	213fffc4 	addi	r4,r4,-1
    e14c:	1c3ffd04 	addi	r16,r3,-12
    e150:	18c01a04 	addi	r3,r3,104
    e154:	247ffa1e 	bne	r4,r17,e140 <__alt_data_end+0xf000e140>
    e158:	90800017 	ldw	r2,0(r18)
    e15c:	10001d26 	beq	r2,zero,e1d4 <__sfp+0xf4>
    e160:	1025883a 	mov	r18,r2
    e164:	003fee06 	br	e120 <__alt_data_end+0xf000e120>
    e168:	00bfffc4 	movi	r2,-1
    e16c:	8080038d 	sth	r2,14(r16)
    e170:	00800044 	movi	r2,1
    e174:	8080030d 	sth	r2,12(r16)
    e178:	80001915 	stw	zero,100(r16)
    e17c:	80000015 	stw	zero,0(r16)
    e180:	80000215 	stw	zero,8(r16)
    e184:	80000115 	stw	zero,4(r16)
    e188:	80000415 	stw	zero,16(r16)
    e18c:	80000515 	stw	zero,20(r16)
    e190:	80000615 	stw	zero,24(r16)
    e194:	01800204 	movi	r6,8
    e198:	000b883a 	mov	r5,zero
    e19c:	81001704 	addi	r4,r16,92
    e1a0:	0009c6c0 	call	9c6c <memset>
    e1a4:	8005883a 	mov	r2,r16
    e1a8:	80000c15 	stw	zero,48(r16)
    e1ac:	80000d15 	stw	zero,52(r16)
    e1b0:	80001115 	stw	zero,68(r16)
    e1b4:	80001215 	stw	zero,72(r16)
    e1b8:	dfc00417 	ldw	ra,16(sp)
    e1bc:	dcc00317 	ldw	r19,12(sp)
    e1c0:	dc800217 	ldw	r18,8(sp)
    e1c4:	dc400117 	ldw	r17,4(sp)
    e1c8:	dc000017 	ldw	r16,0(sp)
    e1cc:	dec00504 	addi	sp,sp,20
    e1d0:	f800283a 	ret
    e1d4:	01400104 	movi	r5,4
    e1d8:	9809883a 	mov	r4,r19
    e1dc:	000e0780 	call	e078 <__sfmoreglue>
    e1e0:	90800015 	stw	r2,0(r18)
    e1e4:	103fde1e 	bne	r2,zero,e160 <__alt_data_end+0xf000e160>
    e1e8:	00800304 	movi	r2,12
    e1ec:	98800015 	stw	r2,0(r19)
    e1f0:	0005883a 	mov	r2,zero
    e1f4:	003ff006 	br	e1b8 <__alt_data_end+0xf000e1b8>

0000e1f8 <_cleanup>:
    e1f8:	00820034 	movhi	r2,2048
    e1fc:	108b2e04 	addi	r2,r2,11448
    e200:	11000017 	ldw	r4,0(r2)
    e204:	01400074 	movhi	r5,1
    e208:	294a6f04 	addi	r5,r5,10684
    e20c:	000ec141 	jmpi	ec14 <_fwalk_reent>

0000e210 <__sinit>:
    e210:	20800e17 	ldw	r2,56(r4)
    e214:	10000126 	beq	r2,zero,e21c <__sinit+0xc>
    e218:	f800283a 	ret
    e21c:	000ded41 	jmpi	ded4 <__sinit.part.1>

0000e220 <__sfp_lock_acquire>:
    e220:	f800283a 	ret

0000e224 <__sfp_lock_release>:
    e224:	f800283a 	ret

0000e228 <__sinit_lock_acquire>:
    e228:	f800283a 	ret

0000e22c <__sinit_lock_release>:
    e22c:	f800283a 	ret

0000e230 <__fp_lock_all>:
    e230:	00820034 	movhi	r2,2048
    e234:	108b2f04 	addi	r2,r2,11452
    e238:	11000017 	ldw	r4,0(r2)
    e23c:	01400074 	movhi	r5,1
    e240:	29781c04 	addi	r5,r5,-8080
    e244:	000eb501 	jmpi	eb50 <_fwalk>

0000e248 <__fp_unlock_all>:
    e248:	00820034 	movhi	r2,2048
    e24c:	108b2f04 	addi	r2,r2,11452
    e250:	11000017 	ldw	r4,0(r2)
    e254:	01400074 	movhi	r5,1
    e258:	2977b004 	addi	r5,r5,-8512
    e25c:	000eb501 	jmpi	eb50 <_fwalk>

0000e260 <_malloc_trim_r>:
    e260:	defffb04 	addi	sp,sp,-20
    e264:	dcc00315 	stw	r19,12(sp)
    e268:	04c20034 	movhi	r19,2048
    e26c:	dc800215 	stw	r18,8(sp)
    e270:	dc400115 	stw	r17,4(sp)
    e274:	dc000015 	stw	r16,0(sp)
    e278:	dfc00415 	stw	ra,16(sp)
    e27c:	2821883a 	mov	r16,r5
    e280:	9cc40904 	addi	r19,r19,4132
    e284:	2025883a 	mov	r18,r4
    e288:	00142dc0 	call	142dc <__malloc_lock>
    e28c:	98800217 	ldw	r2,8(r19)
    e290:	14400117 	ldw	r17,4(r2)
    e294:	00bfff04 	movi	r2,-4
    e298:	88a2703a 	and	r17,r17,r2
    e29c:	8c21c83a 	sub	r16,r17,r16
    e2a0:	8403fbc4 	addi	r16,r16,4079
    e2a4:	8020d33a 	srli	r16,r16,12
    e2a8:	0083ffc4 	movi	r2,4095
    e2ac:	843fffc4 	addi	r16,r16,-1
    e2b0:	8020933a 	slli	r16,r16,12
    e2b4:	1400060e 	bge	r2,r16,e2d0 <_malloc_trim_r+0x70>
    e2b8:	000b883a 	mov	r5,zero
    e2bc:	9009883a 	mov	r4,r18
    e2c0:	0010f900 	call	10f90 <_sbrk_r>
    e2c4:	98c00217 	ldw	r3,8(r19)
    e2c8:	1c47883a 	add	r3,r3,r17
    e2cc:	10c00a26 	beq	r2,r3,e2f8 <_malloc_trim_r+0x98>
    e2d0:	9009883a 	mov	r4,r18
    e2d4:	00143000 	call	14300 <__malloc_unlock>
    e2d8:	0005883a 	mov	r2,zero
    e2dc:	dfc00417 	ldw	ra,16(sp)
    e2e0:	dcc00317 	ldw	r19,12(sp)
    e2e4:	dc800217 	ldw	r18,8(sp)
    e2e8:	dc400117 	ldw	r17,4(sp)
    e2ec:	dc000017 	ldw	r16,0(sp)
    e2f0:	dec00504 	addi	sp,sp,20
    e2f4:	f800283a 	ret
    e2f8:	040bc83a 	sub	r5,zero,r16
    e2fc:	9009883a 	mov	r4,r18
    e300:	0010f900 	call	10f90 <_sbrk_r>
    e304:	00ffffc4 	movi	r3,-1
    e308:	10c00d26 	beq	r2,r3,e340 <_malloc_trim_r+0xe0>
    e30c:	00c20234 	movhi	r3,2056
    e310:	18fff204 	addi	r3,r3,-56
    e314:	18800017 	ldw	r2,0(r3)
    e318:	99000217 	ldw	r4,8(r19)
    e31c:	8c23c83a 	sub	r17,r17,r16
    e320:	8c400054 	ori	r17,r17,1
    e324:	1421c83a 	sub	r16,r2,r16
    e328:	24400115 	stw	r17,4(r4)
    e32c:	9009883a 	mov	r4,r18
    e330:	1c000015 	stw	r16,0(r3)
    e334:	00143000 	call	14300 <__malloc_unlock>
    e338:	00800044 	movi	r2,1
    e33c:	003fe706 	br	e2dc <__alt_data_end+0xf000e2dc>
    e340:	000b883a 	mov	r5,zero
    e344:	9009883a 	mov	r4,r18
    e348:	0010f900 	call	10f90 <_sbrk_r>
    e34c:	99000217 	ldw	r4,8(r19)
    e350:	014003c4 	movi	r5,15
    e354:	1107c83a 	sub	r3,r2,r4
    e358:	28ffdd0e 	bge	r5,r3,e2d0 <__alt_data_end+0xf000e2d0>
    e35c:	01420034 	movhi	r5,2048
    e360:	294b3104 	addi	r5,r5,11460
    e364:	29400017 	ldw	r5,0(r5)
    e368:	18c00054 	ori	r3,r3,1
    e36c:	20c00115 	stw	r3,4(r4)
    e370:	00c20234 	movhi	r3,2056
    e374:	1145c83a 	sub	r2,r2,r5
    e378:	18fff204 	addi	r3,r3,-56
    e37c:	18800015 	stw	r2,0(r3)
    e380:	003fd306 	br	e2d0 <__alt_data_end+0xf000e2d0>

0000e384 <_free_r>:
    e384:	28004126 	beq	r5,zero,e48c <_free_r+0x108>
    e388:	defffd04 	addi	sp,sp,-12
    e38c:	dc400115 	stw	r17,4(sp)
    e390:	dc000015 	stw	r16,0(sp)
    e394:	2023883a 	mov	r17,r4
    e398:	2821883a 	mov	r16,r5
    e39c:	dfc00215 	stw	ra,8(sp)
    e3a0:	00142dc0 	call	142dc <__malloc_lock>
    e3a4:	81ffff17 	ldw	r7,-4(r16)
    e3a8:	00bfff84 	movi	r2,-2
    e3ac:	01020034 	movhi	r4,2048
    e3b0:	81bffe04 	addi	r6,r16,-8
    e3b4:	3884703a 	and	r2,r7,r2
    e3b8:	21040904 	addi	r4,r4,4132
    e3bc:	308b883a 	add	r5,r6,r2
    e3c0:	2a400117 	ldw	r9,4(r5)
    e3c4:	22000217 	ldw	r8,8(r4)
    e3c8:	00ffff04 	movi	r3,-4
    e3cc:	48c6703a 	and	r3,r9,r3
    e3d0:	2a005726 	beq	r5,r8,e530 <_free_r+0x1ac>
    e3d4:	28c00115 	stw	r3,4(r5)
    e3d8:	39c0004c 	andi	r7,r7,1
    e3dc:	3800091e 	bne	r7,zero,e404 <_free_r+0x80>
    e3e0:	823ffe17 	ldw	r8,-8(r16)
    e3e4:	22400204 	addi	r9,r4,8
    e3e8:	320dc83a 	sub	r6,r6,r8
    e3ec:	31c00217 	ldw	r7,8(r6)
    e3f0:	1205883a 	add	r2,r2,r8
    e3f4:	3a406526 	beq	r7,r9,e58c <_free_r+0x208>
    e3f8:	32000317 	ldw	r8,12(r6)
    e3fc:	3a000315 	stw	r8,12(r7)
    e400:	41c00215 	stw	r7,8(r8)
    e404:	28cf883a 	add	r7,r5,r3
    e408:	39c00117 	ldw	r7,4(r7)
    e40c:	39c0004c 	andi	r7,r7,1
    e410:	38003a26 	beq	r7,zero,e4fc <_free_r+0x178>
    e414:	10c00054 	ori	r3,r2,1
    e418:	30c00115 	stw	r3,4(r6)
    e41c:	3087883a 	add	r3,r6,r2
    e420:	18800015 	stw	r2,0(r3)
    e424:	00c07fc4 	movi	r3,511
    e428:	18801936 	bltu	r3,r2,e490 <_free_r+0x10c>
    e42c:	1004d0fa 	srli	r2,r2,3
    e430:	01c00044 	movi	r7,1
    e434:	21400117 	ldw	r5,4(r4)
    e438:	10c00044 	addi	r3,r2,1
    e43c:	18c7883a 	add	r3,r3,r3
    e440:	1005d0ba 	srai	r2,r2,2
    e444:	18c7883a 	add	r3,r3,r3
    e448:	18c7883a 	add	r3,r3,r3
    e44c:	1907883a 	add	r3,r3,r4
    e450:	3884983a 	sll	r2,r7,r2
    e454:	19c00017 	ldw	r7,0(r3)
    e458:	1a3ffe04 	addi	r8,r3,-8
    e45c:	1144b03a 	or	r2,r2,r5
    e460:	32000315 	stw	r8,12(r6)
    e464:	31c00215 	stw	r7,8(r6)
    e468:	20800115 	stw	r2,4(r4)
    e46c:	19800015 	stw	r6,0(r3)
    e470:	39800315 	stw	r6,12(r7)
    e474:	8809883a 	mov	r4,r17
    e478:	dfc00217 	ldw	ra,8(sp)
    e47c:	dc400117 	ldw	r17,4(sp)
    e480:	dc000017 	ldw	r16,0(sp)
    e484:	dec00304 	addi	sp,sp,12
    e488:	00143001 	jmpi	14300 <__malloc_unlock>
    e48c:	f800283a 	ret
    e490:	100ad27a 	srli	r5,r2,9
    e494:	00c00104 	movi	r3,4
    e498:	19404a36 	bltu	r3,r5,e5c4 <_free_r+0x240>
    e49c:	100ad1ba 	srli	r5,r2,6
    e4a0:	28c00e44 	addi	r3,r5,57
    e4a4:	18c7883a 	add	r3,r3,r3
    e4a8:	29400e04 	addi	r5,r5,56
    e4ac:	18c7883a 	add	r3,r3,r3
    e4b0:	18c7883a 	add	r3,r3,r3
    e4b4:	1909883a 	add	r4,r3,r4
    e4b8:	20c00017 	ldw	r3,0(r4)
    e4bc:	01c20034 	movhi	r7,2048
    e4c0:	213ffe04 	addi	r4,r4,-8
    e4c4:	39c40904 	addi	r7,r7,4132
    e4c8:	20c04426 	beq	r4,r3,e5dc <_free_r+0x258>
    e4cc:	01ffff04 	movi	r7,-4
    e4d0:	19400117 	ldw	r5,4(r3)
    e4d4:	29ca703a 	and	r5,r5,r7
    e4d8:	1140022e 	bgeu	r2,r5,e4e4 <_free_r+0x160>
    e4dc:	18c00217 	ldw	r3,8(r3)
    e4e0:	20fffb1e 	bne	r4,r3,e4d0 <__alt_data_end+0xf000e4d0>
    e4e4:	19000317 	ldw	r4,12(r3)
    e4e8:	31000315 	stw	r4,12(r6)
    e4ec:	30c00215 	stw	r3,8(r6)
    e4f0:	21800215 	stw	r6,8(r4)
    e4f4:	19800315 	stw	r6,12(r3)
    e4f8:	003fde06 	br	e474 <__alt_data_end+0xf000e474>
    e4fc:	29c00217 	ldw	r7,8(r5)
    e500:	10c5883a 	add	r2,r2,r3
    e504:	00c20034 	movhi	r3,2048
    e508:	18c40b04 	addi	r3,r3,4140
    e50c:	38c03b26 	beq	r7,r3,e5fc <_free_r+0x278>
    e510:	2a000317 	ldw	r8,12(r5)
    e514:	11400054 	ori	r5,r2,1
    e518:	3087883a 	add	r3,r6,r2
    e51c:	3a000315 	stw	r8,12(r7)
    e520:	41c00215 	stw	r7,8(r8)
    e524:	31400115 	stw	r5,4(r6)
    e528:	18800015 	stw	r2,0(r3)
    e52c:	003fbd06 	br	e424 <__alt_data_end+0xf000e424>
    e530:	39c0004c 	andi	r7,r7,1
    e534:	10c5883a 	add	r2,r2,r3
    e538:	3800071e 	bne	r7,zero,e558 <_free_r+0x1d4>
    e53c:	81fffe17 	ldw	r7,-8(r16)
    e540:	31cdc83a 	sub	r6,r6,r7
    e544:	30c00317 	ldw	r3,12(r6)
    e548:	31400217 	ldw	r5,8(r6)
    e54c:	11c5883a 	add	r2,r2,r7
    e550:	28c00315 	stw	r3,12(r5)
    e554:	19400215 	stw	r5,8(r3)
    e558:	10c00054 	ori	r3,r2,1
    e55c:	30c00115 	stw	r3,4(r6)
    e560:	00c20034 	movhi	r3,2048
    e564:	18cb3204 	addi	r3,r3,11464
    e568:	18c00017 	ldw	r3,0(r3)
    e56c:	21800215 	stw	r6,8(r4)
    e570:	10ffc036 	bltu	r2,r3,e474 <__alt_data_end+0xf000e474>
    e574:	00820034 	movhi	r2,2048
    e578:	108b7604 	addi	r2,r2,11736
    e57c:	11400017 	ldw	r5,0(r2)
    e580:	8809883a 	mov	r4,r17
    e584:	000e2600 	call	e260 <_malloc_trim_r>
    e588:	003fba06 	br	e474 <__alt_data_end+0xf000e474>
    e58c:	28c9883a 	add	r4,r5,r3
    e590:	21000117 	ldw	r4,4(r4)
    e594:	2100004c 	andi	r4,r4,1
    e598:	2000391e 	bne	r4,zero,e680 <_free_r+0x2fc>
    e59c:	29c00217 	ldw	r7,8(r5)
    e5a0:	29000317 	ldw	r4,12(r5)
    e5a4:	1885883a 	add	r2,r3,r2
    e5a8:	10c00054 	ori	r3,r2,1
    e5ac:	39000315 	stw	r4,12(r7)
    e5b0:	21c00215 	stw	r7,8(r4)
    e5b4:	30c00115 	stw	r3,4(r6)
    e5b8:	308d883a 	add	r6,r6,r2
    e5bc:	30800015 	stw	r2,0(r6)
    e5c0:	003fac06 	br	e474 <__alt_data_end+0xf000e474>
    e5c4:	00c00504 	movi	r3,20
    e5c8:	19401536 	bltu	r3,r5,e620 <_free_r+0x29c>
    e5cc:	28c01704 	addi	r3,r5,92
    e5d0:	18c7883a 	add	r3,r3,r3
    e5d4:	294016c4 	addi	r5,r5,91
    e5d8:	003fb406 	br	e4ac <__alt_data_end+0xf000e4ac>
    e5dc:	280bd0ba 	srai	r5,r5,2
    e5e0:	00c00044 	movi	r3,1
    e5e4:	38800117 	ldw	r2,4(r7)
    e5e8:	194a983a 	sll	r5,r3,r5
    e5ec:	2007883a 	mov	r3,r4
    e5f0:	2884b03a 	or	r2,r5,r2
    e5f4:	38800115 	stw	r2,4(r7)
    e5f8:	003fbb06 	br	e4e8 <__alt_data_end+0xf000e4e8>
    e5fc:	21800515 	stw	r6,20(r4)
    e600:	21800415 	stw	r6,16(r4)
    e604:	10c00054 	ori	r3,r2,1
    e608:	31c00315 	stw	r7,12(r6)
    e60c:	31c00215 	stw	r7,8(r6)
    e610:	30c00115 	stw	r3,4(r6)
    e614:	308d883a 	add	r6,r6,r2
    e618:	30800015 	stw	r2,0(r6)
    e61c:	003f9506 	br	e474 <__alt_data_end+0xf000e474>
    e620:	00c01504 	movi	r3,84
    e624:	19400536 	bltu	r3,r5,e63c <_free_r+0x2b8>
    e628:	100ad33a 	srli	r5,r2,12
    e62c:	28c01bc4 	addi	r3,r5,111
    e630:	18c7883a 	add	r3,r3,r3
    e634:	29401b84 	addi	r5,r5,110
    e638:	003f9c06 	br	e4ac <__alt_data_end+0xf000e4ac>
    e63c:	00c05504 	movi	r3,340
    e640:	19400536 	bltu	r3,r5,e658 <_free_r+0x2d4>
    e644:	100ad3fa 	srli	r5,r2,15
    e648:	28c01e04 	addi	r3,r5,120
    e64c:	18c7883a 	add	r3,r3,r3
    e650:	29401dc4 	addi	r5,r5,119
    e654:	003f9506 	br	e4ac <__alt_data_end+0xf000e4ac>
    e658:	00c15504 	movi	r3,1364
    e65c:	19400536 	bltu	r3,r5,e674 <_free_r+0x2f0>
    e660:	100ad4ba 	srli	r5,r2,18
    e664:	28c01f44 	addi	r3,r5,125
    e668:	18c7883a 	add	r3,r3,r3
    e66c:	29401f04 	addi	r5,r5,124
    e670:	003f8e06 	br	e4ac <__alt_data_end+0xf000e4ac>
    e674:	00c03f84 	movi	r3,254
    e678:	01401f84 	movi	r5,126
    e67c:	003f8b06 	br	e4ac <__alt_data_end+0xf000e4ac>
    e680:	10c00054 	ori	r3,r2,1
    e684:	30c00115 	stw	r3,4(r6)
    e688:	308d883a 	add	r6,r6,r2
    e68c:	30800015 	stw	r2,0(r6)
    e690:	003f7806 	br	e474 <__alt_data_end+0xf000e474>

0000e694 <__sfvwrite_r>:
    e694:	30800217 	ldw	r2,8(r6)
    e698:	10006726 	beq	r2,zero,e838 <__sfvwrite_r+0x1a4>
    e69c:	28c0030b 	ldhu	r3,12(r5)
    e6a0:	defff404 	addi	sp,sp,-48
    e6a4:	dd400715 	stw	r21,28(sp)
    e6a8:	dd000615 	stw	r20,24(sp)
    e6ac:	dc000215 	stw	r16,8(sp)
    e6b0:	dfc00b15 	stw	ra,44(sp)
    e6b4:	df000a15 	stw	fp,40(sp)
    e6b8:	ddc00915 	stw	r23,36(sp)
    e6bc:	dd800815 	stw	r22,32(sp)
    e6c0:	dcc00515 	stw	r19,20(sp)
    e6c4:	dc800415 	stw	r18,16(sp)
    e6c8:	dc400315 	stw	r17,12(sp)
    e6cc:	1880020c 	andi	r2,r3,8
    e6d0:	2821883a 	mov	r16,r5
    e6d4:	202b883a 	mov	r21,r4
    e6d8:	3029883a 	mov	r20,r6
    e6dc:	10002726 	beq	r2,zero,e77c <__sfvwrite_r+0xe8>
    e6e0:	28800417 	ldw	r2,16(r5)
    e6e4:	10002526 	beq	r2,zero,e77c <__sfvwrite_r+0xe8>
    e6e8:	1880008c 	andi	r2,r3,2
    e6ec:	a4400017 	ldw	r17,0(r20)
    e6f0:	10002a26 	beq	r2,zero,e79c <__sfvwrite_r+0x108>
    e6f4:	05a00034 	movhi	r22,32768
    e6f8:	0027883a 	mov	r19,zero
    e6fc:	0025883a 	mov	r18,zero
    e700:	b5bf0004 	addi	r22,r22,-1024
    e704:	980d883a 	mov	r6,r19
    e708:	a809883a 	mov	r4,r21
    e70c:	90004626 	beq	r18,zero,e828 <__sfvwrite_r+0x194>
    e710:	900f883a 	mov	r7,r18
    e714:	b480022e 	bgeu	r22,r18,e720 <__sfvwrite_r+0x8c>
    e718:	01e00034 	movhi	r7,32768
    e71c:	39ff0004 	addi	r7,r7,-1024
    e720:	80800917 	ldw	r2,36(r16)
    e724:	81400717 	ldw	r5,28(r16)
    e728:	103ee83a 	callr	r2
    e72c:	0080570e 	bge	zero,r2,e88c <__sfvwrite_r+0x1f8>
    e730:	a0c00217 	ldw	r3,8(r20)
    e734:	98a7883a 	add	r19,r19,r2
    e738:	90a5c83a 	sub	r18,r18,r2
    e73c:	1885c83a 	sub	r2,r3,r2
    e740:	a0800215 	stw	r2,8(r20)
    e744:	103fef1e 	bne	r2,zero,e704 <__alt_data_end+0xf000e704>
    e748:	0005883a 	mov	r2,zero
    e74c:	dfc00b17 	ldw	ra,44(sp)
    e750:	df000a17 	ldw	fp,40(sp)
    e754:	ddc00917 	ldw	r23,36(sp)
    e758:	dd800817 	ldw	r22,32(sp)
    e75c:	dd400717 	ldw	r21,28(sp)
    e760:	dd000617 	ldw	r20,24(sp)
    e764:	dcc00517 	ldw	r19,20(sp)
    e768:	dc800417 	ldw	r18,16(sp)
    e76c:	dc400317 	ldw	r17,12(sp)
    e770:	dc000217 	ldw	r16,8(sp)
    e774:	dec00c04 	addi	sp,sp,48
    e778:	f800283a 	ret
    e77c:	800b883a 	mov	r5,r16
    e780:	a809883a 	mov	r4,r21
    e784:	000c23c0 	call	c23c <__swsetup_r>
    e788:	1000eb1e 	bne	r2,zero,eb38 <__sfvwrite_r+0x4a4>
    e78c:	80c0030b 	ldhu	r3,12(r16)
    e790:	a4400017 	ldw	r17,0(r20)
    e794:	1880008c 	andi	r2,r3,2
    e798:	103fd61e 	bne	r2,zero,e6f4 <__alt_data_end+0xf000e6f4>
    e79c:	1880004c 	andi	r2,r3,1
    e7a0:	10003f1e 	bne	r2,zero,e8a0 <__sfvwrite_r+0x20c>
    e7a4:	0039883a 	mov	fp,zero
    e7a8:	0025883a 	mov	r18,zero
    e7ac:	90001a26 	beq	r18,zero,e818 <__sfvwrite_r+0x184>
    e7b0:	1880800c 	andi	r2,r3,512
    e7b4:	84c00217 	ldw	r19,8(r16)
    e7b8:	10002126 	beq	r2,zero,e840 <__sfvwrite_r+0x1ac>
    e7bc:	982f883a 	mov	r23,r19
    e7c0:	94c09336 	bltu	r18,r19,ea10 <__sfvwrite_r+0x37c>
    e7c4:	1881200c 	andi	r2,r3,1152
    e7c8:	10009e1e 	bne	r2,zero,ea44 <__sfvwrite_r+0x3b0>
    e7cc:	81000017 	ldw	r4,0(r16)
    e7d0:	b80d883a 	mov	r6,r23
    e7d4:	e00b883a 	mov	r5,fp
    e7d8:	000f8600 	call	f860 <memmove>
    e7dc:	80c00217 	ldw	r3,8(r16)
    e7e0:	81000017 	ldw	r4,0(r16)
    e7e4:	9005883a 	mov	r2,r18
    e7e8:	1ce7c83a 	sub	r19,r3,r19
    e7ec:	25cf883a 	add	r7,r4,r23
    e7f0:	84c00215 	stw	r19,8(r16)
    e7f4:	81c00015 	stw	r7,0(r16)
    e7f8:	a0c00217 	ldw	r3,8(r20)
    e7fc:	e0b9883a 	add	fp,fp,r2
    e800:	90a5c83a 	sub	r18,r18,r2
    e804:	18a7c83a 	sub	r19,r3,r2
    e808:	a4c00215 	stw	r19,8(r20)
    e80c:	983fce26 	beq	r19,zero,e748 <__alt_data_end+0xf000e748>
    e810:	80c0030b 	ldhu	r3,12(r16)
    e814:	903fe61e 	bne	r18,zero,e7b0 <__alt_data_end+0xf000e7b0>
    e818:	8f000017 	ldw	fp,0(r17)
    e81c:	8c800117 	ldw	r18,4(r17)
    e820:	8c400204 	addi	r17,r17,8
    e824:	003fe106 	br	e7ac <__alt_data_end+0xf000e7ac>
    e828:	8cc00017 	ldw	r19,0(r17)
    e82c:	8c800117 	ldw	r18,4(r17)
    e830:	8c400204 	addi	r17,r17,8
    e834:	003fb306 	br	e704 <__alt_data_end+0xf000e704>
    e838:	0005883a 	mov	r2,zero
    e83c:	f800283a 	ret
    e840:	81000017 	ldw	r4,0(r16)
    e844:	80800417 	ldw	r2,16(r16)
    e848:	11005736 	bltu	r2,r4,e9a8 <__sfvwrite_r+0x314>
    e84c:	85c00517 	ldw	r23,20(r16)
    e850:	95c05536 	bltu	r18,r23,e9a8 <__sfvwrite_r+0x314>
    e854:	00a00034 	movhi	r2,32768
    e858:	10bfffc4 	addi	r2,r2,-1
    e85c:	9009883a 	mov	r4,r18
    e860:	1480012e 	bgeu	r2,r18,e868 <__sfvwrite_r+0x1d4>
    e864:	1009883a 	mov	r4,r2
    e868:	b80b883a 	mov	r5,r23
    e86c:	00098f40 	call	98f4 <__divsi3>
    e870:	15cf383a 	mul	r7,r2,r23
    e874:	81400717 	ldw	r5,28(r16)
    e878:	80800917 	ldw	r2,36(r16)
    e87c:	e00d883a 	mov	r6,fp
    e880:	a809883a 	mov	r4,r21
    e884:	103ee83a 	callr	r2
    e888:	00bfdb16 	blt	zero,r2,e7f8 <__alt_data_end+0xf000e7f8>
    e88c:	8080030b 	ldhu	r2,12(r16)
    e890:	10801014 	ori	r2,r2,64
    e894:	8080030d 	sth	r2,12(r16)
    e898:	00bfffc4 	movi	r2,-1
    e89c:	003fab06 	br	e74c <__alt_data_end+0xf000e74c>
    e8a0:	0027883a 	mov	r19,zero
    e8a4:	0011883a 	mov	r8,zero
    e8a8:	0039883a 	mov	fp,zero
    e8ac:	0025883a 	mov	r18,zero
    e8b0:	90001f26 	beq	r18,zero,e930 <__sfvwrite_r+0x29c>
    e8b4:	40005a26 	beq	r8,zero,ea20 <__sfvwrite_r+0x38c>
    e8b8:	982d883a 	mov	r22,r19
    e8bc:	94c0012e 	bgeu	r18,r19,e8c4 <__sfvwrite_r+0x230>
    e8c0:	902d883a 	mov	r22,r18
    e8c4:	81000017 	ldw	r4,0(r16)
    e8c8:	80800417 	ldw	r2,16(r16)
    e8cc:	b02f883a 	mov	r23,r22
    e8d0:	81c00517 	ldw	r7,20(r16)
    e8d4:	1100032e 	bgeu	r2,r4,e8e4 <__sfvwrite_r+0x250>
    e8d8:	80c00217 	ldw	r3,8(r16)
    e8dc:	38c7883a 	add	r3,r7,r3
    e8e0:	1d801816 	blt	r3,r22,e944 <__sfvwrite_r+0x2b0>
    e8e4:	b1c03e16 	blt	r22,r7,e9e0 <__sfvwrite_r+0x34c>
    e8e8:	80800917 	ldw	r2,36(r16)
    e8ec:	81400717 	ldw	r5,28(r16)
    e8f0:	e00d883a 	mov	r6,fp
    e8f4:	da000115 	stw	r8,4(sp)
    e8f8:	a809883a 	mov	r4,r21
    e8fc:	103ee83a 	callr	r2
    e900:	102f883a 	mov	r23,r2
    e904:	da000117 	ldw	r8,4(sp)
    e908:	00bfe00e 	bge	zero,r2,e88c <__alt_data_end+0xf000e88c>
    e90c:	9de7c83a 	sub	r19,r19,r23
    e910:	98001f26 	beq	r19,zero,e990 <__sfvwrite_r+0x2fc>
    e914:	a0800217 	ldw	r2,8(r20)
    e918:	e5f9883a 	add	fp,fp,r23
    e91c:	95e5c83a 	sub	r18,r18,r23
    e920:	15efc83a 	sub	r23,r2,r23
    e924:	a5c00215 	stw	r23,8(r20)
    e928:	b83f8726 	beq	r23,zero,e748 <__alt_data_end+0xf000e748>
    e92c:	903fe11e 	bne	r18,zero,e8b4 <__alt_data_end+0xf000e8b4>
    e930:	8f000017 	ldw	fp,0(r17)
    e934:	8c800117 	ldw	r18,4(r17)
    e938:	0011883a 	mov	r8,zero
    e93c:	8c400204 	addi	r17,r17,8
    e940:	003fdb06 	br	e8b0 <__alt_data_end+0xf000e8b0>
    e944:	180d883a 	mov	r6,r3
    e948:	e00b883a 	mov	r5,fp
    e94c:	da000115 	stw	r8,4(sp)
    e950:	d8c00015 	stw	r3,0(sp)
    e954:	000f8600 	call	f860 <memmove>
    e958:	d8c00017 	ldw	r3,0(sp)
    e95c:	80800017 	ldw	r2,0(r16)
    e960:	800b883a 	mov	r5,r16
    e964:	a809883a 	mov	r4,r21
    e968:	10c5883a 	add	r2,r2,r3
    e96c:	80800015 	stw	r2,0(r16)
    e970:	d8c00015 	stw	r3,0(sp)
    e974:	000de340 	call	de34 <_fflush_r>
    e978:	d8c00017 	ldw	r3,0(sp)
    e97c:	da000117 	ldw	r8,4(sp)
    e980:	103fc21e 	bne	r2,zero,e88c <__alt_data_end+0xf000e88c>
    e984:	182f883a 	mov	r23,r3
    e988:	9de7c83a 	sub	r19,r19,r23
    e98c:	983fe11e 	bne	r19,zero,e914 <__alt_data_end+0xf000e914>
    e990:	800b883a 	mov	r5,r16
    e994:	a809883a 	mov	r4,r21
    e998:	000de340 	call	de34 <_fflush_r>
    e99c:	103fbb1e 	bne	r2,zero,e88c <__alt_data_end+0xf000e88c>
    e9a0:	0011883a 	mov	r8,zero
    e9a4:	003fdb06 	br	e914 <__alt_data_end+0xf000e914>
    e9a8:	94c0012e 	bgeu	r18,r19,e9b0 <__sfvwrite_r+0x31c>
    e9ac:	9027883a 	mov	r19,r18
    e9b0:	980d883a 	mov	r6,r19
    e9b4:	e00b883a 	mov	r5,fp
    e9b8:	000f8600 	call	f860 <memmove>
    e9bc:	80800217 	ldw	r2,8(r16)
    e9c0:	80c00017 	ldw	r3,0(r16)
    e9c4:	14c5c83a 	sub	r2,r2,r19
    e9c8:	1cc7883a 	add	r3,r3,r19
    e9cc:	80800215 	stw	r2,8(r16)
    e9d0:	80c00015 	stw	r3,0(r16)
    e9d4:	10004326 	beq	r2,zero,eae4 <__sfvwrite_r+0x450>
    e9d8:	9805883a 	mov	r2,r19
    e9dc:	003f8606 	br	e7f8 <__alt_data_end+0xf000e7f8>
    e9e0:	b00d883a 	mov	r6,r22
    e9e4:	e00b883a 	mov	r5,fp
    e9e8:	da000115 	stw	r8,4(sp)
    e9ec:	000f8600 	call	f860 <memmove>
    e9f0:	80800217 	ldw	r2,8(r16)
    e9f4:	80c00017 	ldw	r3,0(r16)
    e9f8:	da000117 	ldw	r8,4(sp)
    e9fc:	1585c83a 	sub	r2,r2,r22
    ea00:	1dad883a 	add	r22,r3,r22
    ea04:	80800215 	stw	r2,8(r16)
    ea08:	85800015 	stw	r22,0(r16)
    ea0c:	003fbf06 	br	e90c <__alt_data_end+0xf000e90c>
    ea10:	81000017 	ldw	r4,0(r16)
    ea14:	9027883a 	mov	r19,r18
    ea18:	902f883a 	mov	r23,r18
    ea1c:	003f6c06 	br	e7d0 <__alt_data_end+0xf000e7d0>
    ea20:	900d883a 	mov	r6,r18
    ea24:	01400284 	movi	r5,10
    ea28:	e009883a 	mov	r4,fp
    ea2c:	000f77c0 	call	f77c <memchr>
    ea30:	10003e26 	beq	r2,zero,eb2c <__sfvwrite_r+0x498>
    ea34:	10800044 	addi	r2,r2,1
    ea38:	1727c83a 	sub	r19,r2,fp
    ea3c:	02000044 	movi	r8,1
    ea40:	003f9d06 	br	e8b8 <__alt_data_end+0xf000e8b8>
    ea44:	80800517 	ldw	r2,20(r16)
    ea48:	81400417 	ldw	r5,16(r16)
    ea4c:	81c00017 	ldw	r7,0(r16)
    ea50:	10a7883a 	add	r19,r2,r2
    ea54:	9885883a 	add	r2,r19,r2
    ea58:	1026d7fa 	srli	r19,r2,31
    ea5c:	396dc83a 	sub	r22,r7,r5
    ea60:	b1000044 	addi	r4,r22,1
    ea64:	9885883a 	add	r2,r19,r2
    ea68:	1027d07a 	srai	r19,r2,1
    ea6c:	2485883a 	add	r2,r4,r18
    ea70:	980d883a 	mov	r6,r19
    ea74:	9880022e 	bgeu	r19,r2,ea80 <__sfvwrite_r+0x3ec>
    ea78:	1027883a 	mov	r19,r2
    ea7c:	100d883a 	mov	r6,r2
    ea80:	18c1000c 	andi	r3,r3,1024
    ea84:	18001c26 	beq	r3,zero,eaf8 <__sfvwrite_r+0x464>
    ea88:	300b883a 	mov	r5,r6
    ea8c:	a809883a 	mov	r4,r21
    ea90:	000ef700 	call	ef70 <_malloc_r>
    ea94:	102f883a 	mov	r23,r2
    ea98:	10002926 	beq	r2,zero,eb40 <__sfvwrite_r+0x4ac>
    ea9c:	81400417 	ldw	r5,16(r16)
    eaa0:	b00d883a 	mov	r6,r22
    eaa4:	1009883a 	mov	r4,r2
    eaa8:	0009b240 	call	9b24 <memcpy>
    eaac:	8080030b 	ldhu	r2,12(r16)
    eab0:	00fedfc4 	movi	r3,-1153
    eab4:	10c4703a 	and	r2,r2,r3
    eab8:	10802014 	ori	r2,r2,128
    eabc:	8080030d 	sth	r2,12(r16)
    eac0:	bd89883a 	add	r4,r23,r22
    eac4:	9d8fc83a 	sub	r7,r19,r22
    eac8:	85c00415 	stw	r23,16(r16)
    eacc:	84c00515 	stw	r19,20(r16)
    ead0:	81000015 	stw	r4,0(r16)
    ead4:	9027883a 	mov	r19,r18
    ead8:	81c00215 	stw	r7,8(r16)
    eadc:	902f883a 	mov	r23,r18
    eae0:	003f3b06 	br	e7d0 <__alt_data_end+0xf000e7d0>
    eae4:	800b883a 	mov	r5,r16
    eae8:	a809883a 	mov	r4,r21
    eaec:	000de340 	call	de34 <_fflush_r>
    eaf0:	103fb926 	beq	r2,zero,e9d8 <__alt_data_end+0xf000e9d8>
    eaf4:	003f6506 	br	e88c <__alt_data_end+0xf000e88c>
    eaf8:	a809883a 	mov	r4,r21
    eafc:	00109b80 	call	109b8 <_realloc_r>
    eb00:	102f883a 	mov	r23,r2
    eb04:	103fee1e 	bne	r2,zero,eac0 <__alt_data_end+0xf000eac0>
    eb08:	81400417 	ldw	r5,16(r16)
    eb0c:	a809883a 	mov	r4,r21
    eb10:	000e3840 	call	e384 <_free_r>
    eb14:	8080030b 	ldhu	r2,12(r16)
    eb18:	00ffdfc4 	movi	r3,-129
    eb1c:	1884703a 	and	r2,r3,r2
    eb20:	00c00304 	movi	r3,12
    eb24:	a8c00015 	stw	r3,0(r21)
    eb28:	003f5906 	br	e890 <__alt_data_end+0xf000e890>
    eb2c:	94c00044 	addi	r19,r18,1
    eb30:	02000044 	movi	r8,1
    eb34:	003f6006 	br	e8b8 <__alt_data_end+0xf000e8b8>
    eb38:	00bfffc4 	movi	r2,-1
    eb3c:	003f0306 	br	e74c <__alt_data_end+0xf000e74c>
    eb40:	00800304 	movi	r2,12
    eb44:	a8800015 	stw	r2,0(r21)
    eb48:	8080030b 	ldhu	r2,12(r16)
    eb4c:	003f5006 	br	e890 <__alt_data_end+0xf000e890>

0000eb50 <_fwalk>:
    eb50:	defff704 	addi	sp,sp,-36
    eb54:	dd000415 	stw	r20,16(sp)
    eb58:	dfc00815 	stw	ra,32(sp)
    eb5c:	ddc00715 	stw	r23,28(sp)
    eb60:	dd800615 	stw	r22,24(sp)
    eb64:	dd400515 	stw	r21,20(sp)
    eb68:	dcc00315 	stw	r19,12(sp)
    eb6c:	dc800215 	stw	r18,8(sp)
    eb70:	dc400115 	stw	r17,4(sp)
    eb74:	dc000015 	stw	r16,0(sp)
    eb78:	2500b804 	addi	r20,r4,736
    eb7c:	a0002326 	beq	r20,zero,ec0c <_fwalk+0xbc>
    eb80:	282b883a 	mov	r21,r5
    eb84:	002f883a 	mov	r23,zero
    eb88:	05800044 	movi	r22,1
    eb8c:	04ffffc4 	movi	r19,-1
    eb90:	a4400117 	ldw	r17,4(r20)
    eb94:	a4800217 	ldw	r18,8(r20)
    eb98:	8c7fffc4 	addi	r17,r17,-1
    eb9c:	88000d16 	blt	r17,zero,ebd4 <_fwalk+0x84>
    eba0:	94000304 	addi	r16,r18,12
    eba4:	94800384 	addi	r18,r18,14
    eba8:	8080000b 	ldhu	r2,0(r16)
    ebac:	8c7fffc4 	addi	r17,r17,-1
    ebb0:	813ffd04 	addi	r4,r16,-12
    ebb4:	b080042e 	bgeu	r22,r2,ebc8 <_fwalk+0x78>
    ebb8:	9080000f 	ldh	r2,0(r18)
    ebbc:	14c00226 	beq	r2,r19,ebc8 <_fwalk+0x78>
    ebc0:	a83ee83a 	callr	r21
    ebc4:	b8aeb03a 	or	r23,r23,r2
    ebc8:	84001a04 	addi	r16,r16,104
    ebcc:	94801a04 	addi	r18,r18,104
    ebd0:	8cfff51e 	bne	r17,r19,eba8 <__alt_data_end+0xf000eba8>
    ebd4:	a5000017 	ldw	r20,0(r20)
    ebd8:	a03fed1e 	bne	r20,zero,eb90 <__alt_data_end+0xf000eb90>
    ebdc:	b805883a 	mov	r2,r23
    ebe0:	dfc00817 	ldw	ra,32(sp)
    ebe4:	ddc00717 	ldw	r23,28(sp)
    ebe8:	dd800617 	ldw	r22,24(sp)
    ebec:	dd400517 	ldw	r21,20(sp)
    ebf0:	dd000417 	ldw	r20,16(sp)
    ebf4:	dcc00317 	ldw	r19,12(sp)
    ebf8:	dc800217 	ldw	r18,8(sp)
    ebfc:	dc400117 	ldw	r17,4(sp)
    ec00:	dc000017 	ldw	r16,0(sp)
    ec04:	dec00904 	addi	sp,sp,36
    ec08:	f800283a 	ret
    ec0c:	002f883a 	mov	r23,zero
    ec10:	003ff206 	br	ebdc <__alt_data_end+0xf000ebdc>

0000ec14 <_fwalk_reent>:
    ec14:	defff704 	addi	sp,sp,-36
    ec18:	dd000415 	stw	r20,16(sp)
    ec1c:	dfc00815 	stw	ra,32(sp)
    ec20:	ddc00715 	stw	r23,28(sp)
    ec24:	dd800615 	stw	r22,24(sp)
    ec28:	dd400515 	stw	r21,20(sp)
    ec2c:	dcc00315 	stw	r19,12(sp)
    ec30:	dc800215 	stw	r18,8(sp)
    ec34:	dc400115 	stw	r17,4(sp)
    ec38:	dc000015 	stw	r16,0(sp)
    ec3c:	2500b804 	addi	r20,r4,736
    ec40:	a0002326 	beq	r20,zero,ecd0 <_fwalk_reent+0xbc>
    ec44:	282b883a 	mov	r21,r5
    ec48:	2027883a 	mov	r19,r4
    ec4c:	002f883a 	mov	r23,zero
    ec50:	05800044 	movi	r22,1
    ec54:	04bfffc4 	movi	r18,-1
    ec58:	a4400117 	ldw	r17,4(r20)
    ec5c:	a4000217 	ldw	r16,8(r20)
    ec60:	8c7fffc4 	addi	r17,r17,-1
    ec64:	88000c16 	blt	r17,zero,ec98 <_fwalk_reent+0x84>
    ec68:	84000304 	addi	r16,r16,12
    ec6c:	8080000b 	ldhu	r2,0(r16)
    ec70:	8c7fffc4 	addi	r17,r17,-1
    ec74:	817ffd04 	addi	r5,r16,-12
    ec78:	b080052e 	bgeu	r22,r2,ec90 <_fwalk_reent+0x7c>
    ec7c:	8080008f 	ldh	r2,2(r16)
    ec80:	9809883a 	mov	r4,r19
    ec84:	14800226 	beq	r2,r18,ec90 <_fwalk_reent+0x7c>
    ec88:	a83ee83a 	callr	r21
    ec8c:	b8aeb03a 	or	r23,r23,r2
    ec90:	84001a04 	addi	r16,r16,104
    ec94:	8cbff51e 	bne	r17,r18,ec6c <__alt_data_end+0xf000ec6c>
    ec98:	a5000017 	ldw	r20,0(r20)
    ec9c:	a03fee1e 	bne	r20,zero,ec58 <__alt_data_end+0xf000ec58>
    eca0:	b805883a 	mov	r2,r23
    eca4:	dfc00817 	ldw	ra,32(sp)
    eca8:	ddc00717 	ldw	r23,28(sp)
    ecac:	dd800617 	ldw	r22,24(sp)
    ecb0:	dd400517 	ldw	r21,20(sp)
    ecb4:	dd000417 	ldw	r20,16(sp)
    ecb8:	dcc00317 	ldw	r19,12(sp)
    ecbc:	dc800217 	ldw	r18,8(sp)
    ecc0:	dc400117 	ldw	r17,4(sp)
    ecc4:	dc000017 	ldw	r16,0(sp)
    ecc8:	dec00904 	addi	sp,sp,36
    eccc:	f800283a 	ret
    ecd0:	002f883a 	mov	r23,zero
    ecd4:	003ff206 	br	eca0 <__alt_data_end+0xf000eca0>

0000ecd8 <_setlocale_r>:
    ecd8:	30001b26 	beq	r6,zero,ed48 <_setlocale_r+0x70>
    ecdc:	01420034 	movhi	r5,2048
    ece0:	defffe04 	addi	sp,sp,-8
    ece4:	29412504 	addi	r5,r5,1172
    ece8:	3009883a 	mov	r4,r6
    ecec:	dc000015 	stw	r16,0(sp)
    ecf0:	dfc00115 	stw	ra,4(sp)
    ecf4:	3021883a 	mov	r16,r6
    ecf8:	00111200 	call	11120 <strcmp>
    ecfc:	1000061e 	bne	r2,zero,ed18 <_setlocale_r+0x40>
    ed00:	00820034 	movhi	r2,2048
    ed04:	10812404 	addi	r2,r2,1168
    ed08:	dfc00117 	ldw	ra,4(sp)
    ed0c:	dc000017 	ldw	r16,0(sp)
    ed10:	dec00204 	addi	sp,sp,8
    ed14:	f800283a 	ret
    ed18:	01420034 	movhi	r5,2048
    ed1c:	29412404 	addi	r5,r5,1168
    ed20:	8009883a 	mov	r4,r16
    ed24:	00111200 	call	11120 <strcmp>
    ed28:	103ff526 	beq	r2,zero,ed00 <__alt_data_end+0xf000ed00>
    ed2c:	01420034 	movhi	r5,2048
    ed30:	29410f04 	addi	r5,r5,1084
    ed34:	8009883a 	mov	r4,r16
    ed38:	00111200 	call	11120 <strcmp>
    ed3c:	103ff026 	beq	r2,zero,ed00 <__alt_data_end+0xf000ed00>
    ed40:	0005883a 	mov	r2,zero
    ed44:	003ff006 	br	ed08 <__alt_data_end+0xf000ed08>
    ed48:	00820034 	movhi	r2,2048
    ed4c:	10812404 	addi	r2,r2,1168
    ed50:	f800283a 	ret

0000ed54 <__locale_charset>:
    ed54:	00820034 	movhi	r2,2048
    ed58:	1083f304 	addi	r2,r2,4044
    ed5c:	f800283a 	ret

0000ed60 <__locale_mb_cur_max>:
    ed60:	00820034 	movhi	r2,2048
    ed64:	108b3004 	addi	r2,r2,11456
    ed68:	10800017 	ldw	r2,0(r2)
    ed6c:	f800283a 	ret

0000ed70 <__locale_msgcharset>:
    ed70:	00820034 	movhi	r2,2048
    ed74:	1083eb04 	addi	r2,r2,4012
    ed78:	f800283a 	ret

0000ed7c <__locale_cjk_lang>:
    ed7c:	0005883a 	mov	r2,zero
    ed80:	f800283a 	ret

0000ed84 <_localeconv_r>:
    ed84:	00820034 	movhi	r2,2048
    ed88:	1083fb04 	addi	r2,r2,4076
    ed8c:	f800283a 	ret

0000ed90 <setlocale>:
    ed90:	00820034 	movhi	r2,2048
    ed94:	108b2f04 	addi	r2,r2,11452
    ed98:	280d883a 	mov	r6,r5
    ed9c:	200b883a 	mov	r5,r4
    eda0:	11000017 	ldw	r4,0(r2)
    eda4:	000ecd81 	jmpi	ecd8 <_setlocale_r>

0000eda8 <localeconv>:
    eda8:	00820034 	movhi	r2,2048
    edac:	1083fb04 	addi	r2,r2,4076
    edb0:	f800283a 	ret

0000edb4 <__smakebuf_r>:
    edb4:	2880030b 	ldhu	r2,12(r5)
    edb8:	10c0008c 	andi	r3,r2,2
    edbc:	1800411e 	bne	r3,zero,eec4 <__smakebuf_r+0x110>
    edc0:	deffec04 	addi	sp,sp,-80
    edc4:	dc000f15 	stw	r16,60(sp)
    edc8:	2821883a 	mov	r16,r5
    edcc:	2940038f 	ldh	r5,14(r5)
    edd0:	dc401015 	stw	r17,64(sp)
    edd4:	dfc01315 	stw	ra,76(sp)
    edd8:	dcc01215 	stw	r19,72(sp)
    eddc:	dc801115 	stw	r18,68(sp)
    ede0:	2023883a 	mov	r17,r4
    ede4:	28001c16 	blt	r5,zero,ee58 <__smakebuf_r+0xa4>
    ede8:	d80d883a 	mov	r6,sp
    edec:	0012cc80 	call	12cc8 <_fstat_r>
    edf0:	10001816 	blt	r2,zero,ee54 <__smakebuf_r+0xa0>
    edf4:	d8800117 	ldw	r2,4(sp)
    edf8:	00e00014 	movui	r3,32768
    edfc:	10bc000c 	andi	r2,r2,61440
    ee00:	14c80020 	cmpeqi	r19,r2,8192
    ee04:	10c03726 	beq	r2,r3,eee4 <__smakebuf_r+0x130>
    ee08:	80c0030b 	ldhu	r3,12(r16)
    ee0c:	18c20014 	ori	r3,r3,2048
    ee10:	80c0030d 	sth	r3,12(r16)
    ee14:	00c80004 	movi	r3,8192
    ee18:	10c0521e 	bne	r2,r3,ef64 <__smakebuf_r+0x1b0>
    ee1c:	8140038f 	ldh	r5,14(r16)
    ee20:	8809883a 	mov	r4,r17
    ee24:	0012d240 	call	12d24 <_isatty_r>
    ee28:	10004c26 	beq	r2,zero,ef5c <__smakebuf_r+0x1a8>
    ee2c:	8080030b 	ldhu	r2,12(r16)
    ee30:	80c010c4 	addi	r3,r16,67
    ee34:	80c00015 	stw	r3,0(r16)
    ee38:	10800054 	ori	r2,r2,1
    ee3c:	8080030d 	sth	r2,12(r16)
    ee40:	00800044 	movi	r2,1
    ee44:	80c00415 	stw	r3,16(r16)
    ee48:	80800515 	stw	r2,20(r16)
    ee4c:	04810004 	movi	r18,1024
    ee50:	00000706 	br	ee70 <__smakebuf_r+0xbc>
    ee54:	8080030b 	ldhu	r2,12(r16)
    ee58:	10c0200c 	andi	r3,r2,128
    ee5c:	18001f1e 	bne	r3,zero,eedc <__smakebuf_r+0x128>
    ee60:	04810004 	movi	r18,1024
    ee64:	10820014 	ori	r2,r2,2048
    ee68:	8080030d 	sth	r2,12(r16)
    ee6c:	0027883a 	mov	r19,zero
    ee70:	900b883a 	mov	r5,r18
    ee74:	8809883a 	mov	r4,r17
    ee78:	000ef700 	call	ef70 <_malloc_r>
    ee7c:	10002c26 	beq	r2,zero,ef30 <__smakebuf_r+0x17c>
    ee80:	80c0030b 	ldhu	r3,12(r16)
    ee84:	01000074 	movhi	r4,1
    ee88:	2137b204 	addi	r4,r4,-8504
    ee8c:	89000f15 	stw	r4,60(r17)
    ee90:	18c02014 	ori	r3,r3,128
    ee94:	80c0030d 	sth	r3,12(r16)
    ee98:	80800015 	stw	r2,0(r16)
    ee9c:	80800415 	stw	r2,16(r16)
    eea0:	84800515 	stw	r18,20(r16)
    eea4:	98001a1e 	bne	r19,zero,ef10 <__smakebuf_r+0x15c>
    eea8:	dfc01317 	ldw	ra,76(sp)
    eeac:	dcc01217 	ldw	r19,72(sp)
    eeb0:	dc801117 	ldw	r18,68(sp)
    eeb4:	dc401017 	ldw	r17,64(sp)
    eeb8:	dc000f17 	ldw	r16,60(sp)
    eebc:	dec01404 	addi	sp,sp,80
    eec0:	f800283a 	ret
    eec4:	288010c4 	addi	r2,r5,67
    eec8:	28800015 	stw	r2,0(r5)
    eecc:	28800415 	stw	r2,16(r5)
    eed0:	00800044 	movi	r2,1
    eed4:	28800515 	stw	r2,20(r5)
    eed8:	f800283a 	ret
    eedc:	04801004 	movi	r18,64
    eee0:	003fe006 	br	ee64 <__alt_data_end+0xf000ee64>
    eee4:	81000a17 	ldw	r4,40(r16)
    eee8:	00c00074 	movhi	r3,1
    eeec:	18c42f04 	addi	r3,r3,4284
    eef0:	20ffc51e 	bne	r4,r3,ee08 <__alt_data_end+0xf000ee08>
    eef4:	8080030b 	ldhu	r2,12(r16)
    eef8:	04810004 	movi	r18,1024
    eefc:	84801315 	stw	r18,76(r16)
    ef00:	1484b03a 	or	r2,r2,r18
    ef04:	8080030d 	sth	r2,12(r16)
    ef08:	0027883a 	mov	r19,zero
    ef0c:	003fd806 	br	ee70 <__alt_data_end+0xf000ee70>
    ef10:	8140038f 	ldh	r5,14(r16)
    ef14:	8809883a 	mov	r4,r17
    ef18:	0012d240 	call	12d24 <_isatty_r>
    ef1c:	103fe226 	beq	r2,zero,eea8 <__alt_data_end+0xf000eea8>
    ef20:	8080030b 	ldhu	r2,12(r16)
    ef24:	10800054 	ori	r2,r2,1
    ef28:	8080030d 	sth	r2,12(r16)
    ef2c:	003fde06 	br	eea8 <__alt_data_end+0xf000eea8>
    ef30:	8080030b 	ldhu	r2,12(r16)
    ef34:	10c0800c 	andi	r3,r2,512
    ef38:	183fdb1e 	bne	r3,zero,eea8 <__alt_data_end+0xf000eea8>
    ef3c:	10800094 	ori	r2,r2,2
    ef40:	80c010c4 	addi	r3,r16,67
    ef44:	8080030d 	sth	r2,12(r16)
    ef48:	00800044 	movi	r2,1
    ef4c:	80c00015 	stw	r3,0(r16)
    ef50:	80c00415 	stw	r3,16(r16)
    ef54:	80800515 	stw	r2,20(r16)
    ef58:	003fd306 	br	eea8 <__alt_data_end+0xf000eea8>
    ef5c:	04810004 	movi	r18,1024
    ef60:	003fc306 	br	ee70 <__alt_data_end+0xf000ee70>
    ef64:	0027883a 	mov	r19,zero
    ef68:	04810004 	movi	r18,1024
    ef6c:	003fc006 	br	ee70 <__alt_data_end+0xf000ee70>

0000ef70 <_malloc_r>:
    ef70:	defff504 	addi	sp,sp,-44
    ef74:	dc800315 	stw	r18,12(sp)
    ef78:	dfc00a15 	stw	ra,40(sp)
    ef7c:	df000915 	stw	fp,36(sp)
    ef80:	ddc00815 	stw	r23,32(sp)
    ef84:	dd800715 	stw	r22,28(sp)
    ef88:	dd400615 	stw	r21,24(sp)
    ef8c:	dd000515 	stw	r20,20(sp)
    ef90:	dcc00415 	stw	r19,16(sp)
    ef94:	dc400215 	stw	r17,8(sp)
    ef98:	dc000115 	stw	r16,4(sp)
    ef9c:	288002c4 	addi	r2,r5,11
    efa0:	00c00584 	movi	r3,22
    efa4:	2025883a 	mov	r18,r4
    efa8:	18807f2e 	bgeu	r3,r2,f1a8 <_malloc_r+0x238>
    efac:	047ffe04 	movi	r17,-8
    efb0:	1462703a 	and	r17,r2,r17
    efb4:	8800a316 	blt	r17,zero,f244 <_malloc_r+0x2d4>
    efb8:	8940a236 	bltu	r17,r5,f244 <_malloc_r+0x2d4>
    efbc:	00142dc0 	call	142dc <__malloc_lock>
    efc0:	00807dc4 	movi	r2,503
    efc4:	1441e92e 	bgeu	r2,r17,f76c <_malloc_r+0x7fc>
    efc8:	8804d27a 	srli	r2,r17,9
    efcc:	1000a126 	beq	r2,zero,f254 <_malloc_r+0x2e4>
    efd0:	00c00104 	movi	r3,4
    efd4:	18811e36 	bltu	r3,r2,f450 <_malloc_r+0x4e0>
    efd8:	8804d1ba 	srli	r2,r17,6
    efdc:	12000e44 	addi	r8,r2,57
    efe0:	11c00e04 	addi	r7,r2,56
    efe4:	4209883a 	add	r4,r8,r8
    efe8:	04c20034 	movhi	r19,2048
    efec:	2109883a 	add	r4,r4,r4
    eff0:	9cc40904 	addi	r19,r19,4132
    eff4:	2109883a 	add	r4,r4,r4
    eff8:	9909883a 	add	r4,r19,r4
    effc:	24000117 	ldw	r16,4(r4)
    f000:	213ffe04 	addi	r4,r4,-8
    f004:	24009726 	beq	r4,r16,f264 <_malloc_r+0x2f4>
    f008:	80800117 	ldw	r2,4(r16)
    f00c:	01bfff04 	movi	r6,-4
    f010:	014003c4 	movi	r5,15
    f014:	1184703a 	and	r2,r2,r6
    f018:	1447c83a 	sub	r3,r2,r17
    f01c:	28c00716 	blt	r5,r3,f03c <_malloc_r+0xcc>
    f020:	1800920e 	bge	r3,zero,f26c <_malloc_r+0x2fc>
    f024:	84000317 	ldw	r16,12(r16)
    f028:	24008e26 	beq	r4,r16,f264 <_malloc_r+0x2f4>
    f02c:	80800117 	ldw	r2,4(r16)
    f030:	1184703a 	and	r2,r2,r6
    f034:	1447c83a 	sub	r3,r2,r17
    f038:	28fff90e 	bge	r5,r3,f020 <__alt_data_end+0xf000f020>
    f03c:	3809883a 	mov	r4,r7
    f040:	01820034 	movhi	r6,2048
    f044:	9c000417 	ldw	r16,16(r19)
    f048:	31840904 	addi	r6,r6,4132
    f04c:	32000204 	addi	r8,r6,8
    f050:	82013426 	beq	r16,r8,f524 <_malloc_r+0x5b4>
    f054:	80c00117 	ldw	r3,4(r16)
    f058:	00bfff04 	movi	r2,-4
    f05c:	188e703a 	and	r7,r3,r2
    f060:	3c45c83a 	sub	r2,r7,r17
    f064:	00c003c4 	movi	r3,15
    f068:	18811f16 	blt	r3,r2,f4e8 <_malloc_r+0x578>
    f06c:	32000515 	stw	r8,20(r6)
    f070:	32000415 	stw	r8,16(r6)
    f074:	10007f0e 	bge	r2,zero,f274 <_malloc_r+0x304>
    f078:	00807fc4 	movi	r2,511
    f07c:	11c0fd36 	bltu	r2,r7,f474 <_malloc_r+0x504>
    f080:	3806d0fa 	srli	r3,r7,3
    f084:	01c00044 	movi	r7,1
    f088:	30800117 	ldw	r2,4(r6)
    f08c:	19400044 	addi	r5,r3,1
    f090:	294b883a 	add	r5,r5,r5
    f094:	1807d0ba 	srai	r3,r3,2
    f098:	294b883a 	add	r5,r5,r5
    f09c:	294b883a 	add	r5,r5,r5
    f0a0:	298b883a 	add	r5,r5,r6
    f0a4:	38c6983a 	sll	r3,r7,r3
    f0a8:	29c00017 	ldw	r7,0(r5)
    f0ac:	2a7ffe04 	addi	r9,r5,-8
    f0b0:	1886b03a 	or	r3,r3,r2
    f0b4:	82400315 	stw	r9,12(r16)
    f0b8:	81c00215 	stw	r7,8(r16)
    f0bc:	30c00115 	stw	r3,4(r6)
    f0c0:	2c000015 	stw	r16,0(r5)
    f0c4:	3c000315 	stw	r16,12(r7)
    f0c8:	2005d0ba 	srai	r2,r4,2
    f0cc:	01400044 	movi	r5,1
    f0d0:	288a983a 	sll	r5,r5,r2
    f0d4:	19406f36 	bltu	r3,r5,f294 <_malloc_r+0x324>
    f0d8:	28c4703a 	and	r2,r5,r3
    f0dc:	10000a1e 	bne	r2,zero,f108 <_malloc_r+0x198>
    f0e0:	00bfff04 	movi	r2,-4
    f0e4:	294b883a 	add	r5,r5,r5
    f0e8:	2088703a 	and	r4,r4,r2
    f0ec:	28c4703a 	and	r2,r5,r3
    f0f0:	21000104 	addi	r4,r4,4
    f0f4:	1000041e 	bne	r2,zero,f108 <_malloc_r+0x198>
    f0f8:	294b883a 	add	r5,r5,r5
    f0fc:	28c4703a 	and	r2,r5,r3
    f100:	21000104 	addi	r4,r4,4
    f104:	103ffc26 	beq	r2,zero,f0f8 <__alt_data_end+0xf000f0f8>
    f108:	02bfff04 	movi	r10,-4
    f10c:	024003c4 	movi	r9,15
    f110:	21800044 	addi	r6,r4,1
    f114:	318d883a 	add	r6,r6,r6
    f118:	318d883a 	add	r6,r6,r6
    f11c:	318d883a 	add	r6,r6,r6
    f120:	998d883a 	add	r6,r19,r6
    f124:	333ffe04 	addi	r12,r6,-8
    f128:	2017883a 	mov	r11,r4
    f12c:	31800104 	addi	r6,r6,4
    f130:	34000017 	ldw	r16,0(r6)
    f134:	31fffd04 	addi	r7,r6,-12
    f138:	81c0041e 	bne	r16,r7,f14c <_malloc_r+0x1dc>
    f13c:	0000fb06 	br	f52c <_malloc_r+0x5bc>
    f140:	1801030e 	bge	r3,zero,f550 <_malloc_r+0x5e0>
    f144:	84000317 	ldw	r16,12(r16)
    f148:	81c0f826 	beq	r16,r7,f52c <_malloc_r+0x5bc>
    f14c:	80800117 	ldw	r2,4(r16)
    f150:	1284703a 	and	r2,r2,r10
    f154:	1447c83a 	sub	r3,r2,r17
    f158:	48fff90e 	bge	r9,r3,f140 <__alt_data_end+0xf000f140>
    f15c:	80800317 	ldw	r2,12(r16)
    f160:	81000217 	ldw	r4,8(r16)
    f164:	89400054 	ori	r5,r17,1
    f168:	81400115 	stw	r5,4(r16)
    f16c:	20800315 	stw	r2,12(r4)
    f170:	11000215 	stw	r4,8(r2)
    f174:	8463883a 	add	r17,r16,r17
    f178:	9c400515 	stw	r17,20(r19)
    f17c:	9c400415 	stw	r17,16(r19)
    f180:	18800054 	ori	r2,r3,1
    f184:	88800115 	stw	r2,4(r17)
    f188:	8a000315 	stw	r8,12(r17)
    f18c:	8a000215 	stw	r8,8(r17)
    f190:	88e3883a 	add	r17,r17,r3
    f194:	88c00015 	stw	r3,0(r17)
    f198:	9009883a 	mov	r4,r18
    f19c:	00143000 	call	14300 <__malloc_unlock>
    f1a0:	80800204 	addi	r2,r16,8
    f1a4:	00001b06 	br	f214 <_malloc_r+0x2a4>
    f1a8:	04400404 	movi	r17,16
    f1ac:	89402536 	bltu	r17,r5,f244 <_malloc_r+0x2d4>
    f1b0:	00142dc0 	call	142dc <__malloc_lock>
    f1b4:	00800184 	movi	r2,6
    f1b8:	01000084 	movi	r4,2
    f1bc:	04c20034 	movhi	r19,2048
    f1c0:	1085883a 	add	r2,r2,r2
    f1c4:	9cc40904 	addi	r19,r19,4132
    f1c8:	1085883a 	add	r2,r2,r2
    f1cc:	9885883a 	add	r2,r19,r2
    f1d0:	14000117 	ldw	r16,4(r2)
    f1d4:	10fffe04 	addi	r3,r2,-8
    f1d8:	80c0d926 	beq	r16,r3,f540 <_malloc_r+0x5d0>
    f1dc:	80c00117 	ldw	r3,4(r16)
    f1e0:	81000317 	ldw	r4,12(r16)
    f1e4:	00bfff04 	movi	r2,-4
    f1e8:	1884703a 	and	r2,r3,r2
    f1ec:	81400217 	ldw	r5,8(r16)
    f1f0:	8085883a 	add	r2,r16,r2
    f1f4:	10c00117 	ldw	r3,4(r2)
    f1f8:	29000315 	stw	r4,12(r5)
    f1fc:	21400215 	stw	r5,8(r4)
    f200:	18c00054 	ori	r3,r3,1
    f204:	10c00115 	stw	r3,4(r2)
    f208:	9009883a 	mov	r4,r18
    f20c:	00143000 	call	14300 <__malloc_unlock>
    f210:	80800204 	addi	r2,r16,8
    f214:	dfc00a17 	ldw	ra,40(sp)
    f218:	df000917 	ldw	fp,36(sp)
    f21c:	ddc00817 	ldw	r23,32(sp)
    f220:	dd800717 	ldw	r22,28(sp)
    f224:	dd400617 	ldw	r21,24(sp)
    f228:	dd000517 	ldw	r20,20(sp)
    f22c:	dcc00417 	ldw	r19,16(sp)
    f230:	dc800317 	ldw	r18,12(sp)
    f234:	dc400217 	ldw	r17,8(sp)
    f238:	dc000117 	ldw	r16,4(sp)
    f23c:	dec00b04 	addi	sp,sp,44
    f240:	f800283a 	ret
    f244:	00800304 	movi	r2,12
    f248:	90800015 	stw	r2,0(r18)
    f24c:	0005883a 	mov	r2,zero
    f250:	003ff006 	br	f214 <__alt_data_end+0xf000f214>
    f254:	01002004 	movi	r4,128
    f258:	02001004 	movi	r8,64
    f25c:	01c00fc4 	movi	r7,63
    f260:	003f6106 	br	efe8 <__alt_data_end+0xf000efe8>
    f264:	4009883a 	mov	r4,r8
    f268:	003f7506 	br	f040 <__alt_data_end+0xf000f040>
    f26c:	81000317 	ldw	r4,12(r16)
    f270:	003fde06 	br	f1ec <__alt_data_end+0xf000f1ec>
    f274:	81c5883a 	add	r2,r16,r7
    f278:	11400117 	ldw	r5,4(r2)
    f27c:	9009883a 	mov	r4,r18
    f280:	29400054 	ori	r5,r5,1
    f284:	11400115 	stw	r5,4(r2)
    f288:	00143000 	call	14300 <__malloc_unlock>
    f28c:	80800204 	addi	r2,r16,8
    f290:	003fe006 	br	f214 <__alt_data_end+0xf000f214>
    f294:	9c000217 	ldw	r16,8(r19)
    f298:	00bfff04 	movi	r2,-4
    f29c:	85800117 	ldw	r22,4(r16)
    f2a0:	b0ac703a 	and	r22,r22,r2
    f2a4:	b4400336 	bltu	r22,r17,f2b4 <_malloc_r+0x344>
    f2a8:	b445c83a 	sub	r2,r22,r17
    f2ac:	00c003c4 	movi	r3,15
    f2b0:	18805d16 	blt	r3,r2,f428 <_malloc_r+0x4b8>
    f2b4:	05c20034 	movhi	r23,2048
    f2b8:	00820034 	movhi	r2,2048
    f2bc:	108b7604 	addi	r2,r2,11736
    f2c0:	bdcb3104 	addi	r23,r23,11460
    f2c4:	15400017 	ldw	r21,0(r2)
    f2c8:	b8c00017 	ldw	r3,0(r23)
    f2cc:	00bfffc4 	movi	r2,-1
    f2d0:	858d883a 	add	r6,r16,r22
    f2d4:	8d6b883a 	add	r21,r17,r21
    f2d8:	1880ea26 	beq	r3,r2,f684 <_malloc_r+0x714>
    f2dc:	ad4403c4 	addi	r21,r21,4111
    f2e0:	00bc0004 	movi	r2,-4096
    f2e4:	a8aa703a 	and	r21,r21,r2
    f2e8:	a80b883a 	mov	r5,r21
    f2ec:	9009883a 	mov	r4,r18
    f2f0:	d9800015 	stw	r6,0(sp)
    f2f4:	0010f900 	call	10f90 <_sbrk_r>
    f2f8:	1029883a 	mov	r20,r2
    f2fc:	00bfffc4 	movi	r2,-1
    f300:	d9800017 	ldw	r6,0(sp)
    f304:	a080e826 	beq	r20,r2,f6a8 <_malloc_r+0x738>
    f308:	a180a636 	bltu	r20,r6,f5a4 <_malloc_r+0x634>
    f30c:	07020234 	movhi	fp,2056
    f310:	e73ff204 	addi	fp,fp,-56
    f314:	e0800017 	ldw	r2,0(fp)
    f318:	a887883a 	add	r3,r21,r2
    f31c:	e0c00015 	stw	r3,0(fp)
    f320:	3500e626 	beq	r6,r20,f6bc <_malloc_r+0x74c>
    f324:	b9000017 	ldw	r4,0(r23)
    f328:	00bfffc4 	movi	r2,-1
    f32c:	2080ee26 	beq	r4,r2,f6e8 <_malloc_r+0x778>
    f330:	a185c83a 	sub	r2,r20,r6
    f334:	10c5883a 	add	r2,r2,r3
    f338:	e0800015 	stw	r2,0(fp)
    f33c:	a0c001cc 	andi	r3,r20,7
    f340:	1800bc26 	beq	r3,zero,f634 <_malloc_r+0x6c4>
    f344:	a0e9c83a 	sub	r20,r20,r3
    f348:	00840204 	movi	r2,4104
    f34c:	a5000204 	addi	r20,r20,8
    f350:	10c7c83a 	sub	r3,r2,r3
    f354:	a545883a 	add	r2,r20,r21
    f358:	1083ffcc 	andi	r2,r2,4095
    f35c:	18abc83a 	sub	r21,r3,r2
    f360:	a80b883a 	mov	r5,r21
    f364:	9009883a 	mov	r4,r18
    f368:	0010f900 	call	10f90 <_sbrk_r>
    f36c:	00ffffc4 	movi	r3,-1
    f370:	10c0e126 	beq	r2,r3,f6f8 <_malloc_r+0x788>
    f374:	1505c83a 	sub	r2,r2,r20
    f378:	1545883a 	add	r2,r2,r21
    f37c:	10800054 	ori	r2,r2,1
    f380:	e0c00017 	ldw	r3,0(fp)
    f384:	9d000215 	stw	r20,8(r19)
    f388:	a0800115 	stw	r2,4(r20)
    f38c:	a8c7883a 	add	r3,r21,r3
    f390:	e0c00015 	stw	r3,0(fp)
    f394:	84c00e26 	beq	r16,r19,f3d0 <_malloc_r+0x460>
    f398:	018003c4 	movi	r6,15
    f39c:	3580a72e 	bgeu	r6,r22,f63c <_malloc_r+0x6cc>
    f3a0:	81400117 	ldw	r5,4(r16)
    f3a4:	013ffe04 	movi	r4,-8
    f3a8:	b0bffd04 	addi	r2,r22,-12
    f3ac:	1104703a 	and	r2,r2,r4
    f3b0:	2900004c 	andi	r4,r5,1
    f3b4:	2088b03a 	or	r4,r4,r2
    f3b8:	81000115 	stw	r4,4(r16)
    f3bc:	01400144 	movi	r5,5
    f3c0:	8089883a 	add	r4,r16,r2
    f3c4:	21400115 	stw	r5,4(r4)
    f3c8:	21400215 	stw	r5,8(r4)
    f3cc:	3080cd36 	bltu	r6,r2,f704 <_malloc_r+0x794>
    f3d0:	00820034 	movhi	r2,2048
    f3d4:	108b7504 	addi	r2,r2,11732
    f3d8:	11000017 	ldw	r4,0(r2)
    f3dc:	20c0012e 	bgeu	r4,r3,f3e4 <_malloc_r+0x474>
    f3e0:	10c00015 	stw	r3,0(r2)
    f3e4:	00820034 	movhi	r2,2048
    f3e8:	108b7404 	addi	r2,r2,11728
    f3ec:	11000017 	ldw	r4,0(r2)
    f3f0:	9c000217 	ldw	r16,8(r19)
    f3f4:	20c0012e 	bgeu	r4,r3,f3fc <_malloc_r+0x48c>
    f3f8:	10c00015 	stw	r3,0(r2)
    f3fc:	80c00117 	ldw	r3,4(r16)
    f400:	00bfff04 	movi	r2,-4
    f404:	1886703a 	and	r3,r3,r2
    f408:	1c45c83a 	sub	r2,r3,r17
    f40c:	1c400236 	bltu	r3,r17,f418 <_malloc_r+0x4a8>
    f410:	00c003c4 	movi	r3,15
    f414:	18800416 	blt	r3,r2,f428 <_malloc_r+0x4b8>
    f418:	9009883a 	mov	r4,r18
    f41c:	00143000 	call	14300 <__malloc_unlock>
    f420:	0005883a 	mov	r2,zero
    f424:	003f7b06 	br	f214 <__alt_data_end+0xf000f214>
    f428:	88c00054 	ori	r3,r17,1
    f42c:	80c00115 	stw	r3,4(r16)
    f430:	8463883a 	add	r17,r16,r17
    f434:	10800054 	ori	r2,r2,1
    f438:	9c400215 	stw	r17,8(r19)
    f43c:	88800115 	stw	r2,4(r17)
    f440:	9009883a 	mov	r4,r18
    f444:	00143000 	call	14300 <__malloc_unlock>
    f448:	80800204 	addi	r2,r16,8
    f44c:	003f7106 	br	f214 <__alt_data_end+0xf000f214>
    f450:	00c00504 	movi	r3,20
    f454:	18804a2e 	bgeu	r3,r2,f580 <_malloc_r+0x610>
    f458:	00c01504 	movi	r3,84
    f45c:	18806e36 	bltu	r3,r2,f618 <_malloc_r+0x6a8>
    f460:	8804d33a 	srli	r2,r17,12
    f464:	12001bc4 	addi	r8,r2,111
    f468:	11c01b84 	addi	r7,r2,110
    f46c:	4209883a 	add	r4,r8,r8
    f470:	003edd06 	br	efe8 <__alt_data_end+0xf000efe8>
    f474:	3804d27a 	srli	r2,r7,9
    f478:	00c00104 	movi	r3,4
    f47c:	1880442e 	bgeu	r3,r2,f590 <_malloc_r+0x620>
    f480:	00c00504 	movi	r3,20
    f484:	18808136 	bltu	r3,r2,f68c <_malloc_r+0x71c>
    f488:	11401704 	addi	r5,r2,92
    f48c:	10c016c4 	addi	r3,r2,91
    f490:	294b883a 	add	r5,r5,r5
    f494:	294b883a 	add	r5,r5,r5
    f498:	294b883a 	add	r5,r5,r5
    f49c:	994b883a 	add	r5,r19,r5
    f4a0:	28800017 	ldw	r2,0(r5)
    f4a4:	01820034 	movhi	r6,2048
    f4a8:	297ffe04 	addi	r5,r5,-8
    f4ac:	31840904 	addi	r6,r6,4132
    f4b0:	28806526 	beq	r5,r2,f648 <_malloc_r+0x6d8>
    f4b4:	01bfff04 	movi	r6,-4
    f4b8:	10c00117 	ldw	r3,4(r2)
    f4bc:	1986703a 	and	r3,r3,r6
    f4c0:	38c0022e 	bgeu	r7,r3,f4cc <_malloc_r+0x55c>
    f4c4:	10800217 	ldw	r2,8(r2)
    f4c8:	28bffb1e 	bne	r5,r2,f4b8 <__alt_data_end+0xf000f4b8>
    f4cc:	11400317 	ldw	r5,12(r2)
    f4d0:	98c00117 	ldw	r3,4(r19)
    f4d4:	81400315 	stw	r5,12(r16)
    f4d8:	80800215 	stw	r2,8(r16)
    f4dc:	2c000215 	stw	r16,8(r5)
    f4e0:	14000315 	stw	r16,12(r2)
    f4e4:	003ef806 	br	f0c8 <__alt_data_end+0xf000f0c8>
    f4e8:	88c00054 	ori	r3,r17,1
    f4ec:	80c00115 	stw	r3,4(r16)
    f4f0:	8463883a 	add	r17,r16,r17
    f4f4:	34400515 	stw	r17,20(r6)
    f4f8:	34400415 	stw	r17,16(r6)
    f4fc:	10c00054 	ori	r3,r2,1
    f500:	8a000315 	stw	r8,12(r17)
    f504:	8a000215 	stw	r8,8(r17)
    f508:	88c00115 	stw	r3,4(r17)
    f50c:	88a3883a 	add	r17,r17,r2
    f510:	88800015 	stw	r2,0(r17)
    f514:	9009883a 	mov	r4,r18
    f518:	00143000 	call	14300 <__malloc_unlock>
    f51c:	80800204 	addi	r2,r16,8
    f520:	003f3c06 	br	f214 <__alt_data_end+0xf000f214>
    f524:	30c00117 	ldw	r3,4(r6)
    f528:	003ee706 	br	f0c8 <__alt_data_end+0xf000f0c8>
    f52c:	5ac00044 	addi	r11,r11,1
    f530:	588000cc 	andi	r2,r11,3
    f534:	31800204 	addi	r6,r6,8
    f538:	103efd1e 	bne	r2,zero,f130 <__alt_data_end+0xf000f130>
    f53c:	00002406 	br	f5d0 <_malloc_r+0x660>
    f540:	14000317 	ldw	r16,12(r2)
    f544:	143f251e 	bne	r2,r16,f1dc <__alt_data_end+0xf000f1dc>
    f548:	21000084 	addi	r4,r4,2
    f54c:	003ebc06 	br	f040 <__alt_data_end+0xf000f040>
    f550:	8085883a 	add	r2,r16,r2
    f554:	10c00117 	ldw	r3,4(r2)
    f558:	81000317 	ldw	r4,12(r16)
    f55c:	81400217 	ldw	r5,8(r16)
    f560:	18c00054 	ori	r3,r3,1
    f564:	10c00115 	stw	r3,4(r2)
    f568:	29000315 	stw	r4,12(r5)
    f56c:	21400215 	stw	r5,8(r4)
    f570:	9009883a 	mov	r4,r18
    f574:	00143000 	call	14300 <__malloc_unlock>
    f578:	80800204 	addi	r2,r16,8
    f57c:	003f2506 	br	f214 <__alt_data_end+0xf000f214>
    f580:	12001704 	addi	r8,r2,92
    f584:	11c016c4 	addi	r7,r2,91
    f588:	4209883a 	add	r4,r8,r8
    f58c:	003e9606 	br	efe8 <__alt_data_end+0xf000efe8>
    f590:	3804d1ba 	srli	r2,r7,6
    f594:	11400e44 	addi	r5,r2,57
    f598:	10c00e04 	addi	r3,r2,56
    f59c:	294b883a 	add	r5,r5,r5
    f5a0:	003fbc06 	br	f494 <__alt_data_end+0xf000f494>
    f5a4:	84ff5926 	beq	r16,r19,f30c <__alt_data_end+0xf000f30c>
    f5a8:	00820034 	movhi	r2,2048
    f5ac:	10840904 	addi	r2,r2,4132
    f5b0:	14000217 	ldw	r16,8(r2)
    f5b4:	00bfff04 	movi	r2,-4
    f5b8:	80c00117 	ldw	r3,4(r16)
    f5bc:	1886703a 	and	r3,r3,r2
    f5c0:	003f9106 	br	f408 <__alt_data_end+0xf000f408>
    f5c4:	60800217 	ldw	r2,8(r12)
    f5c8:	213fffc4 	addi	r4,r4,-1
    f5cc:	1300651e 	bne	r2,r12,f764 <_malloc_r+0x7f4>
    f5d0:	208000cc 	andi	r2,r4,3
    f5d4:	633ffe04 	addi	r12,r12,-8
    f5d8:	103ffa1e 	bne	r2,zero,f5c4 <__alt_data_end+0xf000f5c4>
    f5dc:	98800117 	ldw	r2,4(r19)
    f5e0:	0146303a 	nor	r3,zero,r5
    f5e4:	1884703a 	and	r2,r3,r2
    f5e8:	98800115 	stw	r2,4(r19)
    f5ec:	294b883a 	add	r5,r5,r5
    f5f0:	117f2836 	bltu	r2,r5,f294 <__alt_data_end+0xf000f294>
    f5f4:	283f2726 	beq	r5,zero,f294 <__alt_data_end+0xf000f294>
    f5f8:	2886703a 	and	r3,r5,r2
    f5fc:	5809883a 	mov	r4,r11
    f600:	183ec31e 	bne	r3,zero,f110 <__alt_data_end+0xf000f110>
    f604:	294b883a 	add	r5,r5,r5
    f608:	2886703a 	and	r3,r5,r2
    f60c:	21000104 	addi	r4,r4,4
    f610:	183ffc26 	beq	r3,zero,f604 <__alt_data_end+0xf000f604>
    f614:	003ebe06 	br	f110 <__alt_data_end+0xf000f110>
    f618:	00c05504 	movi	r3,340
    f61c:	18801236 	bltu	r3,r2,f668 <_malloc_r+0x6f8>
    f620:	8804d3fa 	srli	r2,r17,15
    f624:	12001e04 	addi	r8,r2,120
    f628:	11c01dc4 	addi	r7,r2,119
    f62c:	4209883a 	add	r4,r8,r8
    f630:	003e6d06 	br	efe8 <__alt_data_end+0xf000efe8>
    f634:	00c40004 	movi	r3,4096
    f638:	003f4606 	br	f354 <__alt_data_end+0xf000f354>
    f63c:	00800044 	movi	r2,1
    f640:	a0800115 	stw	r2,4(r20)
    f644:	003f7406 	br	f418 <__alt_data_end+0xf000f418>
    f648:	1805d0ba 	srai	r2,r3,2
    f64c:	01c00044 	movi	r7,1
    f650:	30c00117 	ldw	r3,4(r6)
    f654:	388e983a 	sll	r7,r7,r2
    f658:	2805883a 	mov	r2,r5
    f65c:	38c6b03a 	or	r3,r7,r3
    f660:	30c00115 	stw	r3,4(r6)
    f664:	003f9b06 	br	f4d4 <__alt_data_end+0xf000f4d4>
    f668:	00c15504 	movi	r3,1364
    f66c:	18801a36 	bltu	r3,r2,f6d8 <_malloc_r+0x768>
    f670:	8804d4ba 	srli	r2,r17,18
    f674:	12001f44 	addi	r8,r2,125
    f678:	11c01f04 	addi	r7,r2,124
    f67c:	4209883a 	add	r4,r8,r8
    f680:	003e5906 	br	efe8 <__alt_data_end+0xf000efe8>
    f684:	ad400404 	addi	r21,r21,16
    f688:	003f1706 	br	f2e8 <__alt_data_end+0xf000f2e8>
    f68c:	00c01504 	movi	r3,84
    f690:	18802336 	bltu	r3,r2,f720 <_malloc_r+0x7b0>
    f694:	3804d33a 	srli	r2,r7,12
    f698:	11401bc4 	addi	r5,r2,111
    f69c:	10c01b84 	addi	r3,r2,110
    f6a0:	294b883a 	add	r5,r5,r5
    f6a4:	003f7b06 	br	f494 <__alt_data_end+0xf000f494>
    f6a8:	9c000217 	ldw	r16,8(r19)
    f6ac:	00bfff04 	movi	r2,-4
    f6b0:	80c00117 	ldw	r3,4(r16)
    f6b4:	1886703a 	and	r3,r3,r2
    f6b8:	003f5306 	br	f408 <__alt_data_end+0xf000f408>
    f6bc:	3083ffcc 	andi	r2,r6,4095
    f6c0:	103f181e 	bne	r2,zero,f324 <__alt_data_end+0xf000f324>
    f6c4:	99000217 	ldw	r4,8(r19)
    f6c8:	b545883a 	add	r2,r22,r21
    f6cc:	10800054 	ori	r2,r2,1
    f6d0:	20800115 	stw	r2,4(r4)
    f6d4:	003f3e06 	br	f3d0 <__alt_data_end+0xf000f3d0>
    f6d8:	01003f84 	movi	r4,254
    f6dc:	02001fc4 	movi	r8,127
    f6e0:	01c01f84 	movi	r7,126
    f6e4:	003e4006 	br	efe8 <__alt_data_end+0xf000efe8>
    f6e8:	00820034 	movhi	r2,2048
    f6ec:	108b3104 	addi	r2,r2,11460
    f6f0:	15000015 	stw	r20,0(r2)
    f6f4:	003f1106 	br	f33c <__alt_data_end+0xf000f33c>
    f6f8:	00800044 	movi	r2,1
    f6fc:	002b883a 	mov	r21,zero
    f700:	003f1f06 	br	f380 <__alt_data_end+0xf000f380>
    f704:	81400204 	addi	r5,r16,8
    f708:	9009883a 	mov	r4,r18
    f70c:	000e3840 	call	e384 <_free_r>
    f710:	00820234 	movhi	r2,2056
    f714:	10bff204 	addi	r2,r2,-56
    f718:	10c00017 	ldw	r3,0(r2)
    f71c:	003f2c06 	br	f3d0 <__alt_data_end+0xf000f3d0>
    f720:	00c05504 	movi	r3,340
    f724:	18800536 	bltu	r3,r2,f73c <_malloc_r+0x7cc>
    f728:	3804d3fa 	srli	r2,r7,15
    f72c:	11401e04 	addi	r5,r2,120
    f730:	10c01dc4 	addi	r3,r2,119
    f734:	294b883a 	add	r5,r5,r5
    f738:	003f5606 	br	f494 <__alt_data_end+0xf000f494>
    f73c:	00c15504 	movi	r3,1364
    f740:	18800536 	bltu	r3,r2,f758 <_malloc_r+0x7e8>
    f744:	3804d4ba 	srli	r2,r7,18
    f748:	11401f44 	addi	r5,r2,125
    f74c:	10c01f04 	addi	r3,r2,124
    f750:	294b883a 	add	r5,r5,r5
    f754:	003f4f06 	br	f494 <__alt_data_end+0xf000f494>
    f758:	01403f84 	movi	r5,254
    f75c:	00c01f84 	movi	r3,126
    f760:	003f4c06 	br	f494 <__alt_data_end+0xf000f494>
    f764:	98800117 	ldw	r2,4(r19)
    f768:	003fa006 	br	f5ec <__alt_data_end+0xf000f5ec>
    f76c:	8808d0fa 	srli	r4,r17,3
    f770:	20800044 	addi	r2,r4,1
    f774:	1085883a 	add	r2,r2,r2
    f778:	003e9006 	br	f1bc <__alt_data_end+0xf000f1bc>

0000f77c <memchr>:
    f77c:	208000cc 	andi	r2,r4,3
    f780:	280f883a 	mov	r7,r5
    f784:	10003426 	beq	r2,zero,f858 <memchr+0xdc>
    f788:	30bfffc4 	addi	r2,r6,-1
    f78c:	30001a26 	beq	r6,zero,f7f8 <memchr+0x7c>
    f790:	20c00003 	ldbu	r3,0(r4)
    f794:	29803fcc 	andi	r6,r5,255
    f798:	30c0051e 	bne	r6,r3,f7b0 <memchr+0x34>
    f79c:	00001806 	br	f800 <memchr+0x84>
    f7a0:	10001526 	beq	r2,zero,f7f8 <memchr+0x7c>
    f7a4:	20c00003 	ldbu	r3,0(r4)
    f7a8:	10bfffc4 	addi	r2,r2,-1
    f7ac:	30c01426 	beq	r6,r3,f800 <memchr+0x84>
    f7b0:	21000044 	addi	r4,r4,1
    f7b4:	20c000cc 	andi	r3,r4,3
    f7b8:	183ff91e 	bne	r3,zero,f7a0 <__alt_data_end+0xf000f7a0>
    f7bc:	020000c4 	movi	r8,3
    f7c0:	40801136 	bltu	r8,r2,f808 <memchr+0x8c>
    f7c4:	10000c26 	beq	r2,zero,f7f8 <memchr+0x7c>
    f7c8:	20c00003 	ldbu	r3,0(r4)
    f7cc:	29403fcc 	andi	r5,r5,255
    f7d0:	28c00b26 	beq	r5,r3,f800 <memchr+0x84>
    f7d4:	20c00044 	addi	r3,r4,1
    f7d8:	39803fcc 	andi	r6,r7,255
    f7dc:	2089883a 	add	r4,r4,r2
    f7e0:	00000306 	br	f7f0 <memchr+0x74>
    f7e4:	18c00044 	addi	r3,r3,1
    f7e8:	197fffc3 	ldbu	r5,-1(r3)
    f7ec:	31400526 	beq	r6,r5,f804 <memchr+0x88>
    f7f0:	1805883a 	mov	r2,r3
    f7f4:	20fffb1e 	bne	r4,r3,f7e4 <__alt_data_end+0xf000f7e4>
    f7f8:	0005883a 	mov	r2,zero
    f7fc:	f800283a 	ret
    f800:	2005883a 	mov	r2,r4
    f804:	f800283a 	ret
    f808:	28c03fcc 	andi	r3,r5,255
    f80c:	1812923a 	slli	r9,r3,8
    f810:	02ffbff4 	movhi	r11,65279
    f814:	02a02074 	movhi	r10,32897
    f818:	48d2b03a 	or	r9,r9,r3
    f81c:	4806943a 	slli	r3,r9,16
    f820:	5affbfc4 	addi	r11,r11,-257
    f824:	52a02004 	addi	r10,r10,-32640
    f828:	48d2b03a 	or	r9,r9,r3
    f82c:	20c00017 	ldw	r3,0(r4)
    f830:	48c6f03a 	xor	r3,r9,r3
    f834:	1acd883a 	add	r6,r3,r11
    f838:	00c6303a 	nor	r3,zero,r3
    f83c:	30c6703a 	and	r3,r6,r3
    f840:	1a86703a 	and	r3,r3,r10
    f844:	183fe01e 	bne	r3,zero,f7c8 <__alt_data_end+0xf000f7c8>
    f848:	10bfff04 	addi	r2,r2,-4
    f84c:	21000104 	addi	r4,r4,4
    f850:	40bff636 	bltu	r8,r2,f82c <__alt_data_end+0xf000f82c>
    f854:	003fdb06 	br	f7c4 <__alt_data_end+0xf000f7c4>
    f858:	3005883a 	mov	r2,r6
    f85c:	003fd706 	br	f7bc <__alt_data_end+0xf000f7bc>

0000f860 <memmove>:
    f860:	2005883a 	mov	r2,r4
    f864:	29000b2e 	bgeu	r5,r4,f894 <memmove+0x34>
    f868:	298f883a 	add	r7,r5,r6
    f86c:	21c0092e 	bgeu	r4,r7,f894 <memmove+0x34>
    f870:	2187883a 	add	r3,r4,r6
    f874:	198bc83a 	sub	r5,r3,r6
    f878:	30004826 	beq	r6,zero,f99c <memmove+0x13c>
    f87c:	39ffffc4 	addi	r7,r7,-1
    f880:	39000003 	ldbu	r4,0(r7)
    f884:	18ffffc4 	addi	r3,r3,-1
    f888:	19000005 	stb	r4,0(r3)
    f88c:	28fffb1e 	bne	r5,r3,f87c <__alt_data_end+0xf000f87c>
    f890:	f800283a 	ret
    f894:	00c003c4 	movi	r3,15
    f898:	1980412e 	bgeu	r3,r6,f9a0 <memmove+0x140>
    f89c:	2886b03a 	or	r3,r5,r2
    f8a0:	18c000cc 	andi	r3,r3,3
    f8a4:	1800401e 	bne	r3,zero,f9a8 <memmove+0x148>
    f8a8:	33fffc04 	addi	r15,r6,-16
    f8ac:	781ed13a 	srli	r15,r15,4
    f8b0:	28c00104 	addi	r3,r5,4
    f8b4:	13400104 	addi	r13,r2,4
    f8b8:	781c913a 	slli	r14,r15,4
    f8bc:	2b000204 	addi	r12,r5,8
    f8c0:	12c00204 	addi	r11,r2,8
    f8c4:	73800504 	addi	r14,r14,20
    f8c8:	2a800304 	addi	r10,r5,12
    f8cc:	12400304 	addi	r9,r2,12
    f8d0:	2b9d883a 	add	r14,r5,r14
    f8d4:	2811883a 	mov	r8,r5
    f8d8:	100f883a 	mov	r7,r2
    f8dc:	41000017 	ldw	r4,0(r8)
    f8e0:	39c00404 	addi	r7,r7,16
    f8e4:	18c00404 	addi	r3,r3,16
    f8e8:	393ffc15 	stw	r4,-16(r7)
    f8ec:	193ffc17 	ldw	r4,-16(r3)
    f8f0:	6b400404 	addi	r13,r13,16
    f8f4:	5ac00404 	addi	r11,r11,16
    f8f8:	693ffc15 	stw	r4,-16(r13)
    f8fc:	61000017 	ldw	r4,0(r12)
    f900:	4a400404 	addi	r9,r9,16
    f904:	42000404 	addi	r8,r8,16
    f908:	593ffc15 	stw	r4,-16(r11)
    f90c:	51000017 	ldw	r4,0(r10)
    f910:	63000404 	addi	r12,r12,16
    f914:	52800404 	addi	r10,r10,16
    f918:	493ffc15 	stw	r4,-16(r9)
    f91c:	1bbfef1e 	bne	r3,r14,f8dc <__alt_data_end+0xf000f8dc>
    f920:	79000044 	addi	r4,r15,1
    f924:	2008913a 	slli	r4,r4,4
    f928:	328003cc 	andi	r10,r6,15
    f92c:	02c000c4 	movi	r11,3
    f930:	1107883a 	add	r3,r2,r4
    f934:	290b883a 	add	r5,r5,r4
    f938:	5a801e2e 	bgeu	r11,r10,f9b4 <memmove+0x154>
    f93c:	1813883a 	mov	r9,r3
    f940:	2811883a 	mov	r8,r5
    f944:	500f883a 	mov	r7,r10
    f948:	41000017 	ldw	r4,0(r8)
    f94c:	4a400104 	addi	r9,r9,4
    f950:	39ffff04 	addi	r7,r7,-4
    f954:	493fff15 	stw	r4,-4(r9)
    f958:	42000104 	addi	r8,r8,4
    f95c:	59fffa36 	bltu	r11,r7,f948 <__alt_data_end+0xf000f948>
    f960:	513fff04 	addi	r4,r10,-4
    f964:	2008d0ba 	srli	r4,r4,2
    f968:	318000cc 	andi	r6,r6,3
    f96c:	21000044 	addi	r4,r4,1
    f970:	2109883a 	add	r4,r4,r4
    f974:	2109883a 	add	r4,r4,r4
    f978:	1907883a 	add	r3,r3,r4
    f97c:	290b883a 	add	r5,r5,r4
    f980:	30000b26 	beq	r6,zero,f9b0 <memmove+0x150>
    f984:	198d883a 	add	r6,r3,r6
    f988:	29c00003 	ldbu	r7,0(r5)
    f98c:	18c00044 	addi	r3,r3,1
    f990:	29400044 	addi	r5,r5,1
    f994:	19ffffc5 	stb	r7,-1(r3)
    f998:	19bffb1e 	bne	r3,r6,f988 <__alt_data_end+0xf000f988>
    f99c:	f800283a 	ret
    f9a0:	1007883a 	mov	r3,r2
    f9a4:	003ff606 	br	f980 <__alt_data_end+0xf000f980>
    f9a8:	1007883a 	mov	r3,r2
    f9ac:	003ff506 	br	f984 <__alt_data_end+0xf000f984>
    f9b0:	f800283a 	ret
    f9b4:	500d883a 	mov	r6,r10
    f9b8:	003ff106 	br	f980 <__alt_data_end+0xf000f980>

0000f9bc <_Balloc>:
    f9bc:	20801317 	ldw	r2,76(r4)
    f9c0:	defffc04 	addi	sp,sp,-16
    f9c4:	dc400115 	stw	r17,4(sp)
    f9c8:	dc000015 	stw	r16,0(sp)
    f9cc:	dfc00315 	stw	ra,12(sp)
    f9d0:	dc800215 	stw	r18,8(sp)
    f9d4:	2023883a 	mov	r17,r4
    f9d8:	2821883a 	mov	r16,r5
    f9dc:	10000f26 	beq	r2,zero,fa1c <_Balloc+0x60>
    f9e0:	8407883a 	add	r3,r16,r16
    f9e4:	18c7883a 	add	r3,r3,r3
    f9e8:	10c7883a 	add	r3,r2,r3
    f9ec:	18800017 	ldw	r2,0(r3)
    f9f0:	10001126 	beq	r2,zero,fa38 <_Balloc+0x7c>
    f9f4:	11000017 	ldw	r4,0(r2)
    f9f8:	19000015 	stw	r4,0(r3)
    f9fc:	10000415 	stw	zero,16(r2)
    fa00:	10000315 	stw	zero,12(r2)
    fa04:	dfc00317 	ldw	ra,12(sp)
    fa08:	dc800217 	ldw	r18,8(sp)
    fa0c:	dc400117 	ldw	r17,4(sp)
    fa10:	dc000017 	ldw	r16,0(sp)
    fa14:	dec00404 	addi	sp,sp,16
    fa18:	f800283a 	ret
    fa1c:	01800844 	movi	r6,33
    fa20:	01400104 	movi	r5,4
    fa24:	00128f80 	call	128f8 <_calloc_r>
    fa28:	88801315 	stw	r2,76(r17)
    fa2c:	103fec1e 	bne	r2,zero,f9e0 <__alt_data_end+0xf000f9e0>
    fa30:	0005883a 	mov	r2,zero
    fa34:	003ff306 	br	fa04 <__alt_data_end+0xf000fa04>
    fa38:	01400044 	movi	r5,1
    fa3c:	2c24983a 	sll	r18,r5,r16
    fa40:	8809883a 	mov	r4,r17
    fa44:	91800144 	addi	r6,r18,5
    fa48:	318d883a 	add	r6,r6,r6
    fa4c:	318d883a 	add	r6,r6,r6
    fa50:	00128f80 	call	128f8 <_calloc_r>
    fa54:	103ff626 	beq	r2,zero,fa30 <__alt_data_end+0xf000fa30>
    fa58:	14000115 	stw	r16,4(r2)
    fa5c:	14800215 	stw	r18,8(r2)
    fa60:	003fe606 	br	f9fc <__alt_data_end+0xf000f9fc>

0000fa64 <_Bfree>:
    fa64:	28000826 	beq	r5,zero,fa88 <_Bfree+0x24>
    fa68:	28c00117 	ldw	r3,4(r5)
    fa6c:	20801317 	ldw	r2,76(r4)
    fa70:	18c7883a 	add	r3,r3,r3
    fa74:	18c7883a 	add	r3,r3,r3
    fa78:	10c5883a 	add	r2,r2,r3
    fa7c:	10c00017 	ldw	r3,0(r2)
    fa80:	28c00015 	stw	r3,0(r5)
    fa84:	11400015 	stw	r5,0(r2)
    fa88:	f800283a 	ret

0000fa8c <__multadd>:
    fa8c:	defffa04 	addi	sp,sp,-24
    fa90:	dc800315 	stw	r18,12(sp)
    fa94:	dc400215 	stw	r17,8(sp)
    fa98:	dc000115 	stw	r16,4(sp)
    fa9c:	2823883a 	mov	r17,r5
    faa0:	2c000417 	ldw	r16,16(r5)
    faa4:	dfc00515 	stw	ra,20(sp)
    faa8:	dcc00415 	stw	r19,16(sp)
    faac:	2025883a 	mov	r18,r4
    fab0:	29400504 	addi	r5,r5,20
    fab4:	0011883a 	mov	r8,zero
    fab8:	28c00017 	ldw	r3,0(r5)
    fabc:	29400104 	addi	r5,r5,4
    fac0:	42000044 	addi	r8,r8,1
    fac4:	18bfffcc 	andi	r2,r3,65535
    fac8:	1185383a 	mul	r2,r2,r6
    facc:	1806d43a 	srli	r3,r3,16
    fad0:	11cf883a 	add	r7,r2,r7
    fad4:	3808d43a 	srli	r4,r7,16
    fad8:	1987383a 	mul	r3,r3,r6
    fadc:	38bfffcc 	andi	r2,r7,65535
    fae0:	1907883a 	add	r3,r3,r4
    fae4:	1808943a 	slli	r4,r3,16
    fae8:	180ed43a 	srli	r7,r3,16
    faec:	2085883a 	add	r2,r4,r2
    faf0:	28bfff15 	stw	r2,-4(r5)
    faf4:	443ff016 	blt	r8,r16,fab8 <__alt_data_end+0xf000fab8>
    faf8:	38000926 	beq	r7,zero,fb20 <__multadd+0x94>
    fafc:	88800217 	ldw	r2,8(r17)
    fb00:	80800f0e 	bge	r16,r2,fb40 <__multadd+0xb4>
    fb04:	80800144 	addi	r2,r16,5
    fb08:	1085883a 	add	r2,r2,r2
    fb0c:	1085883a 	add	r2,r2,r2
    fb10:	8885883a 	add	r2,r17,r2
    fb14:	11c00015 	stw	r7,0(r2)
    fb18:	84000044 	addi	r16,r16,1
    fb1c:	8c000415 	stw	r16,16(r17)
    fb20:	8805883a 	mov	r2,r17
    fb24:	dfc00517 	ldw	ra,20(sp)
    fb28:	dcc00417 	ldw	r19,16(sp)
    fb2c:	dc800317 	ldw	r18,12(sp)
    fb30:	dc400217 	ldw	r17,8(sp)
    fb34:	dc000117 	ldw	r16,4(sp)
    fb38:	dec00604 	addi	sp,sp,24
    fb3c:	f800283a 	ret
    fb40:	89400117 	ldw	r5,4(r17)
    fb44:	9009883a 	mov	r4,r18
    fb48:	d9c00015 	stw	r7,0(sp)
    fb4c:	29400044 	addi	r5,r5,1
    fb50:	000f9bc0 	call	f9bc <_Balloc>
    fb54:	89800417 	ldw	r6,16(r17)
    fb58:	89400304 	addi	r5,r17,12
    fb5c:	11000304 	addi	r4,r2,12
    fb60:	31800084 	addi	r6,r6,2
    fb64:	318d883a 	add	r6,r6,r6
    fb68:	318d883a 	add	r6,r6,r6
    fb6c:	1027883a 	mov	r19,r2
    fb70:	0009b240 	call	9b24 <memcpy>
    fb74:	d9c00017 	ldw	r7,0(sp)
    fb78:	88000a26 	beq	r17,zero,fba4 <__multadd+0x118>
    fb7c:	88c00117 	ldw	r3,4(r17)
    fb80:	90801317 	ldw	r2,76(r18)
    fb84:	18c7883a 	add	r3,r3,r3
    fb88:	18c7883a 	add	r3,r3,r3
    fb8c:	10c5883a 	add	r2,r2,r3
    fb90:	10c00017 	ldw	r3,0(r2)
    fb94:	88c00015 	stw	r3,0(r17)
    fb98:	14400015 	stw	r17,0(r2)
    fb9c:	9823883a 	mov	r17,r19
    fba0:	003fd806 	br	fb04 <__alt_data_end+0xf000fb04>
    fba4:	9823883a 	mov	r17,r19
    fba8:	003fd606 	br	fb04 <__alt_data_end+0xf000fb04>

0000fbac <__s2b>:
    fbac:	defff904 	addi	sp,sp,-28
    fbb0:	dc400115 	stw	r17,4(sp)
    fbb4:	dc000015 	stw	r16,0(sp)
    fbb8:	2023883a 	mov	r17,r4
    fbbc:	2821883a 	mov	r16,r5
    fbc0:	39000204 	addi	r4,r7,8
    fbc4:	01400244 	movi	r5,9
    fbc8:	dcc00315 	stw	r19,12(sp)
    fbcc:	dc800215 	stw	r18,8(sp)
    fbd0:	dfc00615 	stw	ra,24(sp)
    fbd4:	dd400515 	stw	r21,20(sp)
    fbd8:	dd000415 	stw	r20,16(sp)
    fbdc:	3825883a 	mov	r18,r7
    fbe0:	3027883a 	mov	r19,r6
    fbe4:	00098f40 	call	98f4 <__divsi3>
    fbe8:	00c00044 	movi	r3,1
    fbec:	000b883a 	mov	r5,zero
    fbf0:	1880030e 	bge	r3,r2,fc00 <__s2b+0x54>
    fbf4:	18c7883a 	add	r3,r3,r3
    fbf8:	29400044 	addi	r5,r5,1
    fbfc:	18bffd16 	blt	r3,r2,fbf4 <__alt_data_end+0xf000fbf4>
    fc00:	8809883a 	mov	r4,r17
    fc04:	000f9bc0 	call	f9bc <_Balloc>
    fc08:	d8c00717 	ldw	r3,28(sp)
    fc0c:	10c00515 	stw	r3,20(r2)
    fc10:	00c00044 	movi	r3,1
    fc14:	10c00415 	stw	r3,16(r2)
    fc18:	00c00244 	movi	r3,9
    fc1c:	1cc0210e 	bge	r3,r19,fca4 <__s2b+0xf8>
    fc20:	80eb883a 	add	r21,r16,r3
    fc24:	a829883a 	mov	r20,r21
    fc28:	84e1883a 	add	r16,r16,r19
    fc2c:	a1c00007 	ldb	r7,0(r20)
    fc30:	01800284 	movi	r6,10
    fc34:	a5000044 	addi	r20,r20,1
    fc38:	100b883a 	mov	r5,r2
    fc3c:	39fff404 	addi	r7,r7,-48
    fc40:	8809883a 	mov	r4,r17
    fc44:	000fa8c0 	call	fa8c <__multadd>
    fc48:	a43ff81e 	bne	r20,r16,fc2c <__alt_data_end+0xf000fc2c>
    fc4c:	ace1883a 	add	r16,r21,r19
    fc50:	843ffe04 	addi	r16,r16,-8
    fc54:	9c800a0e 	bge	r19,r18,fc80 <__s2b+0xd4>
    fc58:	94e5c83a 	sub	r18,r18,r19
    fc5c:	84a5883a 	add	r18,r16,r18
    fc60:	81c00007 	ldb	r7,0(r16)
    fc64:	01800284 	movi	r6,10
    fc68:	84000044 	addi	r16,r16,1
    fc6c:	100b883a 	mov	r5,r2
    fc70:	39fff404 	addi	r7,r7,-48
    fc74:	8809883a 	mov	r4,r17
    fc78:	000fa8c0 	call	fa8c <__multadd>
    fc7c:	84bff81e 	bne	r16,r18,fc60 <__alt_data_end+0xf000fc60>
    fc80:	dfc00617 	ldw	ra,24(sp)
    fc84:	dd400517 	ldw	r21,20(sp)
    fc88:	dd000417 	ldw	r20,16(sp)
    fc8c:	dcc00317 	ldw	r19,12(sp)
    fc90:	dc800217 	ldw	r18,8(sp)
    fc94:	dc400117 	ldw	r17,4(sp)
    fc98:	dc000017 	ldw	r16,0(sp)
    fc9c:	dec00704 	addi	sp,sp,28
    fca0:	f800283a 	ret
    fca4:	84000284 	addi	r16,r16,10
    fca8:	1827883a 	mov	r19,r3
    fcac:	003fe906 	br	fc54 <__alt_data_end+0xf000fc54>

0000fcb0 <__hi0bits>:
    fcb0:	20bfffec 	andhi	r2,r4,65535
    fcb4:	1000141e 	bne	r2,zero,fd08 <__hi0bits+0x58>
    fcb8:	2008943a 	slli	r4,r4,16
    fcbc:	00800404 	movi	r2,16
    fcc0:	20ffc02c 	andhi	r3,r4,65280
    fcc4:	1800021e 	bne	r3,zero,fcd0 <__hi0bits+0x20>
    fcc8:	2008923a 	slli	r4,r4,8
    fccc:	10800204 	addi	r2,r2,8
    fcd0:	20fc002c 	andhi	r3,r4,61440
    fcd4:	1800021e 	bne	r3,zero,fce0 <__hi0bits+0x30>
    fcd8:	2008913a 	slli	r4,r4,4
    fcdc:	10800104 	addi	r2,r2,4
    fce0:	20f0002c 	andhi	r3,r4,49152
    fce4:	1800031e 	bne	r3,zero,fcf4 <__hi0bits+0x44>
    fce8:	2109883a 	add	r4,r4,r4
    fcec:	10800084 	addi	r2,r2,2
    fcf0:	2109883a 	add	r4,r4,r4
    fcf4:	20000316 	blt	r4,zero,fd04 <__hi0bits+0x54>
    fcf8:	2110002c 	andhi	r4,r4,16384
    fcfc:	2000041e 	bne	r4,zero,fd10 <__hi0bits+0x60>
    fd00:	00800804 	movi	r2,32
    fd04:	f800283a 	ret
    fd08:	0005883a 	mov	r2,zero
    fd0c:	003fec06 	br	fcc0 <__alt_data_end+0xf000fcc0>
    fd10:	10800044 	addi	r2,r2,1
    fd14:	f800283a 	ret

0000fd18 <__lo0bits>:
    fd18:	20c00017 	ldw	r3,0(r4)
    fd1c:	188001cc 	andi	r2,r3,7
    fd20:	10000826 	beq	r2,zero,fd44 <__lo0bits+0x2c>
    fd24:	1880004c 	andi	r2,r3,1
    fd28:	1000211e 	bne	r2,zero,fdb0 <__lo0bits+0x98>
    fd2c:	1880008c 	andi	r2,r3,2
    fd30:	1000211e 	bne	r2,zero,fdb8 <__lo0bits+0xa0>
    fd34:	1806d0ba 	srli	r3,r3,2
    fd38:	00800084 	movi	r2,2
    fd3c:	20c00015 	stw	r3,0(r4)
    fd40:	f800283a 	ret
    fd44:	18bfffcc 	andi	r2,r3,65535
    fd48:	10001326 	beq	r2,zero,fd98 <__lo0bits+0x80>
    fd4c:	0005883a 	mov	r2,zero
    fd50:	19403fcc 	andi	r5,r3,255
    fd54:	2800021e 	bne	r5,zero,fd60 <__lo0bits+0x48>
    fd58:	1806d23a 	srli	r3,r3,8
    fd5c:	10800204 	addi	r2,r2,8
    fd60:	194003cc 	andi	r5,r3,15
    fd64:	2800021e 	bne	r5,zero,fd70 <__lo0bits+0x58>
    fd68:	1806d13a 	srli	r3,r3,4
    fd6c:	10800104 	addi	r2,r2,4
    fd70:	194000cc 	andi	r5,r3,3
    fd74:	2800021e 	bne	r5,zero,fd80 <__lo0bits+0x68>
    fd78:	1806d0ba 	srli	r3,r3,2
    fd7c:	10800084 	addi	r2,r2,2
    fd80:	1940004c 	andi	r5,r3,1
    fd84:	2800081e 	bne	r5,zero,fda8 <__lo0bits+0x90>
    fd88:	1806d07a 	srli	r3,r3,1
    fd8c:	1800051e 	bne	r3,zero,fda4 <__lo0bits+0x8c>
    fd90:	00800804 	movi	r2,32
    fd94:	f800283a 	ret
    fd98:	1806d43a 	srli	r3,r3,16
    fd9c:	00800404 	movi	r2,16
    fda0:	003feb06 	br	fd50 <__alt_data_end+0xf000fd50>
    fda4:	10800044 	addi	r2,r2,1
    fda8:	20c00015 	stw	r3,0(r4)
    fdac:	f800283a 	ret
    fdb0:	0005883a 	mov	r2,zero
    fdb4:	f800283a 	ret
    fdb8:	1806d07a 	srli	r3,r3,1
    fdbc:	00800044 	movi	r2,1
    fdc0:	20c00015 	stw	r3,0(r4)
    fdc4:	f800283a 	ret

0000fdc8 <__i2b>:
    fdc8:	defffd04 	addi	sp,sp,-12
    fdcc:	dc000015 	stw	r16,0(sp)
    fdd0:	04000044 	movi	r16,1
    fdd4:	dc400115 	stw	r17,4(sp)
    fdd8:	2823883a 	mov	r17,r5
    fddc:	800b883a 	mov	r5,r16
    fde0:	dfc00215 	stw	ra,8(sp)
    fde4:	000f9bc0 	call	f9bc <_Balloc>
    fde8:	14400515 	stw	r17,20(r2)
    fdec:	14000415 	stw	r16,16(r2)
    fdf0:	dfc00217 	ldw	ra,8(sp)
    fdf4:	dc400117 	ldw	r17,4(sp)
    fdf8:	dc000017 	ldw	r16,0(sp)
    fdfc:	dec00304 	addi	sp,sp,12
    fe00:	f800283a 	ret

0000fe04 <__multiply>:
    fe04:	defffa04 	addi	sp,sp,-24
    fe08:	dcc00315 	stw	r19,12(sp)
    fe0c:	dc800215 	stw	r18,8(sp)
    fe10:	34c00417 	ldw	r19,16(r6)
    fe14:	2c800417 	ldw	r18,16(r5)
    fe18:	dd000415 	stw	r20,16(sp)
    fe1c:	dc400115 	stw	r17,4(sp)
    fe20:	dfc00515 	stw	ra,20(sp)
    fe24:	dc000015 	stw	r16,0(sp)
    fe28:	2829883a 	mov	r20,r5
    fe2c:	3023883a 	mov	r17,r6
    fe30:	94c0050e 	bge	r18,r19,fe48 <__multiply+0x44>
    fe34:	9007883a 	mov	r3,r18
    fe38:	3029883a 	mov	r20,r6
    fe3c:	9825883a 	mov	r18,r19
    fe40:	2823883a 	mov	r17,r5
    fe44:	1827883a 	mov	r19,r3
    fe48:	a0800217 	ldw	r2,8(r20)
    fe4c:	94e1883a 	add	r16,r18,r19
    fe50:	a1400117 	ldw	r5,4(r20)
    fe54:	1400010e 	bge	r2,r16,fe5c <__multiply+0x58>
    fe58:	29400044 	addi	r5,r5,1
    fe5c:	000f9bc0 	call	f9bc <_Balloc>
    fe60:	8415883a 	add	r10,r16,r16
    fe64:	12c00504 	addi	r11,r2,20
    fe68:	5295883a 	add	r10,r10,r10
    fe6c:	5a95883a 	add	r10,r11,r10
    fe70:	5807883a 	mov	r3,r11
    fe74:	5a80032e 	bgeu	r11,r10,fe84 <__multiply+0x80>
    fe78:	18000015 	stw	zero,0(r3)
    fe7c:	18c00104 	addi	r3,r3,4
    fe80:	1abffd36 	bltu	r3,r10,fe78 <__alt_data_end+0xf000fe78>
    fe84:	9ce7883a 	add	r19,r19,r19
    fe88:	94a5883a 	add	r18,r18,r18
    fe8c:	89800504 	addi	r6,r17,20
    fe90:	9ce7883a 	add	r19,r19,r19
    fe94:	a3400504 	addi	r13,r20,20
    fe98:	94a5883a 	add	r18,r18,r18
    fe9c:	34d9883a 	add	r12,r6,r19
    fea0:	6c93883a 	add	r9,r13,r18
    fea4:	3300422e 	bgeu	r6,r12,ffb0 <__multiply+0x1ac>
    fea8:	37c00017 	ldw	ra,0(r6)
    feac:	fbffffcc 	andi	r15,ra,65535
    feb0:	78001b26 	beq	r15,zero,ff20 <__multiply+0x11c>
    feb4:	5811883a 	mov	r8,r11
    feb8:	681d883a 	mov	r14,r13
    febc:	000f883a 	mov	r7,zero
    fec0:	71000017 	ldw	r4,0(r14)
    fec4:	40c00017 	ldw	r3,0(r8)
    fec8:	73800104 	addi	r14,r14,4
    fecc:	217fffcc 	andi	r5,r4,65535
    fed0:	2bcb383a 	mul	r5,r5,r15
    fed4:	2008d43a 	srli	r4,r4,16
    fed8:	1c7fffcc 	andi	r17,r3,65535
    fedc:	2c4b883a 	add	r5,r5,r17
    fee0:	29cb883a 	add	r5,r5,r7
    fee4:	23c9383a 	mul	r4,r4,r15
    fee8:	1806d43a 	srli	r3,r3,16
    feec:	280ed43a 	srli	r7,r5,16
    fef0:	297fffcc 	andi	r5,r5,65535
    fef4:	20c7883a 	add	r3,r4,r3
    fef8:	19c7883a 	add	r3,r3,r7
    fefc:	1808943a 	slli	r4,r3,16
    ff00:	4023883a 	mov	r17,r8
    ff04:	180ed43a 	srli	r7,r3,16
    ff08:	214ab03a 	or	r5,r4,r5
    ff0c:	41400015 	stw	r5,0(r8)
    ff10:	42000104 	addi	r8,r8,4
    ff14:	727fea36 	bltu	r14,r9,fec0 <__alt_data_end+0xf000fec0>
    ff18:	89c00115 	stw	r7,4(r17)
    ff1c:	37c00017 	ldw	ra,0(r6)
    ff20:	f83ed43a 	srli	ra,ra,16
    ff24:	f8001f26 	beq	ra,zero,ffa4 <__multiply+0x1a0>
    ff28:	58c00017 	ldw	r3,0(r11)
    ff2c:	681d883a 	mov	r14,r13
    ff30:	581f883a 	mov	r15,r11
    ff34:	1811883a 	mov	r8,r3
    ff38:	5825883a 	mov	r18,r11
    ff3c:	000f883a 	mov	r7,zero
    ff40:	00000106 	br	ff48 <__multiply+0x144>
    ff44:	8825883a 	mov	r18,r17
    ff48:	7140000b 	ldhu	r5,0(r14)
    ff4c:	4010d43a 	srli	r8,r8,16
    ff50:	193fffcc 	andi	r4,r3,65535
    ff54:	2fcb383a 	mul	r5,r5,ra
    ff58:	7bc00104 	addi	r15,r15,4
    ff5c:	73800104 	addi	r14,r14,4
    ff60:	2a0b883a 	add	r5,r5,r8
    ff64:	29cb883a 	add	r5,r5,r7
    ff68:	2806943a 	slli	r3,r5,16
    ff6c:	94400104 	addi	r17,r18,4
    ff70:	280ad43a 	srli	r5,r5,16
    ff74:	1908b03a 	or	r4,r3,r4
    ff78:	793fff15 	stw	r4,-4(r15)
    ff7c:	70ffff17 	ldw	r3,-4(r14)
    ff80:	8a000017 	ldw	r8,0(r17)
    ff84:	1806d43a 	srli	r3,r3,16
    ff88:	413fffcc 	andi	r4,r8,65535
    ff8c:	1fc7383a 	mul	r3,r3,ra
    ff90:	1907883a 	add	r3,r3,r4
    ff94:	1947883a 	add	r3,r3,r5
    ff98:	180ed43a 	srli	r7,r3,16
    ff9c:	727fe936 	bltu	r14,r9,ff44 <__alt_data_end+0xf000ff44>
    ffa0:	90c00115 	stw	r3,4(r18)
    ffa4:	31800104 	addi	r6,r6,4
    ffa8:	5ac00104 	addi	r11,r11,4
    ffac:	333fbe36 	bltu	r6,r12,fea8 <__alt_data_end+0xf000fea8>
    ffb0:	0400090e 	bge	zero,r16,ffd8 <__multiply+0x1d4>
    ffb4:	50ffff17 	ldw	r3,-4(r10)
    ffb8:	52bfff04 	addi	r10,r10,-4
    ffbc:	18000326 	beq	r3,zero,ffcc <__multiply+0x1c8>
    ffc0:	00000506 	br	ffd8 <__multiply+0x1d4>
    ffc4:	50c00017 	ldw	r3,0(r10)
    ffc8:	1800031e 	bne	r3,zero,ffd8 <__multiply+0x1d4>
    ffcc:	843fffc4 	addi	r16,r16,-1
    ffd0:	52bfff04 	addi	r10,r10,-4
    ffd4:	803ffb1e 	bne	r16,zero,ffc4 <__alt_data_end+0xf000ffc4>
    ffd8:	14000415 	stw	r16,16(r2)
    ffdc:	dfc00517 	ldw	ra,20(sp)
    ffe0:	dd000417 	ldw	r20,16(sp)
    ffe4:	dcc00317 	ldw	r19,12(sp)
    ffe8:	dc800217 	ldw	r18,8(sp)
    ffec:	dc400117 	ldw	r17,4(sp)
    fff0:	dc000017 	ldw	r16,0(sp)
    fff4:	dec00604 	addi	sp,sp,24
    fff8:	f800283a 	ret

0000fffc <__pow5mult>:
    fffc:	defffa04 	addi	sp,sp,-24
   10000:	dcc00315 	stw	r19,12(sp)
   10004:	dc000015 	stw	r16,0(sp)
   10008:	dfc00515 	stw	ra,20(sp)
   1000c:	dd000415 	stw	r20,16(sp)
   10010:	dc800215 	stw	r18,8(sp)
   10014:	dc400115 	stw	r17,4(sp)
   10018:	308000cc 	andi	r2,r6,3
   1001c:	3021883a 	mov	r16,r6
   10020:	2027883a 	mov	r19,r4
   10024:	10002f1e 	bne	r2,zero,100e4 <__pow5mult+0xe8>
   10028:	2825883a 	mov	r18,r5
   1002c:	8021d0ba 	srai	r16,r16,2
   10030:	80001a26 	beq	r16,zero,1009c <__pow5mult+0xa0>
   10034:	9c401217 	ldw	r17,72(r19)
   10038:	8800061e 	bne	r17,zero,10054 <__pow5mult+0x58>
   1003c:	00003406 	br	10110 <__pow5mult+0x114>
   10040:	8021d07a 	srai	r16,r16,1
   10044:	80001526 	beq	r16,zero,1009c <__pow5mult+0xa0>
   10048:	88800017 	ldw	r2,0(r17)
   1004c:	10001c26 	beq	r2,zero,100c0 <__pow5mult+0xc4>
   10050:	1023883a 	mov	r17,r2
   10054:	8080004c 	andi	r2,r16,1
   10058:	103ff926 	beq	r2,zero,10040 <__alt_data_end+0xf0010040>
   1005c:	880d883a 	mov	r6,r17
   10060:	900b883a 	mov	r5,r18
   10064:	9809883a 	mov	r4,r19
   10068:	000fe040 	call	fe04 <__multiply>
   1006c:	90001b26 	beq	r18,zero,100dc <__pow5mult+0xe0>
   10070:	91000117 	ldw	r4,4(r18)
   10074:	98c01317 	ldw	r3,76(r19)
   10078:	8021d07a 	srai	r16,r16,1
   1007c:	2109883a 	add	r4,r4,r4
   10080:	2109883a 	add	r4,r4,r4
   10084:	1907883a 	add	r3,r3,r4
   10088:	19000017 	ldw	r4,0(r3)
   1008c:	91000015 	stw	r4,0(r18)
   10090:	1c800015 	stw	r18,0(r3)
   10094:	1025883a 	mov	r18,r2
   10098:	803feb1e 	bne	r16,zero,10048 <__alt_data_end+0xf0010048>
   1009c:	9005883a 	mov	r2,r18
   100a0:	dfc00517 	ldw	ra,20(sp)
   100a4:	dd000417 	ldw	r20,16(sp)
   100a8:	dcc00317 	ldw	r19,12(sp)
   100ac:	dc800217 	ldw	r18,8(sp)
   100b0:	dc400117 	ldw	r17,4(sp)
   100b4:	dc000017 	ldw	r16,0(sp)
   100b8:	dec00604 	addi	sp,sp,24
   100bc:	f800283a 	ret
   100c0:	880d883a 	mov	r6,r17
   100c4:	880b883a 	mov	r5,r17
   100c8:	9809883a 	mov	r4,r19
   100cc:	000fe040 	call	fe04 <__multiply>
   100d0:	88800015 	stw	r2,0(r17)
   100d4:	10000015 	stw	zero,0(r2)
   100d8:	003fdd06 	br	10050 <__alt_data_end+0xf0010050>
   100dc:	1025883a 	mov	r18,r2
   100e0:	003fd706 	br	10040 <__alt_data_end+0xf0010040>
   100e4:	10bfffc4 	addi	r2,r2,-1
   100e8:	1085883a 	add	r2,r2,r2
   100ec:	00c20034 	movhi	r3,2048
   100f0:	18c12804 	addi	r3,r3,1184
   100f4:	1085883a 	add	r2,r2,r2
   100f8:	1885883a 	add	r2,r3,r2
   100fc:	11800017 	ldw	r6,0(r2)
   10100:	000f883a 	mov	r7,zero
   10104:	000fa8c0 	call	fa8c <__multadd>
   10108:	1025883a 	mov	r18,r2
   1010c:	003fc706 	br	1002c <__alt_data_end+0xf001002c>
   10110:	05000044 	movi	r20,1
   10114:	a00b883a 	mov	r5,r20
   10118:	9809883a 	mov	r4,r19
   1011c:	000f9bc0 	call	f9bc <_Balloc>
   10120:	1023883a 	mov	r17,r2
   10124:	00809c44 	movi	r2,625
   10128:	88800515 	stw	r2,20(r17)
   1012c:	8d000415 	stw	r20,16(r17)
   10130:	9c401215 	stw	r17,72(r19)
   10134:	88000015 	stw	zero,0(r17)
   10138:	003fc606 	br	10054 <__alt_data_end+0xf0010054>

0001013c <__lshift>:
   1013c:	defff904 	addi	sp,sp,-28
   10140:	dd400515 	stw	r21,20(sp)
   10144:	dcc00315 	stw	r19,12(sp)
   10148:	302bd17a 	srai	r21,r6,5
   1014c:	2cc00417 	ldw	r19,16(r5)
   10150:	28800217 	ldw	r2,8(r5)
   10154:	dd000415 	stw	r20,16(sp)
   10158:	ace7883a 	add	r19,r21,r19
   1015c:	dc800215 	stw	r18,8(sp)
   10160:	dc400115 	stw	r17,4(sp)
   10164:	dc000015 	stw	r16,0(sp)
   10168:	dfc00615 	stw	ra,24(sp)
   1016c:	9c000044 	addi	r16,r19,1
   10170:	2823883a 	mov	r17,r5
   10174:	3029883a 	mov	r20,r6
   10178:	2025883a 	mov	r18,r4
   1017c:	29400117 	ldw	r5,4(r5)
   10180:	1400030e 	bge	r2,r16,10190 <__lshift+0x54>
   10184:	1085883a 	add	r2,r2,r2
   10188:	29400044 	addi	r5,r5,1
   1018c:	143ffd16 	blt	r2,r16,10184 <__alt_data_end+0xf0010184>
   10190:	9009883a 	mov	r4,r18
   10194:	000f9bc0 	call	f9bc <_Balloc>
   10198:	10c00504 	addi	r3,r2,20
   1019c:	0540070e 	bge	zero,r21,101bc <__lshift+0x80>
   101a0:	ad6b883a 	add	r21,r21,r21
   101a4:	ad6b883a 	add	r21,r21,r21
   101a8:	1809883a 	mov	r4,r3
   101ac:	1d47883a 	add	r3,r3,r21
   101b0:	20000015 	stw	zero,0(r4)
   101b4:	21000104 	addi	r4,r4,4
   101b8:	193ffd1e 	bne	r3,r4,101b0 <__alt_data_end+0xf00101b0>
   101bc:	8a000417 	ldw	r8,16(r17)
   101c0:	89000504 	addi	r4,r17,20
   101c4:	a18007cc 	andi	r6,r20,31
   101c8:	4211883a 	add	r8,r8,r8
   101cc:	4211883a 	add	r8,r8,r8
   101d0:	2211883a 	add	r8,r4,r8
   101d4:	30002326 	beq	r6,zero,10264 <__lshift+0x128>
   101d8:	02400804 	movi	r9,32
   101dc:	4993c83a 	sub	r9,r9,r6
   101e0:	000b883a 	mov	r5,zero
   101e4:	21c00017 	ldw	r7,0(r4)
   101e8:	1815883a 	mov	r10,r3
   101ec:	18c00104 	addi	r3,r3,4
   101f0:	398e983a 	sll	r7,r7,r6
   101f4:	21000104 	addi	r4,r4,4
   101f8:	394ab03a 	or	r5,r7,r5
   101fc:	197fff15 	stw	r5,-4(r3)
   10200:	217fff17 	ldw	r5,-4(r4)
   10204:	2a4ad83a 	srl	r5,r5,r9
   10208:	223ff636 	bltu	r4,r8,101e4 <__alt_data_end+0xf00101e4>
   1020c:	51400115 	stw	r5,4(r10)
   10210:	28001a1e 	bne	r5,zero,1027c <__lshift+0x140>
   10214:	843fffc4 	addi	r16,r16,-1
   10218:	14000415 	stw	r16,16(r2)
   1021c:	88000826 	beq	r17,zero,10240 <__lshift+0x104>
   10220:	89000117 	ldw	r4,4(r17)
   10224:	90c01317 	ldw	r3,76(r18)
   10228:	2109883a 	add	r4,r4,r4
   1022c:	2109883a 	add	r4,r4,r4
   10230:	1907883a 	add	r3,r3,r4
   10234:	19000017 	ldw	r4,0(r3)
   10238:	89000015 	stw	r4,0(r17)
   1023c:	1c400015 	stw	r17,0(r3)
   10240:	dfc00617 	ldw	ra,24(sp)
   10244:	dd400517 	ldw	r21,20(sp)
   10248:	dd000417 	ldw	r20,16(sp)
   1024c:	dcc00317 	ldw	r19,12(sp)
   10250:	dc800217 	ldw	r18,8(sp)
   10254:	dc400117 	ldw	r17,4(sp)
   10258:	dc000017 	ldw	r16,0(sp)
   1025c:	dec00704 	addi	sp,sp,28
   10260:	f800283a 	ret
   10264:	21400017 	ldw	r5,0(r4)
   10268:	18c00104 	addi	r3,r3,4
   1026c:	21000104 	addi	r4,r4,4
   10270:	197fff15 	stw	r5,-4(r3)
   10274:	223ffb36 	bltu	r4,r8,10264 <__alt_data_end+0xf0010264>
   10278:	003fe606 	br	10214 <__alt_data_end+0xf0010214>
   1027c:	9c000084 	addi	r16,r19,2
   10280:	003fe406 	br	10214 <__alt_data_end+0xf0010214>

00010284 <__mcmp>:
   10284:	20800417 	ldw	r2,16(r4)
   10288:	28c00417 	ldw	r3,16(r5)
   1028c:	10c5c83a 	sub	r2,r2,r3
   10290:	1000111e 	bne	r2,zero,102d8 <__mcmp+0x54>
   10294:	18c7883a 	add	r3,r3,r3
   10298:	18c7883a 	add	r3,r3,r3
   1029c:	21000504 	addi	r4,r4,20
   102a0:	29400504 	addi	r5,r5,20
   102a4:	20c5883a 	add	r2,r4,r3
   102a8:	28cb883a 	add	r5,r5,r3
   102ac:	00000106 	br	102b4 <__mcmp+0x30>
   102b0:	20800a2e 	bgeu	r4,r2,102dc <__mcmp+0x58>
   102b4:	10bfff04 	addi	r2,r2,-4
   102b8:	297fff04 	addi	r5,r5,-4
   102bc:	11800017 	ldw	r6,0(r2)
   102c0:	28c00017 	ldw	r3,0(r5)
   102c4:	30fffa26 	beq	r6,r3,102b0 <__alt_data_end+0xf00102b0>
   102c8:	30c00236 	bltu	r6,r3,102d4 <__mcmp+0x50>
   102cc:	00800044 	movi	r2,1
   102d0:	f800283a 	ret
   102d4:	00bfffc4 	movi	r2,-1
   102d8:	f800283a 	ret
   102dc:	0005883a 	mov	r2,zero
   102e0:	f800283a 	ret

000102e4 <__mdiff>:
   102e4:	28c00417 	ldw	r3,16(r5)
   102e8:	30800417 	ldw	r2,16(r6)
   102ec:	defffa04 	addi	sp,sp,-24
   102f0:	dcc00315 	stw	r19,12(sp)
   102f4:	dc800215 	stw	r18,8(sp)
   102f8:	dfc00515 	stw	ra,20(sp)
   102fc:	dd000415 	stw	r20,16(sp)
   10300:	dc400115 	stw	r17,4(sp)
   10304:	dc000015 	stw	r16,0(sp)
   10308:	1887c83a 	sub	r3,r3,r2
   1030c:	2825883a 	mov	r18,r5
   10310:	3027883a 	mov	r19,r6
   10314:	1800141e 	bne	r3,zero,10368 <__mdiff+0x84>
   10318:	1085883a 	add	r2,r2,r2
   1031c:	1085883a 	add	r2,r2,r2
   10320:	2a000504 	addi	r8,r5,20
   10324:	34000504 	addi	r16,r6,20
   10328:	4087883a 	add	r3,r8,r2
   1032c:	8085883a 	add	r2,r16,r2
   10330:	00000106 	br	10338 <__mdiff+0x54>
   10334:	40c0592e 	bgeu	r8,r3,1049c <__mdiff+0x1b8>
   10338:	18ffff04 	addi	r3,r3,-4
   1033c:	10bfff04 	addi	r2,r2,-4
   10340:	19c00017 	ldw	r7,0(r3)
   10344:	11400017 	ldw	r5,0(r2)
   10348:	397ffa26 	beq	r7,r5,10334 <__alt_data_end+0xf0010334>
   1034c:	3940592e 	bgeu	r7,r5,104b4 <__mdiff+0x1d0>
   10350:	9005883a 	mov	r2,r18
   10354:	4023883a 	mov	r17,r8
   10358:	9825883a 	mov	r18,r19
   1035c:	05000044 	movi	r20,1
   10360:	1027883a 	mov	r19,r2
   10364:	00000406 	br	10378 <__mdiff+0x94>
   10368:	18005616 	blt	r3,zero,104c4 <__mdiff+0x1e0>
   1036c:	34400504 	addi	r17,r6,20
   10370:	2c000504 	addi	r16,r5,20
   10374:	0029883a 	mov	r20,zero
   10378:	91400117 	ldw	r5,4(r18)
   1037c:	000f9bc0 	call	f9bc <_Balloc>
   10380:	92400417 	ldw	r9,16(r18)
   10384:	9b000417 	ldw	r12,16(r19)
   10388:	12c00504 	addi	r11,r2,20
   1038c:	4a51883a 	add	r8,r9,r9
   10390:	6319883a 	add	r12,r12,r12
   10394:	4211883a 	add	r8,r8,r8
   10398:	6319883a 	add	r12,r12,r12
   1039c:	15000315 	stw	r20,12(r2)
   103a0:	8211883a 	add	r8,r16,r8
   103a4:	8b19883a 	add	r12,r17,r12
   103a8:	0007883a 	mov	r3,zero
   103ac:	81400017 	ldw	r5,0(r16)
   103b0:	89c00017 	ldw	r7,0(r17)
   103b4:	59800104 	addi	r6,r11,4
   103b8:	293fffcc 	andi	r4,r5,65535
   103bc:	20c7883a 	add	r3,r4,r3
   103c0:	393fffcc 	andi	r4,r7,65535
   103c4:	1909c83a 	sub	r4,r3,r4
   103c8:	280ad43a 	srli	r5,r5,16
   103cc:	380ed43a 	srli	r7,r7,16
   103d0:	2007d43a 	srai	r3,r4,16
   103d4:	213fffcc 	andi	r4,r4,65535
   103d8:	29cbc83a 	sub	r5,r5,r7
   103dc:	28c7883a 	add	r3,r5,r3
   103e0:	180a943a 	slli	r5,r3,16
   103e4:	8c400104 	addi	r17,r17,4
   103e8:	84000104 	addi	r16,r16,4
   103ec:	2908b03a 	or	r4,r5,r4
   103f0:	59000015 	stw	r4,0(r11)
   103f4:	1807d43a 	srai	r3,r3,16
   103f8:	3015883a 	mov	r10,r6
   103fc:	3017883a 	mov	r11,r6
   10400:	8b3fea36 	bltu	r17,r12,103ac <__alt_data_end+0xf00103ac>
   10404:	8200162e 	bgeu	r16,r8,10460 <__mdiff+0x17c>
   10408:	8017883a 	mov	r11,r16
   1040c:	59400017 	ldw	r5,0(r11)
   10410:	31800104 	addi	r6,r6,4
   10414:	5ac00104 	addi	r11,r11,4
   10418:	293fffcc 	andi	r4,r5,65535
   1041c:	20c7883a 	add	r3,r4,r3
   10420:	280ed43a 	srli	r7,r5,16
   10424:	180bd43a 	srai	r5,r3,16
   10428:	193fffcc 	andi	r4,r3,65535
   1042c:	3947883a 	add	r3,r7,r5
   10430:	180a943a 	slli	r5,r3,16
   10434:	1807d43a 	srai	r3,r3,16
   10438:	2908b03a 	or	r4,r5,r4
   1043c:	313fff15 	stw	r4,-4(r6)
   10440:	5a3ff236 	bltu	r11,r8,1040c <__alt_data_end+0xf001040c>
   10444:	0406303a 	nor	r3,zero,r16
   10448:	1a07883a 	add	r3,r3,r8
   1044c:	1806d0ba 	srli	r3,r3,2
   10450:	18c00044 	addi	r3,r3,1
   10454:	18c7883a 	add	r3,r3,r3
   10458:	18c7883a 	add	r3,r3,r3
   1045c:	50d5883a 	add	r10,r10,r3
   10460:	50ffff04 	addi	r3,r10,-4
   10464:	2000041e 	bne	r4,zero,10478 <__mdiff+0x194>
   10468:	18ffff04 	addi	r3,r3,-4
   1046c:	19000017 	ldw	r4,0(r3)
   10470:	4a7fffc4 	addi	r9,r9,-1
   10474:	203ffc26 	beq	r4,zero,10468 <__alt_data_end+0xf0010468>
   10478:	12400415 	stw	r9,16(r2)
   1047c:	dfc00517 	ldw	ra,20(sp)
   10480:	dd000417 	ldw	r20,16(sp)
   10484:	dcc00317 	ldw	r19,12(sp)
   10488:	dc800217 	ldw	r18,8(sp)
   1048c:	dc400117 	ldw	r17,4(sp)
   10490:	dc000017 	ldw	r16,0(sp)
   10494:	dec00604 	addi	sp,sp,24
   10498:	f800283a 	ret
   1049c:	000b883a 	mov	r5,zero
   104a0:	000f9bc0 	call	f9bc <_Balloc>
   104a4:	00c00044 	movi	r3,1
   104a8:	10c00415 	stw	r3,16(r2)
   104ac:	10000515 	stw	zero,20(r2)
   104b0:	003ff206 	br	1047c <__alt_data_end+0xf001047c>
   104b4:	8023883a 	mov	r17,r16
   104b8:	0029883a 	mov	r20,zero
   104bc:	4021883a 	mov	r16,r8
   104c0:	003fad06 	br	10378 <__alt_data_end+0xf0010378>
   104c4:	9005883a 	mov	r2,r18
   104c8:	94400504 	addi	r17,r18,20
   104cc:	9c000504 	addi	r16,r19,20
   104d0:	9825883a 	mov	r18,r19
   104d4:	05000044 	movi	r20,1
   104d8:	1027883a 	mov	r19,r2
   104dc:	003fa606 	br	10378 <__alt_data_end+0xf0010378>

000104e0 <__ulp>:
   104e0:	295ffc2c 	andhi	r5,r5,32752
   104e4:	00bf3034 	movhi	r2,64704
   104e8:	2887883a 	add	r3,r5,r2
   104ec:	00c0020e 	bge	zero,r3,104f8 <__ulp+0x18>
   104f0:	0005883a 	mov	r2,zero
   104f4:	f800283a 	ret
   104f8:	00c7c83a 	sub	r3,zero,r3
   104fc:	1807d53a 	srai	r3,r3,20
   10500:	008004c4 	movi	r2,19
   10504:	10c00b0e 	bge	r2,r3,10534 <__ulp+0x54>
   10508:	18bffb04 	addi	r2,r3,-20
   1050c:	01000784 	movi	r4,30
   10510:	0007883a 	mov	r3,zero
   10514:	20800516 	blt	r4,r2,1052c <__ulp+0x4c>
   10518:	010007c4 	movi	r4,31
   1051c:	2089c83a 	sub	r4,r4,r2
   10520:	00800044 	movi	r2,1
   10524:	1104983a 	sll	r2,r2,r4
   10528:	f800283a 	ret
   1052c:	00800044 	movi	r2,1
   10530:	f800283a 	ret
   10534:	01400234 	movhi	r5,8
   10538:	28c7d83a 	sra	r3,r5,r3
   1053c:	0005883a 	mov	r2,zero
   10540:	f800283a 	ret

00010544 <__b2d>:
   10544:	defffa04 	addi	sp,sp,-24
   10548:	dc000015 	stw	r16,0(sp)
   1054c:	24000417 	ldw	r16,16(r4)
   10550:	dc400115 	stw	r17,4(sp)
   10554:	24400504 	addi	r17,r4,20
   10558:	8421883a 	add	r16,r16,r16
   1055c:	8421883a 	add	r16,r16,r16
   10560:	8c21883a 	add	r16,r17,r16
   10564:	dc800215 	stw	r18,8(sp)
   10568:	84bfff17 	ldw	r18,-4(r16)
   1056c:	dd000415 	stw	r20,16(sp)
   10570:	dcc00315 	stw	r19,12(sp)
   10574:	9009883a 	mov	r4,r18
   10578:	2829883a 	mov	r20,r5
   1057c:	dfc00515 	stw	ra,20(sp)
   10580:	000fcb00 	call	fcb0 <__hi0bits>
   10584:	00c00804 	movi	r3,32
   10588:	1889c83a 	sub	r4,r3,r2
   1058c:	a1000015 	stw	r4,0(r20)
   10590:	01000284 	movi	r4,10
   10594:	84ffff04 	addi	r19,r16,-4
   10598:	20801216 	blt	r4,r2,105e4 <__b2d+0xa0>
   1059c:	018002c4 	movi	r6,11
   105a0:	308dc83a 	sub	r6,r6,r2
   105a4:	9186d83a 	srl	r3,r18,r6
   105a8:	18cffc34 	orhi	r3,r3,16368
   105ac:	8cc0212e 	bgeu	r17,r19,10634 <__b2d+0xf0>
   105b0:	813ffe17 	ldw	r4,-8(r16)
   105b4:	218cd83a 	srl	r6,r4,r6
   105b8:	10800544 	addi	r2,r2,21
   105bc:	9084983a 	sll	r2,r18,r2
   105c0:	1184b03a 	or	r2,r2,r6
   105c4:	dfc00517 	ldw	ra,20(sp)
   105c8:	dd000417 	ldw	r20,16(sp)
   105cc:	dcc00317 	ldw	r19,12(sp)
   105d0:	dc800217 	ldw	r18,8(sp)
   105d4:	dc400117 	ldw	r17,4(sp)
   105d8:	dc000017 	ldw	r16,0(sp)
   105dc:	dec00604 	addi	sp,sp,24
   105e0:	f800283a 	ret
   105e4:	8cc00f2e 	bgeu	r17,r19,10624 <__b2d+0xe0>
   105e8:	117ffd44 	addi	r5,r2,-11
   105ec:	80bffe17 	ldw	r2,-8(r16)
   105f0:	28000e26 	beq	r5,zero,1062c <__b2d+0xe8>
   105f4:	1949c83a 	sub	r4,r3,r5
   105f8:	9164983a 	sll	r18,r18,r5
   105fc:	1106d83a 	srl	r3,r2,r4
   10600:	81bffe04 	addi	r6,r16,-8
   10604:	948ffc34 	orhi	r18,r18,16368
   10608:	90c6b03a 	or	r3,r18,r3
   1060c:	89800e2e 	bgeu	r17,r6,10648 <__b2d+0x104>
   10610:	81bffd17 	ldw	r6,-12(r16)
   10614:	1144983a 	sll	r2,r2,r5
   10618:	310ad83a 	srl	r5,r6,r4
   1061c:	2884b03a 	or	r2,r5,r2
   10620:	003fe806 	br	105c4 <__alt_data_end+0xf00105c4>
   10624:	10bffd44 	addi	r2,r2,-11
   10628:	1000041e 	bne	r2,zero,1063c <__b2d+0xf8>
   1062c:	90cffc34 	orhi	r3,r18,16368
   10630:	003fe406 	br	105c4 <__alt_data_end+0xf00105c4>
   10634:	000d883a 	mov	r6,zero
   10638:	003fdf06 	br	105b8 <__alt_data_end+0xf00105b8>
   1063c:	90a4983a 	sll	r18,r18,r2
   10640:	0005883a 	mov	r2,zero
   10644:	003ff906 	br	1062c <__alt_data_end+0xf001062c>
   10648:	1144983a 	sll	r2,r2,r5
   1064c:	003fdd06 	br	105c4 <__alt_data_end+0xf00105c4>

00010650 <__d2b>:
   10650:	defff804 	addi	sp,sp,-32
   10654:	dc000215 	stw	r16,8(sp)
   10658:	3021883a 	mov	r16,r6
   1065c:	dc400315 	stw	r17,12(sp)
   10660:	8022907a 	slli	r17,r16,1
   10664:	dd000615 	stw	r20,24(sp)
   10668:	2829883a 	mov	r20,r5
   1066c:	01400044 	movi	r5,1
   10670:	dcc00515 	stw	r19,20(sp)
   10674:	dc800415 	stw	r18,16(sp)
   10678:	dfc00715 	stw	ra,28(sp)
   1067c:	3825883a 	mov	r18,r7
   10680:	8822d57a 	srli	r17,r17,21
   10684:	000f9bc0 	call	f9bc <_Balloc>
   10688:	1027883a 	mov	r19,r2
   1068c:	00800434 	movhi	r2,16
   10690:	10bfffc4 	addi	r2,r2,-1
   10694:	808c703a 	and	r6,r16,r2
   10698:	88000126 	beq	r17,zero,106a0 <__d2b+0x50>
   1069c:	31800434 	orhi	r6,r6,16
   106a0:	d9800015 	stw	r6,0(sp)
   106a4:	a0002426 	beq	r20,zero,10738 <__d2b+0xe8>
   106a8:	d9000104 	addi	r4,sp,4
   106ac:	dd000115 	stw	r20,4(sp)
   106b0:	000fd180 	call	fd18 <__lo0bits>
   106b4:	d8c00017 	ldw	r3,0(sp)
   106b8:	10002f1e 	bne	r2,zero,10778 <__d2b+0x128>
   106bc:	d9000117 	ldw	r4,4(sp)
   106c0:	99000515 	stw	r4,20(r19)
   106c4:	1821003a 	cmpeq	r16,r3,zero
   106c8:	01000084 	movi	r4,2
   106cc:	2421c83a 	sub	r16,r4,r16
   106d0:	98c00615 	stw	r3,24(r19)
   106d4:	9c000415 	stw	r16,16(r19)
   106d8:	88001f1e 	bne	r17,zero,10758 <__d2b+0x108>
   106dc:	10bef384 	addi	r2,r2,-1074
   106e0:	90800015 	stw	r2,0(r18)
   106e4:	00900034 	movhi	r2,16384
   106e8:	10bfffc4 	addi	r2,r2,-1
   106ec:	8085883a 	add	r2,r16,r2
   106f0:	1085883a 	add	r2,r2,r2
   106f4:	1085883a 	add	r2,r2,r2
   106f8:	9885883a 	add	r2,r19,r2
   106fc:	11000517 	ldw	r4,20(r2)
   10700:	8020917a 	slli	r16,r16,5
   10704:	000fcb00 	call	fcb0 <__hi0bits>
   10708:	d8c00817 	ldw	r3,32(sp)
   1070c:	8085c83a 	sub	r2,r16,r2
   10710:	18800015 	stw	r2,0(r3)
   10714:	9805883a 	mov	r2,r19
   10718:	dfc00717 	ldw	ra,28(sp)
   1071c:	dd000617 	ldw	r20,24(sp)
   10720:	dcc00517 	ldw	r19,20(sp)
   10724:	dc800417 	ldw	r18,16(sp)
   10728:	dc400317 	ldw	r17,12(sp)
   1072c:	dc000217 	ldw	r16,8(sp)
   10730:	dec00804 	addi	sp,sp,32
   10734:	f800283a 	ret
   10738:	d809883a 	mov	r4,sp
   1073c:	000fd180 	call	fd18 <__lo0bits>
   10740:	d8c00017 	ldw	r3,0(sp)
   10744:	04000044 	movi	r16,1
   10748:	9c000415 	stw	r16,16(r19)
   1074c:	98c00515 	stw	r3,20(r19)
   10750:	10800804 	addi	r2,r2,32
   10754:	883fe126 	beq	r17,zero,106dc <__alt_data_end+0xf00106dc>
   10758:	00c00d44 	movi	r3,53
   1075c:	8c7ef344 	addi	r17,r17,-1075
   10760:	88a3883a 	add	r17,r17,r2
   10764:	1885c83a 	sub	r2,r3,r2
   10768:	d8c00817 	ldw	r3,32(sp)
   1076c:	94400015 	stw	r17,0(r18)
   10770:	18800015 	stw	r2,0(r3)
   10774:	003fe706 	br	10714 <__alt_data_end+0xf0010714>
   10778:	01000804 	movi	r4,32
   1077c:	2089c83a 	sub	r4,r4,r2
   10780:	1908983a 	sll	r4,r3,r4
   10784:	d9400117 	ldw	r5,4(sp)
   10788:	1886d83a 	srl	r3,r3,r2
   1078c:	2148b03a 	or	r4,r4,r5
   10790:	99000515 	stw	r4,20(r19)
   10794:	d8c00015 	stw	r3,0(sp)
   10798:	003fca06 	br	106c4 <__alt_data_end+0xf00106c4>

0001079c <__ratio>:
   1079c:	defff904 	addi	sp,sp,-28
   107a0:	dc400315 	stw	r17,12(sp)
   107a4:	2823883a 	mov	r17,r5
   107a8:	d9400104 	addi	r5,sp,4
   107ac:	dfc00615 	stw	ra,24(sp)
   107b0:	dcc00515 	stw	r19,20(sp)
   107b4:	dc800415 	stw	r18,16(sp)
   107b8:	2027883a 	mov	r19,r4
   107bc:	dc000215 	stw	r16,8(sp)
   107c0:	00105440 	call	10544 <__b2d>
   107c4:	d80b883a 	mov	r5,sp
   107c8:	8809883a 	mov	r4,r17
   107cc:	1025883a 	mov	r18,r2
   107d0:	1821883a 	mov	r16,r3
   107d4:	00105440 	call	10544 <__b2d>
   107d8:	8a000417 	ldw	r8,16(r17)
   107dc:	99000417 	ldw	r4,16(r19)
   107e0:	d9400117 	ldw	r5,4(sp)
   107e4:	2209c83a 	sub	r4,r4,r8
   107e8:	2010917a 	slli	r8,r4,5
   107ec:	d9000017 	ldw	r4,0(sp)
   107f0:	2909c83a 	sub	r4,r5,r4
   107f4:	4109883a 	add	r4,r8,r4
   107f8:	01000e0e 	bge	zero,r4,10834 <__ratio+0x98>
   107fc:	2008953a 	slli	r4,r4,20
   10800:	2421883a 	add	r16,r4,r16
   10804:	100d883a 	mov	r6,r2
   10808:	180f883a 	mov	r7,r3
   1080c:	9009883a 	mov	r4,r18
   10810:	800b883a 	mov	r5,r16
   10814:	0007bb40 	call	7bb4 <__divdf3>
   10818:	dfc00617 	ldw	ra,24(sp)
   1081c:	dcc00517 	ldw	r19,20(sp)
   10820:	dc800417 	ldw	r18,16(sp)
   10824:	dc400317 	ldw	r17,12(sp)
   10828:	dc000217 	ldw	r16,8(sp)
   1082c:	dec00704 	addi	sp,sp,28
   10830:	f800283a 	ret
   10834:	2008953a 	slli	r4,r4,20
   10838:	1907c83a 	sub	r3,r3,r4
   1083c:	003ff106 	br	10804 <__alt_data_end+0xf0010804>

00010840 <_mprec_log10>:
   10840:	defffe04 	addi	sp,sp,-8
   10844:	dc000015 	stw	r16,0(sp)
   10848:	dfc00115 	stw	ra,4(sp)
   1084c:	008005c4 	movi	r2,23
   10850:	2021883a 	mov	r16,r4
   10854:	11000d0e 	bge	r2,r4,1088c <_mprec_log10+0x4c>
   10858:	0005883a 	mov	r2,zero
   1085c:	00cffc34 	movhi	r3,16368
   10860:	843fffc4 	addi	r16,r16,-1
   10864:	000d883a 	mov	r6,zero
   10868:	01d00934 	movhi	r7,16420
   1086c:	1009883a 	mov	r4,r2
   10870:	180b883a 	mov	r5,r3
   10874:	00085780 	call	8578 <__muldf3>
   10878:	803ff91e 	bne	r16,zero,10860 <__alt_data_end+0xf0010860>
   1087c:	dfc00117 	ldw	ra,4(sp)
   10880:	dc000017 	ldw	r16,0(sp)
   10884:	dec00204 	addi	sp,sp,8
   10888:	f800283a 	ret
   1088c:	202090fa 	slli	r16,r4,3
   10890:	00820034 	movhi	r2,2048
   10894:	10813f04 	addi	r2,r2,1276
   10898:	1421883a 	add	r16,r2,r16
   1089c:	80800017 	ldw	r2,0(r16)
   108a0:	80c00117 	ldw	r3,4(r16)
   108a4:	dfc00117 	ldw	ra,4(sp)
   108a8:	dc000017 	ldw	r16,0(sp)
   108ac:	dec00204 	addi	sp,sp,8
   108b0:	f800283a 	ret

000108b4 <__copybits>:
   108b4:	297fffc4 	addi	r5,r5,-1
   108b8:	280fd17a 	srai	r7,r5,5
   108bc:	30c00417 	ldw	r3,16(r6)
   108c0:	30800504 	addi	r2,r6,20
   108c4:	39c00044 	addi	r7,r7,1
   108c8:	18c7883a 	add	r3,r3,r3
   108cc:	39cf883a 	add	r7,r7,r7
   108d0:	18c7883a 	add	r3,r3,r3
   108d4:	39cf883a 	add	r7,r7,r7
   108d8:	10c7883a 	add	r3,r2,r3
   108dc:	21cf883a 	add	r7,r4,r7
   108e0:	10c00d2e 	bgeu	r2,r3,10918 <__copybits+0x64>
   108e4:	200b883a 	mov	r5,r4
   108e8:	12000017 	ldw	r8,0(r2)
   108ec:	29400104 	addi	r5,r5,4
   108f0:	10800104 	addi	r2,r2,4
   108f4:	2a3fff15 	stw	r8,-4(r5)
   108f8:	10fffb36 	bltu	r2,r3,108e8 <__alt_data_end+0xf00108e8>
   108fc:	1985c83a 	sub	r2,r3,r6
   10900:	10bffac4 	addi	r2,r2,-21
   10904:	1004d0ba 	srli	r2,r2,2
   10908:	10800044 	addi	r2,r2,1
   1090c:	1085883a 	add	r2,r2,r2
   10910:	1085883a 	add	r2,r2,r2
   10914:	2089883a 	add	r4,r4,r2
   10918:	21c0032e 	bgeu	r4,r7,10928 <__copybits+0x74>
   1091c:	20000015 	stw	zero,0(r4)
   10920:	21000104 	addi	r4,r4,4
   10924:	21fffd36 	bltu	r4,r7,1091c <__alt_data_end+0xf001091c>
   10928:	f800283a 	ret

0001092c <__any_on>:
   1092c:	20c00417 	ldw	r3,16(r4)
   10930:	2805d17a 	srai	r2,r5,5
   10934:	21000504 	addi	r4,r4,20
   10938:	18800d0e 	bge	r3,r2,10970 <__any_on+0x44>
   1093c:	18c7883a 	add	r3,r3,r3
   10940:	18c7883a 	add	r3,r3,r3
   10944:	20c7883a 	add	r3,r4,r3
   10948:	20c0192e 	bgeu	r4,r3,109b0 <__any_on+0x84>
   1094c:	18bfff17 	ldw	r2,-4(r3)
   10950:	18ffff04 	addi	r3,r3,-4
   10954:	1000041e 	bne	r2,zero,10968 <__any_on+0x3c>
   10958:	20c0142e 	bgeu	r4,r3,109ac <__any_on+0x80>
   1095c:	18ffff04 	addi	r3,r3,-4
   10960:	19400017 	ldw	r5,0(r3)
   10964:	283ffc26 	beq	r5,zero,10958 <__alt_data_end+0xf0010958>
   10968:	00800044 	movi	r2,1
   1096c:	f800283a 	ret
   10970:	10c00a0e 	bge	r2,r3,1099c <__any_on+0x70>
   10974:	1085883a 	add	r2,r2,r2
   10978:	1085883a 	add	r2,r2,r2
   1097c:	294007cc 	andi	r5,r5,31
   10980:	2087883a 	add	r3,r4,r2
   10984:	283ff026 	beq	r5,zero,10948 <__alt_data_end+0xf0010948>
   10988:	19800017 	ldw	r6,0(r3)
   1098c:	3144d83a 	srl	r2,r6,r5
   10990:	114a983a 	sll	r5,r2,r5
   10994:	317ff41e 	bne	r6,r5,10968 <__alt_data_end+0xf0010968>
   10998:	003feb06 	br	10948 <__alt_data_end+0xf0010948>
   1099c:	1085883a 	add	r2,r2,r2
   109a0:	1085883a 	add	r2,r2,r2
   109a4:	2087883a 	add	r3,r4,r2
   109a8:	003fe706 	br	10948 <__alt_data_end+0xf0010948>
   109ac:	f800283a 	ret
   109b0:	0005883a 	mov	r2,zero
   109b4:	f800283a 	ret

000109b8 <_realloc_r>:
   109b8:	defff604 	addi	sp,sp,-40
   109bc:	dc800215 	stw	r18,8(sp)
   109c0:	dfc00915 	stw	ra,36(sp)
   109c4:	df000815 	stw	fp,32(sp)
   109c8:	ddc00715 	stw	r23,28(sp)
   109cc:	dd800615 	stw	r22,24(sp)
   109d0:	dd400515 	stw	r21,20(sp)
   109d4:	dd000415 	stw	r20,16(sp)
   109d8:	dcc00315 	stw	r19,12(sp)
   109dc:	dc400115 	stw	r17,4(sp)
   109e0:	dc000015 	stw	r16,0(sp)
   109e4:	3025883a 	mov	r18,r6
   109e8:	2800b726 	beq	r5,zero,10cc8 <_realloc_r+0x310>
   109ec:	282b883a 	mov	r21,r5
   109f0:	2029883a 	mov	r20,r4
   109f4:	00142dc0 	call	142dc <__malloc_lock>
   109f8:	a8bfff17 	ldw	r2,-4(r21)
   109fc:	043fff04 	movi	r16,-4
   10a00:	90c002c4 	addi	r3,r18,11
   10a04:	01000584 	movi	r4,22
   10a08:	acfffe04 	addi	r19,r21,-8
   10a0c:	1420703a 	and	r16,r2,r16
   10a10:	20c0332e 	bgeu	r4,r3,10ae0 <_realloc_r+0x128>
   10a14:	047ffe04 	movi	r17,-8
   10a18:	1c62703a 	and	r17,r3,r17
   10a1c:	8807883a 	mov	r3,r17
   10a20:	88005816 	blt	r17,zero,10b84 <_realloc_r+0x1cc>
   10a24:	8c805736 	bltu	r17,r18,10b84 <_realloc_r+0x1cc>
   10a28:	80c0300e 	bge	r16,r3,10aec <_realloc_r+0x134>
   10a2c:	07020034 	movhi	fp,2048
   10a30:	e7040904 	addi	fp,fp,4132
   10a34:	e1c00217 	ldw	r7,8(fp)
   10a38:	9c09883a 	add	r4,r19,r16
   10a3c:	22000117 	ldw	r8,4(r4)
   10a40:	21c06326 	beq	r4,r7,10bd0 <_realloc_r+0x218>
   10a44:	017fff84 	movi	r5,-2
   10a48:	414a703a 	and	r5,r8,r5
   10a4c:	214b883a 	add	r5,r4,r5
   10a50:	29800117 	ldw	r6,4(r5)
   10a54:	3180004c 	andi	r6,r6,1
   10a58:	30003f26 	beq	r6,zero,10b58 <_realloc_r+0x1a0>
   10a5c:	1080004c 	andi	r2,r2,1
   10a60:	10008326 	beq	r2,zero,10c70 <_realloc_r+0x2b8>
   10a64:	900b883a 	mov	r5,r18
   10a68:	a009883a 	mov	r4,r20
   10a6c:	000ef700 	call	ef70 <_malloc_r>
   10a70:	1025883a 	mov	r18,r2
   10a74:	10011e26 	beq	r2,zero,10ef0 <_realloc_r+0x538>
   10a78:	a93fff17 	ldw	r4,-4(r21)
   10a7c:	10fffe04 	addi	r3,r2,-8
   10a80:	00bfff84 	movi	r2,-2
   10a84:	2084703a 	and	r2,r4,r2
   10a88:	9885883a 	add	r2,r19,r2
   10a8c:	1880ee26 	beq	r3,r2,10e48 <_realloc_r+0x490>
   10a90:	81bfff04 	addi	r6,r16,-4
   10a94:	00800904 	movi	r2,36
   10a98:	1180b836 	bltu	r2,r6,10d7c <_realloc_r+0x3c4>
   10a9c:	00c004c4 	movi	r3,19
   10aa0:	19809636 	bltu	r3,r6,10cfc <_realloc_r+0x344>
   10aa4:	9005883a 	mov	r2,r18
   10aa8:	a807883a 	mov	r3,r21
   10aac:	19000017 	ldw	r4,0(r3)
   10ab0:	11000015 	stw	r4,0(r2)
   10ab4:	19000117 	ldw	r4,4(r3)
   10ab8:	11000115 	stw	r4,4(r2)
   10abc:	18c00217 	ldw	r3,8(r3)
   10ac0:	10c00215 	stw	r3,8(r2)
   10ac4:	a80b883a 	mov	r5,r21
   10ac8:	a009883a 	mov	r4,r20
   10acc:	000e3840 	call	e384 <_free_r>
   10ad0:	a009883a 	mov	r4,r20
   10ad4:	00143000 	call	14300 <__malloc_unlock>
   10ad8:	9005883a 	mov	r2,r18
   10adc:	00001206 	br	10b28 <_realloc_r+0x170>
   10ae0:	00c00404 	movi	r3,16
   10ae4:	1823883a 	mov	r17,r3
   10ae8:	003fce06 	br	10a24 <__alt_data_end+0xf0010a24>
   10aec:	a825883a 	mov	r18,r21
   10af0:	8445c83a 	sub	r2,r16,r17
   10af4:	00c003c4 	movi	r3,15
   10af8:	18802636 	bltu	r3,r2,10b94 <_realloc_r+0x1dc>
   10afc:	99800117 	ldw	r6,4(r19)
   10b00:	9c07883a 	add	r3,r19,r16
   10b04:	3180004c 	andi	r6,r6,1
   10b08:	3420b03a 	or	r16,r6,r16
   10b0c:	9c000115 	stw	r16,4(r19)
   10b10:	18800117 	ldw	r2,4(r3)
   10b14:	10800054 	ori	r2,r2,1
   10b18:	18800115 	stw	r2,4(r3)
   10b1c:	a009883a 	mov	r4,r20
   10b20:	00143000 	call	14300 <__malloc_unlock>
   10b24:	9005883a 	mov	r2,r18
   10b28:	dfc00917 	ldw	ra,36(sp)
   10b2c:	df000817 	ldw	fp,32(sp)
   10b30:	ddc00717 	ldw	r23,28(sp)
   10b34:	dd800617 	ldw	r22,24(sp)
   10b38:	dd400517 	ldw	r21,20(sp)
   10b3c:	dd000417 	ldw	r20,16(sp)
   10b40:	dcc00317 	ldw	r19,12(sp)
   10b44:	dc800217 	ldw	r18,8(sp)
   10b48:	dc400117 	ldw	r17,4(sp)
   10b4c:	dc000017 	ldw	r16,0(sp)
   10b50:	dec00a04 	addi	sp,sp,40
   10b54:	f800283a 	ret
   10b58:	017fff04 	movi	r5,-4
   10b5c:	414a703a 	and	r5,r8,r5
   10b60:	814d883a 	add	r6,r16,r5
   10b64:	30c01f16 	blt	r6,r3,10be4 <_realloc_r+0x22c>
   10b68:	20800317 	ldw	r2,12(r4)
   10b6c:	20c00217 	ldw	r3,8(r4)
   10b70:	a825883a 	mov	r18,r21
   10b74:	3021883a 	mov	r16,r6
   10b78:	18800315 	stw	r2,12(r3)
   10b7c:	10c00215 	stw	r3,8(r2)
   10b80:	003fdb06 	br	10af0 <__alt_data_end+0xf0010af0>
   10b84:	00800304 	movi	r2,12
   10b88:	a0800015 	stw	r2,0(r20)
   10b8c:	0005883a 	mov	r2,zero
   10b90:	003fe506 	br	10b28 <__alt_data_end+0xf0010b28>
   10b94:	98c00117 	ldw	r3,4(r19)
   10b98:	9c4b883a 	add	r5,r19,r17
   10b9c:	11000054 	ori	r4,r2,1
   10ba0:	18c0004c 	andi	r3,r3,1
   10ba4:	1c62b03a 	or	r17,r3,r17
   10ba8:	9c400115 	stw	r17,4(r19)
   10bac:	29000115 	stw	r4,4(r5)
   10bb0:	2885883a 	add	r2,r5,r2
   10bb4:	10c00117 	ldw	r3,4(r2)
   10bb8:	29400204 	addi	r5,r5,8
   10bbc:	a009883a 	mov	r4,r20
   10bc0:	18c00054 	ori	r3,r3,1
   10bc4:	10c00115 	stw	r3,4(r2)
   10bc8:	000e3840 	call	e384 <_free_r>
   10bcc:	003fd306 	br	10b1c <__alt_data_end+0xf0010b1c>
   10bd0:	017fff04 	movi	r5,-4
   10bd4:	414a703a 	and	r5,r8,r5
   10bd8:	89800404 	addi	r6,r17,16
   10bdc:	8151883a 	add	r8,r16,r5
   10be0:	4180590e 	bge	r8,r6,10d48 <_realloc_r+0x390>
   10be4:	1080004c 	andi	r2,r2,1
   10be8:	103f9e1e 	bne	r2,zero,10a64 <__alt_data_end+0xf0010a64>
   10bec:	adbffe17 	ldw	r22,-8(r21)
   10bf0:	00bfff04 	movi	r2,-4
   10bf4:	9dadc83a 	sub	r22,r19,r22
   10bf8:	b1800117 	ldw	r6,4(r22)
   10bfc:	3084703a 	and	r2,r6,r2
   10c00:	20002026 	beq	r4,zero,10c84 <_realloc_r+0x2cc>
   10c04:	80af883a 	add	r23,r16,r2
   10c08:	b96f883a 	add	r23,r23,r5
   10c0c:	21c05f26 	beq	r4,r7,10d8c <_realloc_r+0x3d4>
   10c10:	b8c01c16 	blt	r23,r3,10c84 <_realloc_r+0x2cc>
   10c14:	20800317 	ldw	r2,12(r4)
   10c18:	20c00217 	ldw	r3,8(r4)
   10c1c:	81bfff04 	addi	r6,r16,-4
   10c20:	01000904 	movi	r4,36
   10c24:	18800315 	stw	r2,12(r3)
   10c28:	10c00215 	stw	r3,8(r2)
   10c2c:	b0c00217 	ldw	r3,8(r22)
   10c30:	b0800317 	ldw	r2,12(r22)
   10c34:	b4800204 	addi	r18,r22,8
   10c38:	18800315 	stw	r2,12(r3)
   10c3c:	10c00215 	stw	r3,8(r2)
   10c40:	21801b36 	bltu	r4,r6,10cb0 <_realloc_r+0x2f8>
   10c44:	008004c4 	movi	r2,19
   10c48:	1180352e 	bgeu	r2,r6,10d20 <_realloc_r+0x368>
   10c4c:	a8800017 	ldw	r2,0(r21)
   10c50:	b0800215 	stw	r2,8(r22)
   10c54:	a8800117 	ldw	r2,4(r21)
   10c58:	b0800315 	stw	r2,12(r22)
   10c5c:	008006c4 	movi	r2,27
   10c60:	11807f36 	bltu	r2,r6,10e60 <_realloc_r+0x4a8>
   10c64:	b0800404 	addi	r2,r22,16
   10c68:	ad400204 	addi	r21,r21,8
   10c6c:	00002d06 	br	10d24 <_realloc_r+0x36c>
   10c70:	adbffe17 	ldw	r22,-8(r21)
   10c74:	00bfff04 	movi	r2,-4
   10c78:	9dadc83a 	sub	r22,r19,r22
   10c7c:	b1000117 	ldw	r4,4(r22)
   10c80:	2084703a 	and	r2,r4,r2
   10c84:	b03f7726 	beq	r22,zero,10a64 <__alt_data_end+0xf0010a64>
   10c88:	80af883a 	add	r23,r16,r2
   10c8c:	b8ff7516 	blt	r23,r3,10a64 <__alt_data_end+0xf0010a64>
   10c90:	b0800317 	ldw	r2,12(r22)
   10c94:	b0c00217 	ldw	r3,8(r22)
   10c98:	81bfff04 	addi	r6,r16,-4
   10c9c:	01000904 	movi	r4,36
   10ca0:	18800315 	stw	r2,12(r3)
   10ca4:	10c00215 	stw	r3,8(r2)
   10ca8:	b4800204 	addi	r18,r22,8
   10cac:	21bfe52e 	bgeu	r4,r6,10c44 <__alt_data_end+0xf0010c44>
   10cb0:	a80b883a 	mov	r5,r21
   10cb4:	9009883a 	mov	r4,r18
   10cb8:	000f8600 	call	f860 <memmove>
   10cbc:	b821883a 	mov	r16,r23
   10cc0:	b027883a 	mov	r19,r22
   10cc4:	003f8a06 	br	10af0 <__alt_data_end+0xf0010af0>
   10cc8:	300b883a 	mov	r5,r6
   10ccc:	dfc00917 	ldw	ra,36(sp)
   10cd0:	df000817 	ldw	fp,32(sp)
   10cd4:	ddc00717 	ldw	r23,28(sp)
   10cd8:	dd800617 	ldw	r22,24(sp)
   10cdc:	dd400517 	ldw	r21,20(sp)
   10ce0:	dd000417 	ldw	r20,16(sp)
   10ce4:	dcc00317 	ldw	r19,12(sp)
   10ce8:	dc800217 	ldw	r18,8(sp)
   10cec:	dc400117 	ldw	r17,4(sp)
   10cf0:	dc000017 	ldw	r16,0(sp)
   10cf4:	dec00a04 	addi	sp,sp,40
   10cf8:	000ef701 	jmpi	ef70 <_malloc_r>
   10cfc:	a8c00017 	ldw	r3,0(r21)
   10d00:	90c00015 	stw	r3,0(r18)
   10d04:	a8c00117 	ldw	r3,4(r21)
   10d08:	90c00115 	stw	r3,4(r18)
   10d0c:	00c006c4 	movi	r3,27
   10d10:	19804536 	bltu	r3,r6,10e28 <_realloc_r+0x470>
   10d14:	90800204 	addi	r2,r18,8
   10d18:	a8c00204 	addi	r3,r21,8
   10d1c:	003f6306 	br	10aac <__alt_data_end+0xf0010aac>
   10d20:	9005883a 	mov	r2,r18
   10d24:	a8c00017 	ldw	r3,0(r21)
   10d28:	b821883a 	mov	r16,r23
   10d2c:	b027883a 	mov	r19,r22
   10d30:	10c00015 	stw	r3,0(r2)
   10d34:	a8c00117 	ldw	r3,4(r21)
   10d38:	10c00115 	stw	r3,4(r2)
   10d3c:	a8c00217 	ldw	r3,8(r21)
   10d40:	10c00215 	stw	r3,8(r2)
   10d44:	003f6a06 	br	10af0 <__alt_data_end+0xf0010af0>
   10d48:	9c67883a 	add	r19,r19,r17
   10d4c:	4445c83a 	sub	r2,r8,r17
   10d50:	e4c00215 	stw	r19,8(fp)
   10d54:	10800054 	ori	r2,r2,1
   10d58:	98800115 	stw	r2,4(r19)
   10d5c:	a8bfff17 	ldw	r2,-4(r21)
   10d60:	a009883a 	mov	r4,r20
   10d64:	1080004c 	andi	r2,r2,1
   10d68:	1462b03a 	or	r17,r2,r17
   10d6c:	ac7fff15 	stw	r17,-4(r21)
   10d70:	00143000 	call	14300 <__malloc_unlock>
   10d74:	a805883a 	mov	r2,r21
   10d78:	003f6b06 	br	10b28 <__alt_data_end+0xf0010b28>
   10d7c:	a80b883a 	mov	r5,r21
   10d80:	9009883a 	mov	r4,r18
   10d84:	000f8600 	call	f860 <memmove>
   10d88:	003f4e06 	br	10ac4 <__alt_data_end+0xf0010ac4>
   10d8c:	89000404 	addi	r4,r17,16
   10d90:	b93fbc16 	blt	r23,r4,10c84 <__alt_data_end+0xf0010c84>
   10d94:	b0800317 	ldw	r2,12(r22)
   10d98:	b0c00217 	ldw	r3,8(r22)
   10d9c:	81bfff04 	addi	r6,r16,-4
   10da0:	01000904 	movi	r4,36
   10da4:	18800315 	stw	r2,12(r3)
   10da8:	10c00215 	stw	r3,8(r2)
   10dac:	b4800204 	addi	r18,r22,8
   10db0:	21804336 	bltu	r4,r6,10ec0 <_realloc_r+0x508>
   10db4:	008004c4 	movi	r2,19
   10db8:	11803f2e 	bgeu	r2,r6,10eb8 <_realloc_r+0x500>
   10dbc:	a8800017 	ldw	r2,0(r21)
   10dc0:	b0800215 	stw	r2,8(r22)
   10dc4:	a8800117 	ldw	r2,4(r21)
   10dc8:	b0800315 	stw	r2,12(r22)
   10dcc:	008006c4 	movi	r2,27
   10dd0:	11803f36 	bltu	r2,r6,10ed0 <_realloc_r+0x518>
   10dd4:	b0800404 	addi	r2,r22,16
   10dd8:	ad400204 	addi	r21,r21,8
   10ddc:	a8c00017 	ldw	r3,0(r21)
   10de0:	10c00015 	stw	r3,0(r2)
   10de4:	a8c00117 	ldw	r3,4(r21)
   10de8:	10c00115 	stw	r3,4(r2)
   10dec:	a8c00217 	ldw	r3,8(r21)
   10df0:	10c00215 	stw	r3,8(r2)
   10df4:	b447883a 	add	r3,r22,r17
   10df8:	bc45c83a 	sub	r2,r23,r17
   10dfc:	e0c00215 	stw	r3,8(fp)
   10e00:	10800054 	ori	r2,r2,1
   10e04:	18800115 	stw	r2,4(r3)
   10e08:	b0800117 	ldw	r2,4(r22)
   10e0c:	a009883a 	mov	r4,r20
   10e10:	1080004c 	andi	r2,r2,1
   10e14:	1462b03a 	or	r17,r2,r17
   10e18:	b4400115 	stw	r17,4(r22)
   10e1c:	00143000 	call	14300 <__malloc_unlock>
   10e20:	9005883a 	mov	r2,r18
   10e24:	003f4006 	br	10b28 <__alt_data_end+0xf0010b28>
   10e28:	a8c00217 	ldw	r3,8(r21)
   10e2c:	90c00215 	stw	r3,8(r18)
   10e30:	a8c00317 	ldw	r3,12(r21)
   10e34:	90c00315 	stw	r3,12(r18)
   10e38:	30801126 	beq	r6,r2,10e80 <_realloc_r+0x4c8>
   10e3c:	90800404 	addi	r2,r18,16
   10e40:	a8c00404 	addi	r3,r21,16
   10e44:	003f1906 	br	10aac <__alt_data_end+0xf0010aac>
   10e48:	90ffff17 	ldw	r3,-4(r18)
   10e4c:	00bfff04 	movi	r2,-4
   10e50:	a825883a 	mov	r18,r21
   10e54:	1884703a 	and	r2,r3,r2
   10e58:	80a1883a 	add	r16,r16,r2
   10e5c:	003f2406 	br	10af0 <__alt_data_end+0xf0010af0>
   10e60:	a8800217 	ldw	r2,8(r21)
   10e64:	b0800415 	stw	r2,16(r22)
   10e68:	a8800317 	ldw	r2,12(r21)
   10e6c:	b0800515 	stw	r2,20(r22)
   10e70:	31000a26 	beq	r6,r4,10e9c <_realloc_r+0x4e4>
   10e74:	b0800604 	addi	r2,r22,24
   10e78:	ad400404 	addi	r21,r21,16
   10e7c:	003fa906 	br	10d24 <__alt_data_end+0xf0010d24>
   10e80:	a9000417 	ldw	r4,16(r21)
   10e84:	90800604 	addi	r2,r18,24
   10e88:	a8c00604 	addi	r3,r21,24
   10e8c:	91000415 	stw	r4,16(r18)
   10e90:	a9000517 	ldw	r4,20(r21)
   10e94:	91000515 	stw	r4,20(r18)
   10e98:	003f0406 	br	10aac <__alt_data_end+0xf0010aac>
   10e9c:	a8c00417 	ldw	r3,16(r21)
   10ea0:	ad400604 	addi	r21,r21,24
   10ea4:	b0800804 	addi	r2,r22,32
   10ea8:	b0c00615 	stw	r3,24(r22)
   10eac:	a8ffff17 	ldw	r3,-4(r21)
   10eb0:	b0c00715 	stw	r3,28(r22)
   10eb4:	003f9b06 	br	10d24 <__alt_data_end+0xf0010d24>
   10eb8:	9005883a 	mov	r2,r18
   10ebc:	003fc706 	br	10ddc <__alt_data_end+0xf0010ddc>
   10ec0:	a80b883a 	mov	r5,r21
   10ec4:	9009883a 	mov	r4,r18
   10ec8:	000f8600 	call	f860 <memmove>
   10ecc:	003fc906 	br	10df4 <__alt_data_end+0xf0010df4>
   10ed0:	a8800217 	ldw	r2,8(r21)
   10ed4:	b0800415 	stw	r2,16(r22)
   10ed8:	a8800317 	ldw	r2,12(r21)
   10edc:	b0800515 	stw	r2,20(r22)
   10ee0:	31000726 	beq	r6,r4,10f00 <_realloc_r+0x548>
   10ee4:	b0800604 	addi	r2,r22,24
   10ee8:	ad400404 	addi	r21,r21,16
   10eec:	003fbb06 	br	10ddc <__alt_data_end+0xf0010ddc>
   10ef0:	a009883a 	mov	r4,r20
   10ef4:	00143000 	call	14300 <__malloc_unlock>
   10ef8:	0005883a 	mov	r2,zero
   10efc:	003f0a06 	br	10b28 <__alt_data_end+0xf0010b28>
   10f00:	a8c00417 	ldw	r3,16(r21)
   10f04:	ad400604 	addi	r21,r21,24
   10f08:	b0800804 	addi	r2,r22,32
   10f0c:	b0c00615 	stw	r3,24(r22)
   10f10:	a8ffff17 	ldw	r3,-4(r21)
   10f14:	b0c00715 	stw	r3,28(r22)
   10f18:	003fb006 	br	10ddc <__alt_data_end+0xf0010ddc>

00010f1c <__fpclassifyd>:
   10f1c:	00a00034 	movhi	r2,32768
   10f20:	10bfffc4 	addi	r2,r2,-1
   10f24:	2884703a 	and	r2,r5,r2
   10f28:	10000726 	beq	r2,zero,10f48 <__fpclassifyd+0x2c>
   10f2c:	00fffc34 	movhi	r3,65520
   10f30:	019ff834 	movhi	r6,32736
   10f34:	28c7883a 	add	r3,r5,r3
   10f38:	31bfffc4 	addi	r6,r6,-1
   10f3c:	30c00536 	bltu	r6,r3,10f54 <__fpclassifyd+0x38>
   10f40:	00800104 	movi	r2,4
   10f44:	f800283a 	ret
   10f48:	2000021e 	bne	r4,zero,10f54 <__fpclassifyd+0x38>
   10f4c:	00800084 	movi	r2,2
   10f50:	f800283a 	ret
   10f54:	00dffc34 	movhi	r3,32752
   10f58:	019ff834 	movhi	r6,32736
   10f5c:	28cb883a 	add	r5,r5,r3
   10f60:	31bfffc4 	addi	r6,r6,-1
   10f64:	317ff62e 	bgeu	r6,r5,10f40 <__alt_data_end+0xf0010f40>
   10f68:	01400434 	movhi	r5,16
   10f6c:	297fffc4 	addi	r5,r5,-1
   10f70:	28800236 	bltu	r5,r2,10f7c <__fpclassifyd+0x60>
   10f74:	008000c4 	movi	r2,3
   10f78:	f800283a 	ret
   10f7c:	10c00226 	beq	r2,r3,10f88 <__fpclassifyd+0x6c>
   10f80:	0005883a 	mov	r2,zero
   10f84:	f800283a 	ret
   10f88:	2005003a 	cmpeq	r2,r4,zero
   10f8c:	f800283a 	ret

00010f90 <_sbrk_r>:
   10f90:	defffd04 	addi	sp,sp,-12
   10f94:	dc000015 	stw	r16,0(sp)
   10f98:	04020034 	movhi	r16,2048
   10f9c:	dc400115 	stw	r17,4(sp)
   10fa0:	840b7704 	addi	r16,r16,11740
   10fa4:	2023883a 	mov	r17,r4
   10fa8:	2809883a 	mov	r4,r5
   10fac:	dfc00215 	stw	ra,8(sp)
   10fb0:	80000015 	stw	zero,0(r16)
   10fb4:	00144c00 	call	144c0 <sbrk>
   10fb8:	00ffffc4 	movi	r3,-1
   10fbc:	10c00526 	beq	r2,r3,10fd4 <_sbrk_r+0x44>
   10fc0:	dfc00217 	ldw	ra,8(sp)
   10fc4:	dc400117 	ldw	r17,4(sp)
   10fc8:	dc000017 	ldw	r16,0(sp)
   10fcc:	dec00304 	addi	sp,sp,12
   10fd0:	f800283a 	ret
   10fd4:	80c00017 	ldw	r3,0(r16)
   10fd8:	183ff926 	beq	r3,zero,10fc0 <__alt_data_end+0xf0010fc0>
   10fdc:	88c00015 	stw	r3,0(r17)
   10fe0:	003ff706 	br	10fc0 <__alt_data_end+0xf0010fc0>

00010fe4 <__sread>:
   10fe4:	defffe04 	addi	sp,sp,-8
   10fe8:	dc000015 	stw	r16,0(sp)
   10fec:	2821883a 	mov	r16,r5
   10ff0:	2940038f 	ldh	r5,14(r5)
   10ff4:	dfc00115 	stw	ra,4(sp)
   10ff8:	0012dd80 	call	12dd8 <_read_r>
   10ffc:	10000716 	blt	r2,zero,1101c <__sread+0x38>
   11000:	80c01417 	ldw	r3,80(r16)
   11004:	1887883a 	add	r3,r3,r2
   11008:	80c01415 	stw	r3,80(r16)
   1100c:	dfc00117 	ldw	ra,4(sp)
   11010:	dc000017 	ldw	r16,0(sp)
   11014:	dec00204 	addi	sp,sp,8
   11018:	f800283a 	ret
   1101c:	80c0030b 	ldhu	r3,12(r16)
   11020:	18fbffcc 	andi	r3,r3,61439
   11024:	80c0030d 	sth	r3,12(r16)
   11028:	dfc00117 	ldw	ra,4(sp)
   1102c:	dc000017 	ldw	r16,0(sp)
   11030:	dec00204 	addi	sp,sp,8
   11034:	f800283a 	ret

00011038 <__seofread>:
   11038:	0005883a 	mov	r2,zero
   1103c:	f800283a 	ret

00011040 <__swrite>:
   11040:	2880030b 	ldhu	r2,12(r5)
   11044:	defffb04 	addi	sp,sp,-20
   11048:	dcc00315 	stw	r19,12(sp)
   1104c:	dc800215 	stw	r18,8(sp)
   11050:	dc400115 	stw	r17,4(sp)
   11054:	dc000015 	stw	r16,0(sp)
   11058:	dfc00415 	stw	ra,16(sp)
   1105c:	10c0400c 	andi	r3,r2,256
   11060:	2821883a 	mov	r16,r5
   11064:	2023883a 	mov	r17,r4
   11068:	3025883a 	mov	r18,r6
   1106c:	3827883a 	mov	r19,r7
   11070:	18000526 	beq	r3,zero,11088 <__swrite+0x48>
   11074:	2940038f 	ldh	r5,14(r5)
   11078:	01c00084 	movi	r7,2
   1107c:	000d883a 	mov	r6,zero
   11080:	0012d780 	call	12d78 <_lseek_r>
   11084:	8080030b 	ldhu	r2,12(r16)
   11088:	8140038f 	ldh	r5,14(r16)
   1108c:	10bbffcc 	andi	r2,r2,61439
   11090:	980f883a 	mov	r7,r19
   11094:	900d883a 	mov	r6,r18
   11098:	8809883a 	mov	r4,r17
   1109c:	8080030d 	sth	r2,12(r16)
   110a0:	dfc00417 	ldw	ra,16(sp)
   110a4:	dcc00317 	ldw	r19,12(sp)
   110a8:	dc800217 	ldw	r18,8(sp)
   110ac:	dc400117 	ldw	r17,4(sp)
   110b0:	dc000017 	ldw	r16,0(sp)
   110b4:	dec00504 	addi	sp,sp,20
   110b8:	00128441 	jmpi	12844 <_write_r>

000110bc <__sseek>:
   110bc:	defffe04 	addi	sp,sp,-8
   110c0:	dc000015 	stw	r16,0(sp)
   110c4:	2821883a 	mov	r16,r5
   110c8:	2940038f 	ldh	r5,14(r5)
   110cc:	dfc00115 	stw	ra,4(sp)
   110d0:	0012d780 	call	12d78 <_lseek_r>
   110d4:	00ffffc4 	movi	r3,-1
   110d8:	10c00826 	beq	r2,r3,110fc <__sseek+0x40>
   110dc:	80c0030b 	ldhu	r3,12(r16)
   110e0:	80801415 	stw	r2,80(r16)
   110e4:	18c40014 	ori	r3,r3,4096
   110e8:	80c0030d 	sth	r3,12(r16)
   110ec:	dfc00117 	ldw	ra,4(sp)
   110f0:	dc000017 	ldw	r16,0(sp)
   110f4:	dec00204 	addi	sp,sp,8
   110f8:	f800283a 	ret
   110fc:	80c0030b 	ldhu	r3,12(r16)
   11100:	18fbffcc 	andi	r3,r3,61439
   11104:	80c0030d 	sth	r3,12(r16)
   11108:	dfc00117 	ldw	ra,4(sp)
   1110c:	dc000017 	ldw	r16,0(sp)
   11110:	dec00204 	addi	sp,sp,8
   11114:	f800283a 	ret

00011118 <__sclose>:
   11118:	2940038f 	ldh	r5,14(r5)
   1111c:	00128a41 	jmpi	128a4 <_close_r>

00011120 <strcmp>:
   11120:	2144b03a 	or	r2,r4,r5
   11124:	108000cc 	andi	r2,r2,3
   11128:	1000171e 	bne	r2,zero,11188 <strcmp+0x68>
   1112c:	20800017 	ldw	r2,0(r4)
   11130:	28c00017 	ldw	r3,0(r5)
   11134:	10c0141e 	bne	r2,r3,11188 <strcmp+0x68>
   11138:	027fbff4 	movhi	r9,65279
   1113c:	4a7fbfc4 	addi	r9,r9,-257
   11140:	0086303a 	nor	r3,zero,r2
   11144:	02202074 	movhi	r8,32897
   11148:	1245883a 	add	r2,r2,r9
   1114c:	42202004 	addi	r8,r8,-32640
   11150:	10c4703a 	and	r2,r2,r3
   11154:	1204703a 	and	r2,r2,r8
   11158:	10000226 	beq	r2,zero,11164 <strcmp+0x44>
   1115c:	00002306 	br	111ec <strcmp+0xcc>
   11160:	1000221e 	bne	r2,zero,111ec <strcmp+0xcc>
   11164:	21000104 	addi	r4,r4,4
   11168:	20c00017 	ldw	r3,0(r4)
   1116c:	29400104 	addi	r5,r5,4
   11170:	29800017 	ldw	r6,0(r5)
   11174:	1a4f883a 	add	r7,r3,r9
   11178:	00c4303a 	nor	r2,zero,r3
   1117c:	3884703a 	and	r2,r7,r2
   11180:	1204703a 	and	r2,r2,r8
   11184:	19bff626 	beq	r3,r6,11160 <__alt_data_end+0xf0011160>
   11188:	20800003 	ldbu	r2,0(r4)
   1118c:	10c03fcc 	andi	r3,r2,255
   11190:	18c0201c 	xori	r3,r3,128
   11194:	18ffe004 	addi	r3,r3,-128
   11198:	18000c26 	beq	r3,zero,111cc <strcmp+0xac>
   1119c:	29800007 	ldb	r6,0(r5)
   111a0:	19800326 	beq	r3,r6,111b0 <strcmp+0x90>
   111a4:	00001306 	br	111f4 <strcmp+0xd4>
   111a8:	29800007 	ldb	r6,0(r5)
   111ac:	11800b1e 	bne	r2,r6,111dc <strcmp+0xbc>
   111b0:	21000044 	addi	r4,r4,1
   111b4:	20c00003 	ldbu	r3,0(r4)
   111b8:	29400044 	addi	r5,r5,1
   111bc:	18803fcc 	andi	r2,r3,255
   111c0:	1080201c 	xori	r2,r2,128
   111c4:	10bfe004 	addi	r2,r2,-128
   111c8:	103ff71e 	bne	r2,zero,111a8 <__alt_data_end+0xf00111a8>
   111cc:	0007883a 	mov	r3,zero
   111d0:	28800003 	ldbu	r2,0(r5)
   111d4:	1885c83a 	sub	r2,r3,r2
   111d8:	f800283a 	ret
   111dc:	28800003 	ldbu	r2,0(r5)
   111e0:	18c03fcc 	andi	r3,r3,255
   111e4:	1885c83a 	sub	r2,r3,r2
   111e8:	f800283a 	ret
   111ec:	0005883a 	mov	r2,zero
   111f0:	f800283a 	ret
   111f4:	10c03fcc 	andi	r3,r2,255
   111f8:	003ff506 	br	111d0 <__alt_data_end+0xf00111d0>

000111fc <__sprint_r.part.0>:
   111fc:	28801917 	ldw	r2,100(r5)
   11200:	defff604 	addi	sp,sp,-40
   11204:	dd400515 	stw	r21,20(sp)
   11208:	dfc00915 	stw	ra,36(sp)
   1120c:	df000815 	stw	fp,32(sp)
   11210:	ddc00715 	stw	r23,28(sp)
   11214:	dd800615 	stw	r22,24(sp)
   11218:	dd000415 	stw	r20,16(sp)
   1121c:	dcc00315 	stw	r19,12(sp)
   11220:	dc800215 	stw	r18,8(sp)
   11224:	dc400115 	stw	r17,4(sp)
   11228:	dc000015 	stw	r16,0(sp)
   1122c:	1088000c 	andi	r2,r2,8192
   11230:	302b883a 	mov	r21,r6
   11234:	10002e26 	beq	r2,zero,112f0 <__sprint_r.part.0+0xf4>
   11238:	30800217 	ldw	r2,8(r6)
   1123c:	35800017 	ldw	r22,0(r6)
   11240:	10002926 	beq	r2,zero,112e8 <__sprint_r.part.0+0xec>
   11244:	2827883a 	mov	r19,r5
   11248:	2029883a 	mov	r20,r4
   1124c:	b5c00104 	addi	r23,r22,4
   11250:	04bfffc4 	movi	r18,-1
   11254:	bc400017 	ldw	r17,0(r23)
   11258:	b4000017 	ldw	r16,0(r22)
   1125c:	0039883a 	mov	fp,zero
   11260:	8822d0ba 	srli	r17,r17,2
   11264:	8800031e 	bne	r17,zero,11274 <__sprint_r.part.0+0x78>
   11268:	00001806 	br	112cc <__sprint_r.part.0+0xd0>
   1126c:	84000104 	addi	r16,r16,4
   11270:	8f001526 	beq	r17,fp,112c8 <__sprint_r.part.0+0xcc>
   11274:	81400017 	ldw	r5,0(r16)
   11278:	980d883a 	mov	r6,r19
   1127c:	a009883a 	mov	r4,r20
   11280:	0012c240 	call	12c24 <_fputwc_r>
   11284:	e7000044 	addi	fp,fp,1
   11288:	14bff81e 	bne	r2,r18,1126c <__alt_data_end+0xf001126c>
   1128c:	9005883a 	mov	r2,r18
   11290:	a8000215 	stw	zero,8(r21)
   11294:	a8000115 	stw	zero,4(r21)
   11298:	dfc00917 	ldw	ra,36(sp)
   1129c:	df000817 	ldw	fp,32(sp)
   112a0:	ddc00717 	ldw	r23,28(sp)
   112a4:	dd800617 	ldw	r22,24(sp)
   112a8:	dd400517 	ldw	r21,20(sp)
   112ac:	dd000417 	ldw	r20,16(sp)
   112b0:	dcc00317 	ldw	r19,12(sp)
   112b4:	dc800217 	ldw	r18,8(sp)
   112b8:	dc400117 	ldw	r17,4(sp)
   112bc:	dc000017 	ldw	r16,0(sp)
   112c0:	dec00a04 	addi	sp,sp,40
   112c4:	f800283a 	ret
   112c8:	a8800217 	ldw	r2,8(r21)
   112cc:	8c63883a 	add	r17,r17,r17
   112d0:	8c63883a 	add	r17,r17,r17
   112d4:	1445c83a 	sub	r2,r2,r17
   112d8:	a8800215 	stw	r2,8(r21)
   112dc:	b5800204 	addi	r22,r22,8
   112e0:	bdc00204 	addi	r23,r23,8
   112e4:	103fdb1e 	bne	r2,zero,11254 <__alt_data_end+0xf0011254>
   112e8:	0005883a 	mov	r2,zero
   112ec:	003fe806 	br	11290 <__alt_data_end+0xf0011290>
   112f0:	000e6940 	call	e694 <__sfvwrite_r>
   112f4:	003fe606 	br	11290 <__alt_data_end+0xf0011290>

000112f8 <__sprint_r>:
   112f8:	30c00217 	ldw	r3,8(r6)
   112fc:	18000126 	beq	r3,zero,11304 <__sprint_r+0xc>
   11300:	00111fc1 	jmpi	111fc <__sprint_r.part.0>
   11304:	30000115 	stw	zero,4(r6)
   11308:	0005883a 	mov	r2,zero
   1130c:	f800283a 	ret

00011310 <___vfiprintf_internal_r>:
   11310:	deffc904 	addi	sp,sp,-220
   11314:	df003515 	stw	fp,212(sp)
   11318:	dd003115 	stw	r20,196(sp)
   1131c:	dfc03615 	stw	ra,216(sp)
   11320:	ddc03415 	stw	r23,208(sp)
   11324:	dd803315 	stw	r22,204(sp)
   11328:	dd403215 	stw	r21,200(sp)
   1132c:	dcc03015 	stw	r19,192(sp)
   11330:	dc802f15 	stw	r18,188(sp)
   11334:	dc402e15 	stw	r17,184(sp)
   11338:	dc002d15 	stw	r16,180(sp)
   1133c:	d9002015 	stw	r4,128(sp)
   11340:	d9c02215 	stw	r7,136(sp)
   11344:	2829883a 	mov	r20,r5
   11348:	3039883a 	mov	fp,r6
   1134c:	20000226 	beq	r4,zero,11358 <___vfiprintf_internal_r+0x48>
   11350:	20800e17 	ldw	r2,56(r4)
   11354:	1000cf26 	beq	r2,zero,11694 <___vfiprintf_internal_r+0x384>
   11358:	a080030b 	ldhu	r2,12(r20)
   1135c:	10c8000c 	andi	r3,r2,8192
   11360:	1800061e 	bne	r3,zero,1137c <___vfiprintf_internal_r+0x6c>
   11364:	a1001917 	ldw	r4,100(r20)
   11368:	00f7ffc4 	movi	r3,-8193
   1136c:	10880014 	ori	r2,r2,8192
   11370:	20c6703a 	and	r3,r4,r3
   11374:	a080030d 	sth	r2,12(r20)
   11378:	a0c01915 	stw	r3,100(r20)
   1137c:	10c0020c 	andi	r3,r2,8
   11380:	1800a926 	beq	r3,zero,11628 <___vfiprintf_internal_r+0x318>
   11384:	a0c00417 	ldw	r3,16(r20)
   11388:	1800a726 	beq	r3,zero,11628 <___vfiprintf_internal_r+0x318>
   1138c:	1080068c 	andi	r2,r2,26
   11390:	00c00284 	movi	r3,10
   11394:	10c0ac26 	beq	r2,r3,11648 <___vfiprintf_internal_r+0x338>
   11398:	da801a04 	addi	r10,sp,104
   1139c:	da801e15 	stw	r10,120(sp)
   113a0:	d8801e17 	ldw	r2,120(sp)
   113a4:	da8019c4 	addi	r10,sp,103
   113a8:	05820034 	movhi	r22,2048
   113ac:	05c20034 	movhi	r23,2048
   113b0:	da801f15 	stw	r10,124(sp)
   113b4:	1295c83a 	sub	r10,r2,r10
   113b8:	b5817504 	addi	r22,r22,1492
   113bc:	bdc17104 	addi	r23,r23,1476
   113c0:	dec01a15 	stw	sp,104(sp)
   113c4:	d8001c15 	stw	zero,112(sp)
   113c8:	d8001b15 	stw	zero,108(sp)
   113cc:	d8002615 	stw	zero,152(sp)
   113d0:	d8002315 	stw	zero,140(sp)
   113d4:	da802715 	stw	r10,156(sp)
   113d8:	d811883a 	mov	r8,sp
   113dc:	dd002115 	stw	r20,132(sp)
   113e0:	e021883a 	mov	r16,fp
   113e4:	80800007 	ldb	r2,0(r16)
   113e8:	1003ea26 	beq	r2,zero,12394 <___vfiprintf_internal_r+0x1084>
   113ec:	00c00944 	movi	r3,37
   113f0:	8025883a 	mov	r18,r16
   113f4:	10c0021e 	bne	r2,r3,11400 <___vfiprintf_internal_r+0xf0>
   113f8:	00001606 	br	11454 <___vfiprintf_internal_r+0x144>
   113fc:	10c00326 	beq	r2,r3,1140c <___vfiprintf_internal_r+0xfc>
   11400:	94800044 	addi	r18,r18,1
   11404:	90800007 	ldb	r2,0(r18)
   11408:	103ffc1e 	bne	r2,zero,113fc <__alt_data_end+0xf00113fc>
   1140c:	9423c83a 	sub	r17,r18,r16
   11410:	88001026 	beq	r17,zero,11454 <___vfiprintf_internal_r+0x144>
   11414:	d8c01c17 	ldw	r3,112(sp)
   11418:	d8801b17 	ldw	r2,108(sp)
   1141c:	44000015 	stw	r16,0(r8)
   11420:	88c7883a 	add	r3,r17,r3
   11424:	10800044 	addi	r2,r2,1
   11428:	44400115 	stw	r17,4(r8)
   1142c:	d8c01c15 	stw	r3,112(sp)
   11430:	d8801b15 	stw	r2,108(sp)
   11434:	010001c4 	movi	r4,7
   11438:	2080760e 	bge	r4,r2,11614 <___vfiprintf_internal_r+0x304>
   1143c:	1803821e 	bne	r3,zero,12248 <___vfiprintf_internal_r+0xf38>
   11440:	da802317 	ldw	r10,140(sp)
   11444:	d8001b15 	stw	zero,108(sp)
   11448:	d811883a 	mov	r8,sp
   1144c:	5455883a 	add	r10,r10,r17
   11450:	da802315 	stw	r10,140(sp)
   11454:	90800007 	ldb	r2,0(r18)
   11458:	10044626 	beq	r2,zero,12574 <___vfiprintf_internal_r+0x1264>
   1145c:	90c00047 	ldb	r3,1(r18)
   11460:	94000044 	addi	r16,r18,1
   11464:	d8001d85 	stb	zero,118(sp)
   11468:	0009883a 	mov	r4,zero
   1146c:	000f883a 	mov	r7,zero
   11470:	027fffc4 	movi	r9,-1
   11474:	0023883a 	mov	r17,zero
   11478:	0029883a 	mov	r20,zero
   1147c:	01401604 	movi	r5,88
   11480:	01800244 	movi	r6,9
   11484:	03400a84 	movi	r13,42
   11488:	03001b04 	movi	r12,108
   1148c:	84000044 	addi	r16,r16,1
   11490:	18bff804 	addi	r2,r3,-32
   11494:	28827336 	bltu	r5,r2,11e64 <___vfiprintf_internal_r+0xb54>
   11498:	100490ba 	slli	r2,r2,2
   1149c:	02800074 	movhi	r10,1
   114a0:	52852c04 	addi	r10,r10,5296
   114a4:	1285883a 	add	r2,r2,r10
   114a8:	10800017 	ldw	r2,0(r2)
   114ac:	1000683a 	jmp	r2
   114b0:	00011b98 	cmpnei	zero,zero,1134
   114b4:	00011e64 	muli	zero,zero,1145
   114b8:	00011e64 	muli	zero,zero,1145
   114bc:	00011bb8 	rdprs	zero,zero,1134
   114c0:	00011e64 	muli	zero,zero,1145
   114c4:	00011e64 	muli	zero,zero,1145
   114c8:	00011e64 	muli	zero,zero,1145
   114cc:	00011e64 	muli	zero,zero,1145
   114d0:	00011e64 	muli	zero,zero,1145
   114d4:	00011e64 	muli	zero,zero,1145
   114d8:	00011da0 	cmpeqi	zero,zero,1142
   114dc:	00011dbc 	xorhi	zero,zero,1142
   114e0:	00011e64 	muli	zero,zero,1145
   114e4:	000116a4 	muli	zero,zero,1114
   114e8:	00011dcc 	andi	zero,zero,1143
   114ec:	00011e64 	muli	zero,zero,1145
   114f0:	00011bc4 	movi	zero,1135
   114f4:	00011bd0 	cmplti	zero,zero,1135
   114f8:	00011bd0 	cmplti	zero,zero,1135
   114fc:	00011bd0 	cmplti	zero,zero,1135
   11500:	00011bd0 	cmplti	zero,zero,1135
   11504:	00011bd0 	cmplti	zero,zero,1135
   11508:	00011bd0 	cmplti	zero,zero,1135
   1150c:	00011bd0 	cmplti	zero,zero,1135
   11510:	00011bd0 	cmplti	zero,zero,1135
   11514:	00011bd0 	cmplti	zero,zero,1135
   11518:	00011e64 	muli	zero,zero,1145
   1151c:	00011e64 	muli	zero,zero,1145
   11520:	00011e64 	muli	zero,zero,1145
   11524:	00011e64 	muli	zero,zero,1145
   11528:	00011e64 	muli	zero,zero,1145
   1152c:	00011e64 	muli	zero,zero,1145
   11530:	00011e64 	muli	zero,zero,1145
   11534:	00011e64 	muli	zero,zero,1145
   11538:	00011e64 	muli	zero,zero,1145
   1153c:	00011e64 	muli	zero,zero,1145
   11540:	00011bfc 	xorhi	zero,zero,1135
   11544:	00011e64 	muli	zero,zero,1145
   11548:	00011e64 	muli	zero,zero,1145
   1154c:	00011e64 	muli	zero,zero,1145
   11550:	00011e64 	muli	zero,zero,1145
   11554:	00011e64 	muli	zero,zero,1145
   11558:	00011e64 	muli	zero,zero,1145
   1155c:	00011e64 	muli	zero,zero,1145
   11560:	00011e64 	muli	zero,zero,1145
   11564:	00011e64 	muli	zero,zero,1145
   11568:	00011e64 	muli	zero,zero,1145
   1156c:	00011c34 	movhi	zero,1136
   11570:	00011e64 	muli	zero,zero,1145
   11574:	00011e64 	muli	zero,zero,1145
   11578:	00011e64 	muli	zero,zero,1145
   1157c:	00011e64 	muli	zero,zero,1145
   11580:	00011e64 	muli	zero,zero,1145
   11584:	00011c8c 	andi	zero,zero,1138
   11588:	00011e64 	muli	zero,zero,1145
   1158c:	00011e64 	muli	zero,zero,1145
   11590:	00011cfc 	xorhi	zero,zero,1139
   11594:	00011e64 	muli	zero,zero,1145
   11598:	00011e64 	muli	zero,zero,1145
   1159c:	00011e64 	muli	zero,zero,1145
   115a0:	00011e64 	muli	zero,zero,1145
   115a4:	00011e64 	muli	zero,zero,1145
   115a8:	00011e64 	muli	zero,zero,1145
   115ac:	00011e64 	muli	zero,zero,1145
   115b0:	00011e64 	muli	zero,zero,1145
   115b4:	00011e64 	muli	zero,zero,1145
   115b8:	00011e64 	muli	zero,zero,1145
   115bc:	00011aa8 	cmpgeui	zero,zero,1130
   115c0:	00011ad4 	movui	zero,1131
   115c4:	00011e64 	muli	zero,zero,1145
   115c8:	00011e64 	muli	zero,zero,1145
   115cc:	00011e64 	muli	zero,zero,1145
   115d0:	00011e0c 	andi	zero,zero,1144
   115d4:	00011ad4 	movui	zero,1131
   115d8:	00011e64 	muli	zero,zero,1145
   115dc:	00011e64 	muli	zero,zero,1145
   115e0:	00011968 	cmpgeui	zero,zero,1125
   115e4:	00011e64 	muli	zero,zero,1145
   115e8:	00011978 	rdprs	zero,zero,1125
   115ec:	000119b4 	movhi	zero,1126
   115f0:	000116b0 	cmpltui	zero,zero,1114
   115f4:	0001195c 	xori	zero,zero,1125
   115f8:	00011e64 	muli	zero,zero,1145
   115fc:	00011d38 	rdprs	zero,zero,1140
   11600:	00011e64 	muli	zero,zero,1145
   11604:	00011d90 	cmplti	zero,zero,1142
   11608:	00011e64 	muli	zero,zero,1145
   1160c:	00011e64 	muli	zero,zero,1145
   11610:	00011a54 	movui	zero,1129
   11614:	42000204 	addi	r8,r8,8
   11618:	da802317 	ldw	r10,140(sp)
   1161c:	5455883a 	add	r10,r10,r17
   11620:	da802315 	stw	r10,140(sp)
   11624:	003f8b06 	br	11454 <__alt_data_end+0xf0011454>
   11628:	d9002017 	ldw	r4,128(sp)
   1162c:	a00b883a 	mov	r5,r20
   11630:	000c23c0 	call	c23c <__swsetup_r>
   11634:	1003b11e 	bne	r2,zero,124fc <___vfiprintf_internal_r+0x11ec>
   11638:	a080030b 	ldhu	r2,12(r20)
   1163c:	00c00284 	movi	r3,10
   11640:	1080068c 	andi	r2,r2,26
   11644:	10ff541e 	bne	r2,r3,11398 <__alt_data_end+0xf0011398>
   11648:	a080038f 	ldh	r2,14(r20)
   1164c:	103f5216 	blt	r2,zero,11398 <__alt_data_end+0xf0011398>
   11650:	d9c02217 	ldw	r7,136(sp)
   11654:	d9002017 	ldw	r4,128(sp)
   11658:	e00d883a 	mov	r6,fp
   1165c:	a00b883a 	mov	r5,r20
   11660:	00127880 	call	12788 <__sbprintf>
   11664:	dfc03617 	ldw	ra,216(sp)
   11668:	df003517 	ldw	fp,212(sp)
   1166c:	ddc03417 	ldw	r23,208(sp)
   11670:	dd803317 	ldw	r22,204(sp)
   11674:	dd403217 	ldw	r21,200(sp)
   11678:	dd003117 	ldw	r20,196(sp)
   1167c:	dcc03017 	ldw	r19,192(sp)
   11680:	dc802f17 	ldw	r18,188(sp)
   11684:	dc402e17 	ldw	r17,184(sp)
   11688:	dc002d17 	ldw	r16,180(sp)
   1168c:	dec03704 	addi	sp,sp,220
   11690:	f800283a 	ret
   11694:	000e2100 	call	e210 <__sinit>
   11698:	003f2f06 	br	11358 <__alt_data_end+0xf0011358>
   1169c:	0463c83a 	sub	r17,zero,r17
   116a0:	d8802215 	stw	r2,136(sp)
   116a4:	a5000114 	ori	r20,r20,4
   116a8:	80c00007 	ldb	r3,0(r16)
   116ac:	003f7706 	br	1148c <__alt_data_end+0xf001148c>
   116b0:	00800c04 	movi	r2,48
   116b4:	da802217 	ldw	r10,136(sp)
   116b8:	d8801d05 	stb	r2,116(sp)
   116bc:	00801e04 	movi	r2,120
   116c0:	d8801d45 	stb	r2,117(sp)
   116c4:	d8001d85 	stb	zero,118(sp)
   116c8:	50c00104 	addi	r3,r10,4
   116cc:	54800017 	ldw	r18,0(r10)
   116d0:	0027883a 	mov	r19,zero
   116d4:	a0800094 	ori	r2,r20,2
   116d8:	48030b16 	blt	r9,zero,12308 <___vfiprintf_internal_r+0xff8>
   116dc:	00bfdfc4 	movi	r2,-129
   116e0:	a096703a 	and	r11,r20,r2
   116e4:	d8c02215 	stw	r3,136(sp)
   116e8:	5d000094 	ori	r20,r11,2
   116ec:	90032b1e 	bne	r18,zero,1239c <___vfiprintf_internal_r+0x108c>
   116f0:	00820034 	movhi	r2,2048
   116f4:	10811004 	addi	r2,r2,1088
   116f8:	d8802615 	stw	r2,152(sp)
   116fc:	0039883a 	mov	fp,zero
   11700:	48017b1e 	bne	r9,zero,11cf0 <___vfiprintf_internal_r+0x9e0>
   11704:	0013883a 	mov	r9,zero
   11708:	0027883a 	mov	r19,zero
   1170c:	dd401a04 	addi	r21,sp,104
   11710:	4825883a 	mov	r18,r9
   11714:	4cc0010e 	bge	r9,r19,1171c <___vfiprintf_internal_r+0x40c>
   11718:	9825883a 	mov	r18,r19
   1171c:	e7003fcc 	andi	fp,fp,255
   11720:	e700201c 	xori	fp,fp,128
   11724:	e73fe004 	addi	fp,fp,-128
   11728:	e0000126 	beq	fp,zero,11730 <___vfiprintf_internal_r+0x420>
   1172c:	94800044 	addi	r18,r18,1
   11730:	a380008c 	andi	r14,r20,2
   11734:	70000126 	beq	r14,zero,1173c <___vfiprintf_internal_r+0x42c>
   11738:	94800084 	addi	r18,r18,2
   1173c:	a700210c 	andi	fp,r20,132
   11740:	e001df1e 	bne	fp,zero,11ec0 <___vfiprintf_internal_r+0xbb0>
   11744:	8c87c83a 	sub	r3,r17,r18
   11748:	00c1dd0e 	bge	zero,r3,11ec0 <___vfiprintf_internal_r+0xbb0>
   1174c:	01c00404 	movi	r7,16
   11750:	d8801c17 	ldw	r2,112(sp)
   11754:	38c3ad0e 	bge	r7,r3,1260c <___vfiprintf_internal_r+0x12fc>
   11758:	02820034 	movhi	r10,2048
   1175c:	52817504 	addi	r10,r10,1492
   11760:	dc002915 	stw	r16,164(sp)
   11764:	d9801b17 	ldw	r6,108(sp)
   11768:	da802415 	stw	r10,144(sp)
   1176c:	03c001c4 	movi	r15,7
   11770:	da402515 	stw	r9,148(sp)
   11774:	db802815 	stw	r14,160(sp)
   11778:	1821883a 	mov	r16,r3
   1177c:	00000506 	br	11794 <___vfiprintf_internal_r+0x484>
   11780:	31400084 	addi	r5,r6,2
   11784:	42000204 	addi	r8,r8,8
   11788:	200d883a 	mov	r6,r4
   1178c:	843ffc04 	addi	r16,r16,-16
   11790:	3c000d0e 	bge	r7,r16,117c8 <___vfiprintf_internal_r+0x4b8>
   11794:	10800404 	addi	r2,r2,16
   11798:	31000044 	addi	r4,r6,1
   1179c:	45800015 	stw	r22,0(r8)
   117a0:	41c00115 	stw	r7,4(r8)
   117a4:	d8801c15 	stw	r2,112(sp)
   117a8:	d9001b15 	stw	r4,108(sp)
   117ac:	793ff40e 	bge	r15,r4,11780 <__alt_data_end+0xf0011780>
   117b0:	1001b51e 	bne	r2,zero,11e88 <___vfiprintf_internal_r+0xb78>
   117b4:	843ffc04 	addi	r16,r16,-16
   117b8:	000d883a 	mov	r6,zero
   117bc:	01400044 	movi	r5,1
   117c0:	d811883a 	mov	r8,sp
   117c4:	3c3ff316 	blt	r7,r16,11794 <__alt_data_end+0xf0011794>
   117c8:	8007883a 	mov	r3,r16
   117cc:	da402517 	ldw	r9,148(sp)
   117d0:	db802817 	ldw	r14,160(sp)
   117d4:	dc002917 	ldw	r16,164(sp)
   117d8:	da802417 	ldw	r10,144(sp)
   117dc:	1885883a 	add	r2,r3,r2
   117e0:	40c00115 	stw	r3,4(r8)
   117e4:	42800015 	stw	r10,0(r8)
   117e8:	d8801c15 	stw	r2,112(sp)
   117ec:	d9401b15 	stw	r5,108(sp)
   117f0:	00c001c4 	movi	r3,7
   117f4:	19426016 	blt	r3,r5,12178 <___vfiprintf_internal_r+0xe68>
   117f8:	d8c01d87 	ldb	r3,118(sp)
   117fc:	42000204 	addi	r8,r8,8
   11800:	29000044 	addi	r4,r5,1
   11804:	1801b31e 	bne	r3,zero,11ed4 <___vfiprintf_internal_r+0xbc4>
   11808:	7001c026 	beq	r14,zero,11f0c <___vfiprintf_internal_r+0xbfc>
   1180c:	d8c01d04 	addi	r3,sp,116
   11810:	10800084 	addi	r2,r2,2
   11814:	40c00015 	stw	r3,0(r8)
   11818:	00c00084 	movi	r3,2
   1181c:	40c00115 	stw	r3,4(r8)
   11820:	d8801c15 	stw	r2,112(sp)
   11824:	d9001b15 	stw	r4,108(sp)
   11828:	00c001c4 	movi	r3,7
   1182c:	1902650e 	bge	r3,r4,121c4 <___vfiprintf_internal_r+0xeb4>
   11830:	10029a1e 	bne	r2,zero,1229c <___vfiprintf_internal_r+0xf8c>
   11834:	00c02004 	movi	r3,128
   11838:	01000044 	movi	r4,1
   1183c:	000b883a 	mov	r5,zero
   11840:	d811883a 	mov	r8,sp
   11844:	e0c1b31e 	bne	fp,r3,11f14 <___vfiprintf_internal_r+0xc04>
   11848:	8cb9c83a 	sub	fp,r17,r18
   1184c:	0701b10e 	bge	zero,fp,11f14 <___vfiprintf_internal_r+0xc04>
   11850:	01c00404 	movi	r7,16
   11854:	3f03890e 	bge	r7,fp,1267c <___vfiprintf_internal_r+0x136c>
   11858:	00c20034 	movhi	r3,2048
   1185c:	18c17104 	addi	r3,r3,1476
   11860:	d8c02415 	stw	r3,144(sp)
   11864:	8007883a 	mov	r3,r16
   11868:	034001c4 	movi	r13,7
   1186c:	e021883a 	mov	r16,fp
   11870:	da402515 	stw	r9,148(sp)
   11874:	1839883a 	mov	fp,r3
   11878:	00000506 	br	11890 <___vfiprintf_internal_r+0x580>
   1187c:	29800084 	addi	r6,r5,2
   11880:	42000204 	addi	r8,r8,8
   11884:	180b883a 	mov	r5,r3
   11888:	843ffc04 	addi	r16,r16,-16
   1188c:	3c000d0e 	bge	r7,r16,118c4 <___vfiprintf_internal_r+0x5b4>
   11890:	10800404 	addi	r2,r2,16
   11894:	28c00044 	addi	r3,r5,1
   11898:	45c00015 	stw	r23,0(r8)
   1189c:	41c00115 	stw	r7,4(r8)
   118a0:	d8801c15 	stw	r2,112(sp)
   118a4:	d8c01b15 	stw	r3,108(sp)
   118a8:	68fff40e 	bge	r13,r3,1187c <__alt_data_end+0xf001187c>
   118ac:	1002241e 	bne	r2,zero,12140 <___vfiprintf_internal_r+0xe30>
   118b0:	843ffc04 	addi	r16,r16,-16
   118b4:	01800044 	movi	r6,1
   118b8:	000b883a 	mov	r5,zero
   118bc:	d811883a 	mov	r8,sp
   118c0:	3c3ff316 	blt	r7,r16,11890 <__alt_data_end+0xf0011890>
   118c4:	da402517 	ldw	r9,148(sp)
   118c8:	e007883a 	mov	r3,fp
   118cc:	8039883a 	mov	fp,r16
   118d0:	1821883a 	mov	r16,r3
   118d4:	d8c02417 	ldw	r3,144(sp)
   118d8:	1705883a 	add	r2,r2,fp
   118dc:	47000115 	stw	fp,4(r8)
   118e0:	40c00015 	stw	r3,0(r8)
   118e4:	d8801c15 	stw	r2,112(sp)
   118e8:	d9801b15 	stw	r6,108(sp)
   118ec:	00c001c4 	movi	r3,7
   118f0:	19827616 	blt	r3,r6,122cc <___vfiprintf_internal_r+0xfbc>
   118f4:	4cf9c83a 	sub	fp,r9,r19
   118f8:	42000204 	addi	r8,r8,8
   118fc:	31000044 	addi	r4,r6,1
   11900:	300b883a 	mov	r5,r6
   11904:	07018516 	blt	zero,fp,11f1c <___vfiprintf_internal_r+0xc0c>
   11908:	9885883a 	add	r2,r19,r2
   1190c:	45400015 	stw	r21,0(r8)
   11910:	44c00115 	stw	r19,4(r8)
   11914:	d8801c15 	stw	r2,112(sp)
   11918:	d9001b15 	stw	r4,108(sp)
   1191c:	00c001c4 	movi	r3,7
   11920:	1901dd0e 	bge	r3,r4,12098 <___vfiprintf_internal_r+0xd88>
   11924:	1002401e 	bne	r2,zero,12228 <___vfiprintf_internal_r+0xf18>
   11928:	d8001b15 	stw	zero,108(sp)
   1192c:	a2c0010c 	andi	r11,r20,4
   11930:	58000226 	beq	r11,zero,1193c <___vfiprintf_internal_r+0x62c>
   11934:	8ca7c83a 	sub	r19,r17,r18
   11938:	04c2f216 	blt	zero,r19,12504 <___vfiprintf_internal_r+0x11f4>
   1193c:	8c80010e 	bge	r17,r18,11944 <___vfiprintf_internal_r+0x634>
   11940:	9023883a 	mov	r17,r18
   11944:	da802317 	ldw	r10,140(sp)
   11948:	5455883a 	add	r10,r10,r17
   1194c:	da802315 	stw	r10,140(sp)
   11950:	d8001b15 	stw	zero,108(sp)
   11954:	d811883a 	mov	r8,sp
   11958:	003ea206 	br	113e4 <__alt_data_end+0xf00113e4>
   1195c:	a5000814 	ori	r20,r20,32
   11960:	80c00007 	ldb	r3,0(r16)
   11964:	003ec906 	br	1148c <__alt_data_end+0xf001148c>
   11968:	80c00007 	ldb	r3,0(r16)
   1196c:	1b030926 	beq	r3,r12,12594 <___vfiprintf_internal_r+0x1284>
   11970:	a5000414 	ori	r20,r20,16
   11974:	003ec506 	br	1148c <__alt_data_end+0xf001148c>
   11978:	21003fcc 	andi	r4,r4,255
   1197c:	20035e1e 	bne	r4,zero,126f8 <___vfiprintf_internal_r+0x13e8>
   11980:	a080080c 	andi	r2,r20,32
   11984:	1002a526 	beq	r2,zero,1241c <___vfiprintf_internal_r+0x110c>
   11988:	da802217 	ldw	r10,136(sp)
   1198c:	50800017 	ldw	r2,0(r10)
   11990:	da802317 	ldw	r10,140(sp)
   11994:	5007d7fa 	srai	r3,r10,31
   11998:	da802217 	ldw	r10,136(sp)
   1199c:	10c00115 	stw	r3,4(r2)
   119a0:	52800104 	addi	r10,r10,4
   119a4:	da802215 	stw	r10,136(sp)
   119a8:	da802317 	ldw	r10,140(sp)
   119ac:	12800015 	stw	r10,0(r2)
   119b0:	003e8c06 	br	113e4 <__alt_data_end+0xf00113e4>
   119b4:	21003fcc 	andi	r4,r4,255
   119b8:	2003511e 	bne	r4,zero,12700 <___vfiprintf_internal_r+0x13f0>
   119bc:	a080080c 	andi	r2,r20,32
   119c0:	1000a126 	beq	r2,zero,11c48 <___vfiprintf_internal_r+0x938>
   119c4:	da802217 	ldw	r10,136(sp)
   119c8:	d8001d85 	stb	zero,118(sp)
   119cc:	50800204 	addi	r2,r10,8
   119d0:	54800017 	ldw	r18,0(r10)
   119d4:	54c00117 	ldw	r19,4(r10)
   119d8:	4802b416 	blt	r9,zero,124ac <___vfiprintf_internal_r+0x119c>
   119dc:	013fdfc4 	movi	r4,-129
   119e0:	94c6b03a 	or	r3,r18,r19
   119e4:	d8802215 	stw	r2,136(sp)
   119e8:	a128703a 	and	r20,r20,r4
   119ec:	1800a226 	beq	r3,zero,11c78 <___vfiprintf_internal_r+0x968>
   119f0:	0039883a 	mov	fp,zero
   119f4:	dd401a04 	addi	r21,sp,104
   119f8:	9006d0fa 	srli	r3,r18,3
   119fc:	9808977a 	slli	r4,r19,29
   11a00:	9826d0fa 	srli	r19,r19,3
   11a04:	948001cc 	andi	r18,r18,7
   11a08:	90800c04 	addi	r2,r18,48
   11a0c:	ad7fffc4 	addi	r21,r21,-1
   11a10:	20e4b03a 	or	r18,r4,r3
   11a14:	a8800005 	stb	r2,0(r21)
   11a18:	94c6b03a 	or	r3,r18,r19
   11a1c:	183ff61e 	bne	r3,zero,119f8 <__alt_data_end+0xf00119f8>
   11a20:	a0c0004c 	andi	r3,r20,1
   11a24:	18005926 	beq	r3,zero,11b8c <___vfiprintf_internal_r+0x87c>
   11a28:	10803fcc 	andi	r2,r2,255
   11a2c:	1080201c 	xori	r2,r2,128
   11a30:	10bfe004 	addi	r2,r2,-128
   11a34:	00c00c04 	movi	r3,48
   11a38:	10c05426 	beq	r2,r3,11b8c <___vfiprintf_internal_r+0x87c>
   11a3c:	da801e17 	ldw	r10,120(sp)
   11a40:	a8bfffc4 	addi	r2,r21,-1
   11a44:	a8ffffc5 	stb	r3,-1(r21)
   11a48:	50a7c83a 	sub	r19,r10,r2
   11a4c:	102b883a 	mov	r21,r2
   11a50:	003f2f06 	br	11710 <__alt_data_end+0xf0011710>
   11a54:	21003fcc 	andi	r4,r4,255
   11a58:	2003421e 	bne	r4,zero,12764 <___vfiprintf_internal_r+0x1454>
   11a5c:	00820034 	movhi	r2,2048
   11a60:	10811004 	addi	r2,r2,1088
   11a64:	d8802615 	stw	r2,152(sp)
   11a68:	a080080c 	andi	r2,r20,32
   11a6c:	1000aa26 	beq	r2,zero,11d18 <___vfiprintf_internal_r+0xa08>
   11a70:	da802217 	ldw	r10,136(sp)
   11a74:	54800017 	ldw	r18,0(r10)
   11a78:	54c00117 	ldw	r19,4(r10)
   11a7c:	52800204 	addi	r10,r10,8
   11a80:	da802215 	stw	r10,136(sp)
   11a84:	a080004c 	andi	r2,r20,1
   11a88:	1001d226 	beq	r2,zero,121d4 <___vfiprintf_internal_r+0xec4>
   11a8c:	94c4b03a 	or	r2,r18,r19
   11a90:	1002351e 	bne	r2,zero,12368 <___vfiprintf_internal_r+0x1058>
   11a94:	d8001d85 	stb	zero,118(sp)
   11a98:	48022216 	blt	r9,zero,12324 <___vfiprintf_internal_r+0x1014>
   11a9c:	00bfdfc4 	movi	r2,-129
   11aa0:	a0a8703a 	and	r20,r20,r2
   11aa4:	003f1506 	br	116fc <__alt_data_end+0xf00116fc>
   11aa8:	da802217 	ldw	r10,136(sp)
   11aac:	04800044 	movi	r18,1
   11ab0:	d8001d85 	stb	zero,118(sp)
   11ab4:	50800017 	ldw	r2,0(r10)
   11ab8:	52800104 	addi	r10,r10,4
   11abc:	da802215 	stw	r10,136(sp)
   11ac0:	d8801005 	stb	r2,64(sp)
   11ac4:	9027883a 	mov	r19,r18
   11ac8:	dd401004 	addi	r21,sp,64
   11acc:	0013883a 	mov	r9,zero
   11ad0:	003f1706 	br	11730 <__alt_data_end+0xf0011730>
   11ad4:	21003fcc 	andi	r4,r4,255
   11ad8:	2003201e 	bne	r4,zero,1275c <___vfiprintf_internal_r+0x144c>
   11adc:	a080080c 	andi	r2,r20,32
   11ae0:	10004b26 	beq	r2,zero,11c10 <___vfiprintf_internal_r+0x900>
   11ae4:	da802217 	ldw	r10,136(sp)
   11ae8:	50800117 	ldw	r2,4(r10)
   11aec:	54800017 	ldw	r18,0(r10)
   11af0:	52800204 	addi	r10,r10,8
   11af4:	da802215 	stw	r10,136(sp)
   11af8:	1027883a 	mov	r19,r2
   11afc:	10022c16 	blt	r2,zero,123b0 <___vfiprintf_internal_r+0x10a0>
   11b00:	df001d83 	ldbu	fp,118(sp)
   11b04:	48007216 	blt	r9,zero,11cd0 <___vfiprintf_internal_r+0x9c0>
   11b08:	00ffdfc4 	movi	r3,-129
   11b0c:	94c4b03a 	or	r2,r18,r19
   11b10:	a0e8703a 	and	r20,r20,r3
   11b14:	1000cc26 	beq	r2,zero,11e48 <___vfiprintf_internal_r+0xb38>
   11b18:	98021026 	beq	r19,zero,1235c <___vfiprintf_internal_r+0x104c>
   11b1c:	dc402415 	stw	r17,144(sp)
   11b20:	dc002515 	stw	r16,148(sp)
   11b24:	9823883a 	mov	r17,r19
   11b28:	9021883a 	mov	r16,r18
   11b2c:	dd401a04 	addi	r21,sp,104
   11b30:	4825883a 	mov	r18,r9
   11b34:	4027883a 	mov	r19,r8
   11b38:	8009883a 	mov	r4,r16
   11b3c:	880b883a 	mov	r5,r17
   11b40:	01800284 	movi	r6,10
   11b44:	000f883a 	mov	r7,zero
   11b48:	00136f00 	call	136f0 <__umoddi3>
   11b4c:	10800c04 	addi	r2,r2,48
   11b50:	ad7fffc4 	addi	r21,r21,-1
   11b54:	8009883a 	mov	r4,r16
   11b58:	880b883a 	mov	r5,r17
   11b5c:	a8800005 	stb	r2,0(r21)
   11b60:	01800284 	movi	r6,10
   11b64:	000f883a 	mov	r7,zero
   11b68:	00131780 	call	13178 <__udivdi3>
   11b6c:	1021883a 	mov	r16,r2
   11b70:	10c4b03a 	or	r2,r2,r3
   11b74:	1823883a 	mov	r17,r3
   11b78:	103fef1e 	bne	r2,zero,11b38 <__alt_data_end+0xf0011b38>
   11b7c:	dc402417 	ldw	r17,144(sp)
   11b80:	dc002517 	ldw	r16,148(sp)
   11b84:	9013883a 	mov	r9,r18
   11b88:	9811883a 	mov	r8,r19
   11b8c:	da801e17 	ldw	r10,120(sp)
   11b90:	5567c83a 	sub	r19,r10,r21
   11b94:	003ede06 	br	11710 <__alt_data_end+0xf0011710>
   11b98:	38803fcc 	andi	r2,r7,255
   11b9c:	1080201c 	xori	r2,r2,128
   11ba0:	10bfe004 	addi	r2,r2,-128
   11ba4:	1002371e 	bne	r2,zero,12484 <___vfiprintf_internal_r+0x1174>
   11ba8:	01000044 	movi	r4,1
   11bac:	01c00804 	movi	r7,32
   11bb0:	80c00007 	ldb	r3,0(r16)
   11bb4:	003e3506 	br	1148c <__alt_data_end+0xf001148c>
   11bb8:	a5000054 	ori	r20,r20,1
   11bbc:	80c00007 	ldb	r3,0(r16)
   11bc0:	003e3206 	br	1148c <__alt_data_end+0xf001148c>
   11bc4:	a5002014 	ori	r20,r20,128
   11bc8:	80c00007 	ldb	r3,0(r16)
   11bcc:	003e2f06 	br	1148c <__alt_data_end+0xf001148c>
   11bd0:	8015883a 	mov	r10,r16
   11bd4:	0023883a 	mov	r17,zero
   11bd8:	18bff404 	addi	r2,r3,-48
   11bdc:	50c00007 	ldb	r3,0(r10)
   11be0:	8c4002a4 	muli	r17,r17,10
   11be4:	84000044 	addi	r16,r16,1
   11be8:	8015883a 	mov	r10,r16
   11bec:	1463883a 	add	r17,r2,r17
   11bf0:	18bff404 	addi	r2,r3,-48
   11bf4:	30bff92e 	bgeu	r6,r2,11bdc <__alt_data_end+0xf0011bdc>
   11bf8:	003e2506 	br	11490 <__alt_data_end+0xf0011490>
   11bfc:	21003fcc 	andi	r4,r4,255
   11c00:	2002d41e 	bne	r4,zero,12754 <___vfiprintf_internal_r+0x1444>
   11c04:	a5000414 	ori	r20,r20,16
   11c08:	a080080c 	andi	r2,r20,32
   11c0c:	103fb51e 	bne	r2,zero,11ae4 <__alt_data_end+0xf0011ae4>
   11c10:	a080040c 	andi	r2,r20,16
   11c14:	1001f826 	beq	r2,zero,123f8 <___vfiprintf_internal_r+0x10e8>
   11c18:	da802217 	ldw	r10,136(sp)
   11c1c:	54800017 	ldw	r18,0(r10)
   11c20:	52800104 	addi	r10,r10,4
   11c24:	da802215 	stw	r10,136(sp)
   11c28:	9027d7fa 	srai	r19,r18,31
   11c2c:	9805883a 	mov	r2,r19
   11c30:	003fb206 	br	11afc <__alt_data_end+0xf0011afc>
   11c34:	21003fcc 	andi	r4,r4,255
   11c38:	2002c41e 	bne	r4,zero,1274c <___vfiprintf_internal_r+0x143c>
   11c3c:	a5000414 	ori	r20,r20,16
   11c40:	a080080c 	andi	r2,r20,32
   11c44:	103f5f1e 	bne	r2,zero,119c4 <__alt_data_end+0xf00119c4>
   11c48:	a080040c 	andi	r2,r20,16
   11c4c:	10020f26 	beq	r2,zero,1248c <___vfiprintf_internal_r+0x117c>
   11c50:	da802217 	ldw	r10,136(sp)
   11c54:	d8001d85 	stb	zero,118(sp)
   11c58:	0027883a 	mov	r19,zero
   11c5c:	50800104 	addi	r2,r10,4
   11c60:	54800017 	ldw	r18,0(r10)
   11c64:	48021116 	blt	r9,zero,124ac <___vfiprintf_internal_r+0x119c>
   11c68:	00ffdfc4 	movi	r3,-129
   11c6c:	d8802215 	stw	r2,136(sp)
   11c70:	a0e8703a 	and	r20,r20,r3
   11c74:	903f5e1e 	bne	r18,zero,119f0 <__alt_data_end+0xf00119f0>
   11c78:	0039883a 	mov	fp,zero
   11c7c:	4802a626 	beq	r9,zero,12718 <___vfiprintf_internal_r+0x1408>
   11c80:	0025883a 	mov	r18,zero
   11c84:	0027883a 	mov	r19,zero
   11c88:	003f5a06 	br	119f4 <__alt_data_end+0xf00119f4>
   11c8c:	21003fcc 	andi	r4,r4,255
   11c90:	20029f1e 	bne	r4,zero,12710 <___vfiprintf_internal_r+0x1400>
   11c94:	a5000414 	ori	r20,r20,16
   11c98:	a080080c 	andi	r2,r20,32
   11c9c:	10005e1e 	bne	r2,zero,11e18 <___vfiprintf_internal_r+0xb08>
   11ca0:	a080040c 	andi	r2,r20,16
   11ca4:	1001a21e 	bne	r2,zero,12330 <___vfiprintf_internal_r+0x1020>
   11ca8:	a080100c 	andi	r2,r20,64
   11cac:	d8001d85 	stb	zero,118(sp)
   11cb0:	da802217 	ldw	r10,136(sp)
   11cb4:	1002231e 	bne	r2,zero,12544 <___vfiprintf_internal_r+0x1234>
   11cb8:	50800104 	addi	r2,r10,4
   11cbc:	54800017 	ldw	r18,0(r10)
   11cc0:	0027883a 	mov	r19,zero
   11cc4:	4801a00e 	bge	r9,zero,12348 <___vfiprintf_internal_r+0x1038>
   11cc8:	d8802215 	stw	r2,136(sp)
   11ccc:	0039883a 	mov	fp,zero
   11cd0:	94c4b03a 	or	r2,r18,r19
   11cd4:	103f901e 	bne	r2,zero,11b18 <__alt_data_end+0xf0011b18>
   11cd8:	00800044 	movi	r2,1
   11cdc:	10803fcc 	andi	r2,r2,255
   11ce0:	00c00044 	movi	r3,1
   11ce4:	10c05926 	beq	r2,r3,11e4c <___vfiprintf_internal_r+0xb3c>
   11ce8:	00c00084 	movi	r3,2
   11cec:	10ffe41e 	bne	r2,r3,11c80 <__alt_data_end+0xf0011c80>
   11cf0:	0025883a 	mov	r18,zero
   11cf4:	0027883a 	mov	r19,zero
   11cf8:	00013d06 	br	121f0 <___vfiprintf_internal_r+0xee0>
   11cfc:	21003fcc 	andi	r4,r4,255
   11d00:	2002811e 	bne	r4,zero,12708 <___vfiprintf_internal_r+0x13f8>
   11d04:	00820034 	movhi	r2,2048
   11d08:	10810b04 	addi	r2,r2,1068
   11d0c:	d8802615 	stw	r2,152(sp)
   11d10:	a080080c 	andi	r2,r20,32
   11d14:	103f561e 	bne	r2,zero,11a70 <__alt_data_end+0xf0011a70>
   11d18:	a080040c 	andi	r2,r20,16
   11d1c:	1001d126 	beq	r2,zero,12464 <___vfiprintf_internal_r+0x1154>
   11d20:	da802217 	ldw	r10,136(sp)
   11d24:	0027883a 	mov	r19,zero
   11d28:	54800017 	ldw	r18,0(r10)
   11d2c:	52800104 	addi	r10,r10,4
   11d30:	da802215 	stw	r10,136(sp)
   11d34:	003f5306 	br	11a84 <__alt_data_end+0xf0011a84>
   11d38:	da802217 	ldw	r10,136(sp)
   11d3c:	d8001d85 	stb	zero,118(sp)
   11d40:	55400017 	ldw	r21,0(r10)
   11d44:	50c00104 	addi	r3,r10,4
   11d48:	a8024226 	beq	r21,zero,12654 <___vfiprintf_internal_r+0x1344>
   11d4c:	48021816 	blt	r9,zero,125b0 <___vfiprintf_internal_r+0x12a0>
   11d50:	480d883a 	mov	r6,r9
   11d54:	000b883a 	mov	r5,zero
   11d58:	a809883a 	mov	r4,r21
   11d5c:	d8c02a15 	stw	r3,168(sp)
   11d60:	da002b15 	stw	r8,172(sp)
   11d64:	da402c15 	stw	r9,176(sp)
   11d68:	000f77c0 	call	f77c <memchr>
   11d6c:	d8c02a17 	ldw	r3,168(sp)
   11d70:	da002b17 	ldw	r8,172(sp)
   11d74:	da402c17 	ldw	r9,176(sp)
   11d78:	10024826 	beq	r2,zero,1269c <___vfiprintf_internal_r+0x138c>
   11d7c:	1567c83a 	sub	r19,r2,r21
   11d80:	df001d83 	ldbu	fp,118(sp)
   11d84:	d8c02215 	stw	r3,136(sp)
   11d88:	0013883a 	mov	r9,zero
   11d8c:	003e6006 	br	11710 <__alt_data_end+0xf0011710>
   11d90:	21003fcc 	andi	r4,r4,255
   11d94:	203fc026 	beq	r4,zero,11c98 <__alt_data_end+0xf0011c98>
   11d98:	d9c01d85 	stb	r7,118(sp)
   11d9c:	003fbe06 	br	11c98 <__alt_data_end+0xf0011c98>
   11da0:	da802217 	ldw	r10,136(sp)
   11da4:	54400017 	ldw	r17,0(r10)
   11da8:	50800104 	addi	r2,r10,4
   11dac:	883e3b16 	blt	r17,zero,1169c <__alt_data_end+0xf001169c>
   11db0:	d8802215 	stw	r2,136(sp)
   11db4:	80c00007 	ldb	r3,0(r16)
   11db8:	003db406 	br	1148c <__alt_data_end+0xf001148c>
   11dbc:	01000044 	movi	r4,1
   11dc0:	01c00ac4 	movi	r7,43
   11dc4:	80c00007 	ldb	r3,0(r16)
   11dc8:	003db006 	br	1148c <__alt_data_end+0xf001148c>
   11dcc:	80c00007 	ldb	r3,0(r16)
   11dd0:	82800044 	addi	r10,r16,1
   11dd4:	1b423c26 	beq	r3,r13,126c8 <___vfiprintf_internal_r+0x13b8>
   11dd8:	18bff404 	addi	r2,r3,-48
   11ddc:	0013883a 	mov	r9,zero
   11de0:	30822b36 	bltu	r6,r2,12690 <___vfiprintf_internal_r+0x1380>
   11de4:	50c00007 	ldb	r3,0(r10)
   11de8:	4a4002a4 	muli	r9,r9,10
   11dec:	54000044 	addi	r16,r10,1
   11df0:	8015883a 	mov	r10,r16
   11df4:	4893883a 	add	r9,r9,r2
   11df8:	18bff404 	addi	r2,r3,-48
   11dfc:	30bff92e 	bgeu	r6,r2,11de4 <__alt_data_end+0xf0011de4>
   11e00:	483da30e 	bge	r9,zero,11490 <__alt_data_end+0xf0011490>
   11e04:	027fffc4 	movi	r9,-1
   11e08:	003da106 	br	11490 <__alt_data_end+0xf0011490>
   11e0c:	a5001014 	ori	r20,r20,64
   11e10:	80c00007 	ldb	r3,0(r16)
   11e14:	003d9d06 	br	1148c <__alt_data_end+0xf001148c>
   11e18:	da802217 	ldw	r10,136(sp)
   11e1c:	d8001d85 	stb	zero,118(sp)
   11e20:	50c00204 	addi	r3,r10,8
   11e24:	54800017 	ldw	r18,0(r10)
   11e28:	54c00117 	ldw	r19,4(r10)
   11e2c:	4801ca16 	blt	r9,zero,12558 <___vfiprintf_internal_r+0x1248>
   11e30:	013fdfc4 	movi	r4,-129
   11e34:	94c4b03a 	or	r2,r18,r19
   11e38:	d8c02215 	stw	r3,136(sp)
   11e3c:	a128703a 	and	r20,r20,r4
   11e40:	0039883a 	mov	fp,zero
   11e44:	103f341e 	bne	r2,zero,11b18 <__alt_data_end+0xf0011b18>
   11e48:	483e2e26 	beq	r9,zero,11704 <__alt_data_end+0xf0011704>
   11e4c:	0025883a 	mov	r18,zero
   11e50:	94800c04 	addi	r18,r18,48
   11e54:	dc8019c5 	stb	r18,103(sp)
   11e58:	dcc02717 	ldw	r19,156(sp)
   11e5c:	dd4019c4 	addi	r21,sp,103
   11e60:	003e2b06 	br	11710 <__alt_data_end+0xf0011710>
   11e64:	21003fcc 	andi	r4,r4,255
   11e68:	2002361e 	bne	r4,zero,12744 <___vfiprintf_internal_r+0x1434>
   11e6c:	1801c126 	beq	r3,zero,12574 <___vfiprintf_internal_r+0x1264>
   11e70:	04800044 	movi	r18,1
   11e74:	d8c01005 	stb	r3,64(sp)
   11e78:	d8001d85 	stb	zero,118(sp)
   11e7c:	9027883a 	mov	r19,r18
   11e80:	dd401004 	addi	r21,sp,64
   11e84:	003f1106 	br	11acc <__alt_data_end+0xf0011acc>
   11e88:	d9402117 	ldw	r5,132(sp)
   11e8c:	d9002017 	ldw	r4,128(sp)
   11e90:	d9801a04 	addi	r6,sp,104
   11e94:	d9c02b15 	stw	r7,172(sp)
   11e98:	dbc02a15 	stw	r15,168(sp)
   11e9c:	00111fc0 	call	111fc <__sprint_r.part.0>
   11ea0:	d9c02b17 	ldw	r7,172(sp)
   11ea4:	dbc02a17 	ldw	r15,168(sp)
   11ea8:	10006d1e 	bne	r2,zero,12060 <___vfiprintf_internal_r+0xd50>
   11eac:	d9801b17 	ldw	r6,108(sp)
   11eb0:	d8801c17 	ldw	r2,112(sp)
   11eb4:	d811883a 	mov	r8,sp
   11eb8:	31400044 	addi	r5,r6,1
   11ebc:	003e3306 	br	1178c <__alt_data_end+0xf001178c>
   11ec0:	d9401b17 	ldw	r5,108(sp)
   11ec4:	d8801c17 	ldw	r2,112(sp)
   11ec8:	29000044 	addi	r4,r5,1
   11ecc:	d8c01d87 	ldb	r3,118(sp)
   11ed0:	183e4d26 	beq	r3,zero,11808 <__alt_data_end+0xf0011808>
   11ed4:	00c00044 	movi	r3,1
   11ed8:	d9401d84 	addi	r5,sp,118
   11edc:	10c5883a 	add	r2,r2,r3
   11ee0:	41400015 	stw	r5,0(r8)
   11ee4:	40c00115 	stw	r3,4(r8)
   11ee8:	d8801c15 	stw	r2,112(sp)
   11eec:	d9001b15 	stw	r4,108(sp)
   11ef0:	014001c4 	movi	r5,7
   11ef4:	2900a90e 	bge	r5,r4,1219c <___vfiprintf_internal_r+0xe8c>
   11ef8:	1000da1e 	bne	r2,zero,12264 <___vfiprintf_internal_r+0xf54>
   11efc:	7000ab1e 	bne	r14,zero,121ac <___vfiprintf_internal_r+0xe9c>
   11f00:	000b883a 	mov	r5,zero
   11f04:	1809883a 	mov	r4,r3
   11f08:	d811883a 	mov	r8,sp
   11f0c:	00c02004 	movi	r3,128
   11f10:	e0fe4d26 	beq	fp,r3,11848 <__alt_data_end+0xf0011848>
   11f14:	4cf9c83a 	sub	fp,r9,r19
   11f18:	073e7b0e 	bge	zero,fp,11908 <__alt_data_end+0xf0011908>
   11f1c:	01c00404 	movi	r7,16
   11f20:	3f01900e 	bge	r7,fp,12564 <___vfiprintf_internal_r+0x1254>
   11f24:	00c20034 	movhi	r3,2048
   11f28:	18c17104 	addi	r3,r3,1476
   11f2c:	d8c02415 	stw	r3,144(sp)
   11f30:	034001c4 	movi	r13,7
   11f34:	00000506 	br	11f4c <___vfiprintf_internal_r+0xc3c>
   11f38:	29000084 	addi	r4,r5,2
   11f3c:	42000204 	addi	r8,r8,8
   11f40:	180b883a 	mov	r5,r3
   11f44:	e73ffc04 	addi	fp,fp,-16
   11f48:	3f000d0e 	bge	r7,fp,11f80 <___vfiprintf_internal_r+0xc70>
   11f4c:	10800404 	addi	r2,r2,16
   11f50:	28c00044 	addi	r3,r5,1
   11f54:	45c00015 	stw	r23,0(r8)
   11f58:	41c00115 	stw	r7,4(r8)
   11f5c:	d8801c15 	stw	r2,112(sp)
   11f60:	d8c01b15 	stw	r3,108(sp)
   11f64:	68fff40e 	bge	r13,r3,11f38 <__alt_data_end+0xf0011f38>
   11f68:	1000101e 	bne	r2,zero,11fac <___vfiprintf_internal_r+0xc9c>
   11f6c:	e73ffc04 	addi	fp,fp,-16
   11f70:	01000044 	movi	r4,1
   11f74:	000b883a 	mov	r5,zero
   11f78:	d811883a 	mov	r8,sp
   11f7c:	3f3ff316 	blt	r7,fp,11f4c <__alt_data_end+0xf0011f4c>
   11f80:	da802417 	ldw	r10,144(sp)
   11f84:	1705883a 	add	r2,r2,fp
   11f88:	47000115 	stw	fp,4(r8)
   11f8c:	42800015 	stw	r10,0(r8)
   11f90:	d8801c15 	stw	r2,112(sp)
   11f94:	d9001b15 	stw	r4,108(sp)
   11f98:	00c001c4 	movi	r3,7
   11f9c:	19003616 	blt	r3,r4,12078 <___vfiprintf_internal_r+0xd68>
   11fa0:	42000204 	addi	r8,r8,8
   11fa4:	21000044 	addi	r4,r4,1
   11fa8:	003e5706 	br	11908 <__alt_data_end+0xf0011908>
   11fac:	d9402117 	ldw	r5,132(sp)
   11fb0:	d9002017 	ldw	r4,128(sp)
   11fb4:	d9801a04 	addi	r6,sp,104
   11fb8:	d9c02b15 	stw	r7,172(sp)
   11fbc:	db402a15 	stw	r13,168(sp)
   11fc0:	00111fc0 	call	111fc <__sprint_r.part.0>
   11fc4:	d9c02b17 	ldw	r7,172(sp)
   11fc8:	db402a17 	ldw	r13,168(sp)
   11fcc:	1000241e 	bne	r2,zero,12060 <___vfiprintf_internal_r+0xd50>
   11fd0:	d9401b17 	ldw	r5,108(sp)
   11fd4:	d8801c17 	ldw	r2,112(sp)
   11fd8:	d811883a 	mov	r8,sp
   11fdc:	29000044 	addi	r4,r5,1
   11fe0:	003fd806 	br	11f44 <__alt_data_end+0xf0011f44>
   11fe4:	d9401b17 	ldw	r5,108(sp)
   11fe8:	00c20034 	movhi	r3,2048
   11fec:	18c17504 	addi	r3,r3,1492
   11ff0:	d8c02415 	stw	r3,144(sp)
   11ff4:	29400044 	addi	r5,r5,1
   11ff8:	d8c02417 	ldw	r3,144(sp)
   11ffc:	14c5883a 	add	r2,r2,r19
   12000:	44c00115 	stw	r19,4(r8)
   12004:	40c00015 	stw	r3,0(r8)
   12008:	d8801c15 	stw	r2,112(sp)
   1200c:	d9401b15 	stw	r5,108(sp)
   12010:	00c001c4 	movi	r3,7
   12014:	1940070e 	bge	r3,r5,12034 <___vfiprintf_internal_r+0xd24>
   12018:	103e4826 	beq	r2,zero,1193c <__alt_data_end+0xf001193c>
   1201c:	d9402117 	ldw	r5,132(sp)
   12020:	d9002017 	ldw	r4,128(sp)
   12024:	d9801a04 	addi	r6,sp,104
   12028:	00111fc0 	call	111fc <__sprint_r.part.0>
   1202c:	10000c1e 	bne	r2,zero,12060 <___vfiprintf_internal_r+0xd50>
   12030:	d8801c17 	ldw	r2,112(sp)
   12034:	8c80010e 	bge	r17,r18,1203c <___vfiprintf_internal_r+0xd2c>
   12038:	9023883a 	mov	r17,r18
   1203c:	da802317 	ldw	r10,140(sp)
   12040:	5455883a 	add	r10,r10,r17
   12044:	da802315 	stw	r10,140(sp)
   12048:	103e4126 	beq	r2,zero,11950 <__alt_data_end+0xf0011950>
   1204c:	d9402117 	ldw	r5,132(sp)
   12050:	d9002017 	ldw	r4,128(sp)
   12054:	d9801a04 	addi	r6,sp,104
   12058:	00111fc0 	call	111fc <__sprint_r.part.0>
   1205c:	103e3c26 	beq	r2,zero,11950 <__alt_data_end+0xf0011950>
   12060:	dd002117 	ldw	r20,132(sp)
   12064:	a080030b 	ldhu	r2,12(r20)
   12068:	1080100c 	andi	r2,r2,64
   1206c:	1001231e 	bne	r2,zero,124fc <___vfiprintf_internal_r+0x11ec>
   12070:	d8802317 	ldw	r2,140(sp)
   12074:	003d7b06 	br	11664 <__alt_data_end+0xf0011664>
   12078:	1000991e 	bne	r2,zero,122e0 <___vfiprintf_internal_r+0xfd0>
   1207c:	00c00044 	movi	r3,1
   12080:	9805883a 	mov	r2,r19
   12084:	dd400015 	stw	r21,0(sp)
   12088:	dcc00115 	stw	r19,4(sp)
   1208c:	dcc01c15 	stw	r19,112(sp)
   12090:	d8c01b15 	stw	r3,108(sp)
   12094:	d811883a 	mov	r8,sp
   12098:	42000204 	addi	r8,r8,8
   1209c:	a2c0010c 	andi	r11,r20,4
   120a0:	583fe426 	beq	r11,zero,12034 <__alt_data_end+0xf0012034>
   120a4:	8ca7c83a 	sub	r19,r17,r18
   120a8:	04ffe20e 	bge	zero,r19,12034 <__alt_data_end+0xf0012034>
   120ac:	01c00404 	movi	r7,16
   120b0:	3cffcc0e 	bge	r7,r19,11fe4 <__alt_data_end+0xf0011fe4>
   120b4:	02820034 	movhi	r10,2048
   120b8:	52817504 	addi	r10,r10,1492
   120bc:	d9001b17 	ldw	r4,108(sp)
   120c0:	da802415 	stw	r10,144(sp)
   120c4:	382b883a 	mov	r21,r7
   120c8:	050001c4 	movi	r20,7
   120cc:	df002017 	ldw	fp,128(sp)
   120d0:	00000506 	br	120e8 <___vfiprintf_internal_r+0xdd8>
   120d4:	21400084 	addi	r5,r4,2
   120d8:	42000204 	addi	r8,r8,8
   120dc:	1809883a 	mov	r4,r3
   120e0:	9cfffc04 	addi	r19,r19,-16
   120e4:	acffc40e 	bge	r21,r19,11ff8 <__alt_data_end+0xf0011ff8>
   120e8:	10800404 	addi	r2,r2,16
   120ec:	20c00044 	addi	r3,r4,1
   120f0:	45800015 	stw	r22,0(r8)
   120f4:	45400115 	stw	r21,4(r8)
   120f8:	d8801c15 	stw	r2,112(sp)
   120fc:	d8c01b15 	stw	r3,108(sp)
   12100:	a0fff40e 	bge	r20,r3,120d4 <__alt_data_end+0xf00120d4>
   12104:	1000041e 	bne	r2,zero,12118 <___vfiprintf_internal_r+0xe08>
   12108:	01400044 	movi	r5,1
   1210c:	0009883a 	mov	r4,zero
   12110:	d811883a 	mov	r8,sp
   12114:	003ff206 	br	120e0 <__alt_data_end+0xf00120e0>
   12118:	d9402117 	ldw	r5,132(sp)
   1211c:	d9801a04 	addi	r6,sp,104
   12120:	e009883a 	mov	r4,fp
   12124:	00111fc0 	call	111fc <__sprint_r.part.0>
   12128:	103fcd1e 	bne	r2,zero,12060 <__alt_data_end+0xf0012060>
   1212c:	d9001b17 	ldw	r4,108(sp)
   12130:	d8801c17 	ldw	r2,112(sp)
   12134:	d811883a 	mov	r8,sp
   12138:	21400044 	addi	r5,r4,1
   1213c:	003fe806 	br	120e0 <__alt_data_end+0xf00120e0>
   12140:	d9402117 	ldw	r5,132(sp)
   12144:	d9002017 	ldw	r4,128(sp)
   12148:	d9801a04 	addi	r6,sp,104
   1214c:	d9c02b15 	stw	r7,172(sp)
   12150:	db402a15 	stw	r13,168(sp)
   12154:	00111fc0 	call	111fc <__sprint_r.part.0>
   12158:	d9c02b17 	ldw	r7,172(sp)
   1215c:	db402a17 	ldw	r13,168(sp)
   12160:	103fbf1e 	bne	r2,zero,12060 <__alt_data_end+0xf0012060>
   12164:	d9401b17 	ldw	r5,108(sp)
   12168:	d8801c17 	ldw	r2,112(sp)
   1216c:	d811883a 	mov	r8,sp
   12170:	29800044 	addi	r6,r5,1
   12174:	003dc406 	br	11888 <__alt_data_end+0xf0011888>
   12178:	1000d21e 	bne	r2,zero,124c4 <___vfiprintf_internal_r+0x11b4>
   1217c:	d8c01d87 	ldb	r3,118(sp)
   12180:	18009526 	beq	r3,zero,123d8 <___vfiprintf_internal_r+0x10c8>
   12184:	00800044 	movi	r2,1
   12188:	d8c01d84 	addi	r3,sp,118
   1218c:	1009883a 	mov	r4,r2
   12190:	d8c00015 	stw	r3,0(sp)
   12194:	d8800115 	stw	r2,4(sp)
   12198:	d811883a 	mov	r8,sp
   1219c:	200b883a 	mov	r5,r4
   121a0:	42000204 	addi	r8,r8,8
   121a4:	21000044 	addi	r4,r4,1
   121a8:	003d9706 	br	11808 <__alt_data_end+0xf0011808>
   121ac:	d9001d04 	addi	r4,sp,116
   121b0:	00800084 	movi	r2,2
   121b4:	d9000015 	stw	r4,0(sp)
   121b8:	d8800115 	stw	r2,4(sp)
   121bc:	1809883a 	mov	r4,r3
   121c0:	d811883a 	mov	r8,sp
   121c4:	200b883a 	mov	r5,r4
   121c8:	42000204 	addi	r8,r8,8
   121cc:	21000044 	addi	r4,r4,1
   121d0:	003f4e06 	br	11f0c <__alt_data_end+0xf0011f0c>
   121d4:	d8001d85 	stb	zero,118(sp)
   121d8:	48005016 	blt	r9,zero,1231c <___vfiprintf_internal_r+0x100c>
   121dc:	00ffdfc4 	movi	r3,-129
   121e0:	94c4b03a 	or	r2,r18,r19
   121e4:	a0e8703a 	and	r20,r20,r3
   121e8:	103d4426 	beq	r2,zero,116fc <__alt_data_end+0xf00116fc>
   121ec:	0039883a 	mov	fp,zero
   121f0:	d9002617 	ldw	r4,152(sp)
   121f4:	dd401a04 	addi	r21,sp,104
   121f8:	908003cc 	andi	r2,r18,15
   121fc:	9806973a 	slli	r3,r19,28
   12200:	2085883a 	add	r2,r4,r2
   12204:	9024d13a 	srli	r18,r18,4
   12208:	10800003 	ldbu	r2,0(r2)
   1220c:	9826d13a 	srli	r19,r19,4
   12210:	ad7fffc4 	addi	r21,r21,-1
   12214:	1ca4b03a 	or	r18,r3,r18
   12218:	a8800005 	stb	r2,0(r21)
   1221c:	94c4b03a 	or	r2,r18,r19
   12220:	103ff51e 	bne	r2,zero,121f8 <__alt_data_end+0xf00121f8>
   12224:	003e5906 	br	11b8c <__alt_data_end+0xf0011b8c>
   12228:	d9402117 	ldw	r5,132(sp)
   1222c:	d9002017 	ldw	r4,128(sp)
   12230:	d9801a04 	addi	r6,sp,104
   12234:	00111fc0 	call	111fc <__sprint_r.part.0>
   12238:	103f891e 	bne	r2,zero,12060 <__alt_data_end+0xf0012060>
   1223c:	d8801c17 	ldw	r2,112(sp)
   12240:	d811883a 	mov	r8,sp
   12244:	003f9506 	br	1209c <__alt_data_end+0xf001209c>
   12248:	d9402117 	ldw	r5,132(sp)
   1224c:	d9002017 	ldw	r4,128(sp)
   12250:	d9801a04 	addi	r6,sp,104
   12254:	00111fc0 	call	111fc <__sprint_r.part.0>
   12258:	103f811e 	bne	r2,zero,12060 <__alt_data_end+0xf0012060>
   1225c:	d811883a 	mov	r8,sp
   12260:	003ced06 	br	11618 <__alt_data_end+0xf0011618>
   12264:	d9402117 	ldw	r5,132(sp)
   12268:	d9002017 	ldw	r4,128(sp)
   1226c:	d9801a04 	addi	r6,sp,104
   12270:	da402c15 	stw	r9,176(sp)
   12274:	db802a15 	stw	r14,168(sp)
   12278:	00111fc0 	call	111fc <__sprint_r.part.0>
   1227c:	da402c17 	ldw	r9,176(sp)
   12280:	db802a17 	ldw	r14,168(sp)
   12284:	103f761e 	bne	r2,zero,12060 <__alt_data_end+0xf0012060>
   12288:	d9401b17 	ldw	r5,108(sp)
   1228c:	d8801c17 	ldw	r2,112(sp)
   12290:	d811883a 	mov	r8,sp
   12294:	29000044 	addi	r4,r5,1
   12298:	003d5b06 	br	11808 <__alt_data_end+0xf0011808>
   1229c:	d9402117 	ldw	r5,132(sp)
   122a0:	d9002017 	ldw	r4,128(sp)
   122a4:	d9801a04 	addi	r6,sp,104
   122a8:	da402c15 	stw	r9,176(sp)
   122ac:	00111fc0 	call	111fc <__sprint_r.part.0>
   122b0:	da402c17 	ldw	r9,176(sp)
   122b4:	103f6a1e 	bne	r2,zero,12060 <__alt_data_end+0xf0012060>
   122b8:	d9401b17 	ldw	r5,108(sp)
   122bc:	d8801c17 	ldw	r2,112(sp)
   122c0:	d811883a 	mov	r8,sp
   122c4:	29000044 	addi	r4,r5,1
   122c8:	003f1006 	br	11f0c <__alt_data_end+0xf0011f0c>
   122cc:	1000c31e 	bne	r2,zero,125dc <___vfiprintf_internal_r+0x12cc>
   122d0:	01000044 	movi	r4,1
   122d4:	000b883a 	mov	r5,zero
   122d8:	d811883a 	mov	r8,sp
   122dc:	003f0d06 	br	11f14 <__alt_data_end+0xf0011f14>
   122e0:	d9402117 	ldw	r5,132(sp)
   122e4:	d9002017 	ldw	r4,128(sp)
   122e8:	d9801a04 	addi	r6,sp,104
   122ec:	00111fc0 	call	111fc <__sprint_r.part.0>
   122f0:	103f5b1e 	bne	r2,zero,12060 <__alt_data_end+0xf0012060>
   122f4:	d9001b17 	ldw	r4,108(sp)
   122f8:	d8801c17 	ldw	r2,112(sp)
   122fc:	d811883a 	mov	r8,sp
   12300:	21000044 	addi	r4,r4,1
   12304:	003d8006 	br	11908 <__alt_data_end+0xf0011908>
   12308:	01020034 	movhi	r4,2048
   1230c:	21011004 	addi	r4,r4,1088
   12310:	d9002615 	stw	r4,152(sp)
   12314:	d8c02215 	stw	r3,136(sp)
   12318:	1029883a 	mov	r20,r2
   1231c:	94c4b03a 	or	r2,r18,r19
   12320:	103fb21e 	bne	r2,zero,121ec <__alt_data_end+0xf00121ec>
   12324:	0039883a 	mov	fp,zero
   12328:	00800084 	movi	r2,2
   1232c:	003e6b06 	br	11cdc <__alt_data_end+0xf0011cdc>
   12330:	da802217 	ldw	r10,136(sp)
   12334:	d8001d85 	stb	zero,118(sp)
   12338:	0027883a 	mov	r19,zero
   1233c:	50800104 	addi	r2,r10,4
   12340:	54800017 	ldw	r18,0(r10)
   12344:	483e6016 	blt	r9,zero,11cc8 <__alt_data_end+0xf0011cc8>
   12348:	00ffdfc4 	movi	r3,-129
   1234c:	d8802215 	stw	r2,136(sp)
   12350:	a0e8703a 	and	r20,r20,r3
   12354:	0039883a 	mov	fp,zero
   12358:	903ebb26 	beq	r18,zero,11e48 <__alt_data_end+0xf0011e48>
   1235c:	00800244 	movi	r2,9
   12360:	14bdee36 	bltu	r2,r18,11b1c <__alt_data_end+0xf0011b1c>
   12364:	003eba06 	br	11e50 <__alt_data_end+0xf0011e50>
   12368:	00800c04 	movi	r2,48
   1236c:	d8c01d45 	stb	r3,117(sp)
   12370:	d8801d05 	stb	r2,116(sp)
   12374:	d8001d85 	stb	zero,118(sp)
   12378:	a0c00094 	ori	r3,r20,2
   1237c:	4800a916 	blt	r9,zero,12624 <___vfiprintf_internal_r+0x1314>
   12380:	00bfdfc4 	movi	r2,-129
   12384:	a096703a 	and	r11,r20,r2
   12388:	5d000094 	ori	r20,r11,2
   1238c:	0039883a 	mov	fp,zero
   12390:	003f9706 	br	121f0 <__alt_data_end+0xf00121f0>
   12394:	8025883a 	mov	r18,r16
   12398:	003c2e06 	br	11454 <__alt_data_end+0xf0011454>
   1239c:	00820034 	movhi	r2,2048
   123a0:	10811004 	addi	r2,r2,1088
   123a4:	0039883a 	mov	fp,zero
   123a8:	d8802615 	stw	r2,152(sp)
   123ac:	003f9006 	br	121f0 <__alt_data_end+0xf00121f0>
   123b0:	04a5c83a 	sub	r18,zero,r18
   123b4:	07000b44 	movi	fp,45
   123b8:	9004c03a 	cmpne	r2,r18,zero
   123bc:	04e7c83a 	sub	r19,zero,r19
   123c0:	df001d85 	stb	fp,118(sp)
   123c4:	98a7c83a 	sub	r19,r19,r2
   123c8:	48009f16 	blt	r9,zero,12648 <___vfiprintf_internal_r+0x1338>
   123cc:	00bfdfc4 	movi	r2,-129
   123d0:	a0a8703a 	and	r20,r20,r2
   123d4:	003dd006 	br	11b18 <__alt_data_end+0xf0011b18>
   123d8:	70004c26 	beq	r14,zero,1250c <___vfiprintf_internal_r+0x11fc>
   123dc:	00800084 	movi	r2,2
   123e0:	d8c01d04 	addi	r3,sp,116
   123e4:	d8c00015 	stw	r3,0(sp)
   123e8:	d8800115 	stw	r2,4(sp)
   123ec:	01000044 	movi	r4,1
   123f0:	d811883a 	mov	r8,sp
   123f4:	003f7306 	br	121c4 <__alt_data_end+0xf00121c4>
   123f8:	a080100c 	andi	r2,r20,64
   123fc:	da802217 	ldw	r10,136(sp)
   12400:	103e0626 	beq	r2,zero,11c1c <__alt_data_end+0xf0011c1c>
   12404:	5480000f 	ldh	r18,0(r10)
   12408:	52800104 	addi	r10,r10,4
   1240c:	da802215 	stw	r10,136(sp)
   12410:	9027d7fa 	srai	r19,r18,31
   12414:	9805883a 	mov	r2,r19
   12418:	003db806 	br	11afc <__alt_data_end+0xf0011afc>
   1241c:	a080040c 	andi	r2,r20,16
   12420:	1000091e 	bne	r2,zero,12448 <___vfiprintf_internal_r+0x1138>
   12424:	a2c0100c 	andi	r11,r20,64
   12428:	58000726 	beq	r11,zero,12448 <___vfiprintf_internal_r+0x1138>
   1242c:	da802217 	ldw	r10,136(sp)
   12430:	50800017 	ldw	r2,0(r10)
   12434:	52800104 	addi	r10,r10,4
   12438:	da802215 	stw	r10,136(sp)
   1243c:	da802317 	ldw	r10,140(sp)
   12440:	1280000d 	sth	r10,0(r2)
   12444:	003be706 	br	113e4 <__alt_data_end+0xf00113e4>
   12448:	da802217 	ldw	r10,136(sp)
   1244c:	50800017 	ldw	r2,0(r10)
   12450:	52800104 	addi	r10,r10,4
   12454:	da802215 	stw	r10,136(sp)
   12458:	da802317 	ldw	r10,140(sp)
   1245c:	12800015 	stw	r10,0(r2)
   12460:	003be006 	br	113e4 <__alt_data_end+0xf00113e4>
   12464:	a080100c 	andi	r2,r20,64
   12468:	da802217 	ldw	r10,136(sp)
   1246c:	10003026 	beq	r2,zero,12530 <___vfiprintf_internal_r+0x1220>
   12470:	5480000b 	ldhu	r18,0(r10)
   12474:	52800104 	addi	r10,r10,4
   12478:	0027883a 	mov	r19,zero
   1247c:	da802215 	stw	r10,136(sp)
   12480:	003d8006 	br	11a84 <__alt_data_end+0xf0011a84>
   12484:	80c00007 	ldb	r3,0(r16)
   12488:	003c0006 	br	1148c <__alt_data_end+0xf001148c>
   1248c:	a080100c 	andi	r2,r20,64
   12490:	d8001d85 	stb	zero,118(sp)
   12494:	da802217 	ldw	r10,136(sp)
   12498:	1000201e 	bne	r2,zero,1251c <___vfiprintf_internal_r+0x120c>
   1249c:	50800104 	addi	r2,r10,4
   124a0:	54800017 	ldw	r18,0(r10)
   124a4:	0027883a 	mov	r19,zero
   124a8:	483def0e 	bge	r9,zero,11c68 <__alt_data_end+0xf0011c68>
   124ac:	94c6b03a 	or	r3,r18,r19
   124b0:	d8802215 	stw	r2,136(sp)
   124b4:	183d4e1e 	bne	r3,zero,119f0 <__alt_data_end+0xf00119f0>
   124b8:	0039883a 	mov	fp,zero
   124bc:	0005883a 	mov	r2,zero
   124c0:	003e0606 	br	11cdc <__alt_data_end+0xf0011cdc>
   124c4:	d9402117 	ldw	r5,132(sp)
   124c8:	d9002017 	ldw	r4,128(sp)
   124cc:	d9801a04 	addi	r6,sp,104
   124d0:	da402c15 	stw	r9,176(sp)
   124d4:	db802a15 	stw	r14,168(sp)
   124d8:	00111fc0 	call	111fc <__sprint_r.part.0>
   124dc:	da402c17 	ldw	r9,176(sp)
   124e0:	db802a17 	ldw	r14,168(sp)
   124e4:	103ede1e 	bne	r2,zero,12060 <__alt_data_end+0xf0012060>
   124e8:	d9401b17 	ldw	r5,108(sp)
   124ec:	d8801c17 	ldw	r2,112(sp)
   124f0:	d811883a 	mov	r8,sp
   124f4:	29000044 	addi	r4,r5,1
   124f8:	003e7406 	br	11ecc <__alt_data_end+0xf0011ecc>
   124fc:	00bfffc4 	movi	r2,-1
   12500:	003c5806 	br	11664 <__alt_data_end+0xf0011664>
   12504:	d811883a 	mov	r8,sp
   12508:	003ee806 	br	120ac <__alt_data_end+0xf00120ac>
   1250c:	000b883a 	mov	r5,zero
   12510:	01000044 	movi	r4,1
   12514:	d811883a 	mov	r8,sp
   12518:	003e7c06 	br	11f0c <__alt_data_end+0xf0011f0c>
   1251c:	50800104 	addi	r2,r10,4
   12520:	5480000b 	ldhu	r18,0(r10)
   12524:	0027883a 	mov	r19,zero
   12528:	483dcf0e 	bge	r9,zero,11c68 <__alt_data_end+0xf0011c68>
   1252c:	003fdf06 	br	124ac <__alt_data_end+0xf00124ac>
   12530:	54800017 	ldw	r18,0(r10)
   12534:	52800104 	addi	r10,r10,4
   12538:	0027883a 	mov	r19,zero
   1253c:	da802215 	stw	r10,136(sp)
   12540:	003d5006 	br	11a84 <__alt_data_end+0xf0011a84>
   12544:	50800104 	addi	r2,r10,4
   12548:	5480000b 	ldhu	r18,0(r10)
   1254c:	0027883a 	mov	r19,zero
   12550:	483f7d0e 	bge	r9,zero,12348 <__alt_data_end+0xf0012348>
   12554:	003ddc06 	br	11cc8 <__alt_data_end+0xf0011cc8>
   12558:	d8c02215 	stw	r3,136(sp)
   1255c:	0039883a 	mov	fp,zero
   12560:	003ddb06 	br	11cd0 <__alt_data_end+0xf0011cd0>
   12564:	02820034 	movhi	r10,2048
   12568:	52817104 	addi	r10,r10,1476
   1256c:	da802415 	stw	r10,144(sp)
   12570:	003e8306 	br	11f80 <__alt_data_end+0xf0011f80>
   12574:	d8801c17 	ldw	r2,112(sp)
   12578:	dd002117 	ldw	r20,132(sp)
   1257c:	103eb926 	beq	r2,zero,12064 <__alt_data_end+0xf0012064>
   12580:	d9002017 	ldw	r4,128(sp)
   12584:	d9801a04 	addi	r6,sp,104
   12588:	a00b883a 	mov	r5,r20
   1258c:	00111fc0 	call	111fc <__sprint_r.part.0>
   12590:	003eb406 	br	12064 <__alt_data_end+0xf0012064>
   12594:	80c00043 	ldbu	r3,1(r16)
   12598:	a5000814 	ori	r20,r20,32
   1259c:	84000044 	addi	r16,r16,1
   125a0:	18c03fcc 	andi	r3,r3,255
   125a4:	18c0201c 	xori	r3,r3,128
   125a8:	18ffe004 	addi	r3,r3,-128
   125ac:	003bb706 	br	1148c <__alt_data_end+0xf001148c>
   125b0:	a809883a 	mov	r4,r21
   125b4:	d8c02a15 	stw	r3,168(sp)
   125b8:	da002b15 	stw	r8,172(sp)
   125bc:	0009ed40 	call	9ed4 <strlen>
   125c0:	d8c02a17 	ldw	r3,168(sp)
   125c4:	1027883a 	mov	r19,r2
   125c8:	df001d83 	ldbu	fp,118(sp)
   125cc:	d8c02215 	stw	r3,136(sp)
   125d0:	0013883a 	mov	r9,zero
   125d4:	da002b17 	ldw	r8,172(sp)
   125d8:	003c4d06 	br	11710 <__alt_data_end+0xf0011710>
   125dc:	d9402117 	ldw	r5,132(sp)
   125e0:	d9002017 	ldw	r4,128(sp)
   125e4:	d9801a04 	addi	r6,sp,104
   125e8:	da402c15 	stw	r9,176(sp)
   125ec:	00111fc0 	call	111fc <__sprint_r.part.0>
   125f0:	da402c17 	ldw	r9,176(sp)
   125f4:	103e9a1e 	bne	r2,zero,12060 <__alt_data_end+0xf0012060>
   125f8:	d9401b17 	ldw	r5,108(sp)
   125fc:	d8801c17 	ldw	r2,112(sp)
   12600:	d811883a 	mov	r8,sp
   12604:	29000044 	addi	r4,r5,1
   12608:	003e4206 	br	11f14 <__alt_data_end+0xf0011f14>
   1260c:	d9401b17 	ldw	r5,108(sp)
   12610:	01020034 	movhi	r4,2048
   12614:	21017504 	addi	r4,r4,1492
   12618:	d9002415 	stw	r4,144(sp)
   1261c:	29400044 	addi	r5,r5,1
   12620:	003c6d06 	br	117d8 <__alt_data_end+0xf00117d8>
   12624:	0039883a 	mov	fp,zero
   12628:	00800084 	movi	r2,2
   1262c:	10803fcc 	andi	r2,r2,255
   12630:	01000044 	movi	r4,1
   12634:	11001e26 	beq	r2,r4,126b0 <___vfiprintf_internal_r+0x13a0>
   12638:	01000084 	movi	r4,2
   1263c:	11001e1e 	bne	r2,r4,126b8 <___vfiprintf_internal_r+0x13a8>
   12640:	1829883a 	mov	r20,r3
   12644:	003eea06 	br	121f0 <__alt_data_end+0xf00121f0>
   12648:	a007883a 	mov	r3,r20
   1264c:	00800044 	movi	r2,1
   12650:	003ff606 	br	1262c <__alt_data_end+0xf001262c>
   12654:	00800184 	movi	r2,6
   12658:	1240012e 	bgeu	r2,r9,12660 <___vfiprintf_internal_r+0x1350>
   1265c:	1013883a 	mov	r9,r2
   12660:	4827883a 	mov	r19,r9
   12664:	4825883a 	mov	r18,r9
   12668:	48001516 	blt	r9,zero,126c0 <___vfiprintf_internal_r+0x13b0>
   1266c:	05420034 	movhi	r21,2048
   12670:	d8c02215 	stw	r3,136(sp)
   12674:	ad411504 	addi	r21,r21,1108
   12678:	003d1406 	br	11acc <__alt_data_end+0xf0011acc>
   1267c:	02820034 	movhi	r10,2048
   12680:	52817104 	addi	r10,r10,1476
   12684:	da802415 	stw	r10,144(sp)
   12688:	200d883a 	mov	r6,r4
   1268c:	003c9106 	br	118d4 <__alt_data_end+0xf00118d4>
   12690:	5021883a 	mov	r16,r10
   12694:	0013883a 	mov	r9,zero
   12698:	003b7d06 	br	11490 <__alt_data_end+0xf0011490>
   1269c:	4827883a 	mov	r19,r9
   126a0:	df001d83 	ldbu	fp,118(sp)
   126a4:	d8c02215 	stw	r3,136(sp)
   126a8:	0013883a 	mov	r9,zero
   126ac:	003c1806 	br	11710 <__alt_data_end+0xf0011710>
   126b0:	1829883a 	mov	r20,r3
   126b4:	003d1806 	br	11b18 <__alt_data_end+0xf0011b18>
   126b8:	1829883a 	mov	r20,r3
   126bc:	003ccd06 	br	119f4 <__alt_data_end+0xf00119f4>
   126c0:	0025883a 	mov	r18,zero
   126c4:	003fe906 	br	1266c <__alt_data_end+0xf001266c>
   126c8:	d8802217 	ldw	r2,136(sp)
   126cc:	80c00043 	ldbu	r3,1(r16)
   126d0:	5021883a 	mov	r16,r10
   126d4:	12400017 	ldw	r9,0(r2)
   126d8:	10800104 	addi	r2,r2,4
   126dc:	d8802215 	stw	r2,136(sp)
   126e0:	483faf0e 	bge	r9,zero,125a0 <__alt_data_end+0xf00125a0>
   126e4:	18c03fcc 	andi	r3,r3,255
   126e8:	18c0201c 	xori	r3,r3,128
   126ec:	027fffc4 	movi	r9,-1
   126f0:	18ffe004 	addi	r3,r3,-128
   126f4:	003b6506 	br	1148c <__alt_data_end+0xf001148c>
   126f8:	d9c01d85 	stb	r7,118(sp)
   126fc:	003ca006 	br	11980 <__alt_data_end+0xf0011980>
   12700:	d9c01d85 	stb	r7,118(sp)
   12704:	003cad06 	br	119bc <__alt_data_end+0xf00119bc>
   12708:	d9c01d85 	stb	r7,118(sp)
   1270c:	003d7d06 	br	11d04 <__alt_data_end+0xf0011d04>
   12710:	d9c01d85 	stb	r7,118(sp)
   12714:	003d5f06 	br	11c94 <__alt_data_end+0xf0011c94>
   12718:	a080004c 	andi	r2,r20,1
   1271c:	0039883a 	mov	fp,zero
   12720:	10000526 	beq	r2,zero,12738 <___vfiprintf_internal_r+0x1428>
   12724:	00800c04 	movi	r2,48
   12728:	d88019c5 	stb	r2,103(sp)
   1272c:	dcc02717 	ldw	r19,156(sp)
   12730:	dd4019c4 	addi	r21,sp,103
   12734:	003bf606 	br	11710 <__alt_data_end+0xf0011710>
   12738:	0027883a 	mov	r19,zero
   1273c:	dd401a04 	addi	r21,sp,104
   12740:	003bf306 	br	11710 <__alt_data_end+0xf0011710>
   12744:	d9c01d85 	stb	r7,118(sp)
   12748:	003dc806 	br	11e6c <__alt_data_end+0xf0011e6c>
   1274c:	d9c01d85 	stb	r7,118(sp)
   12750:	003d3a06 	br	11c3c <__alt_data_end+0xf0011c3c>
   12754:	d9c01d85 	stb	r7,118(sp)
   12758:	003d2a06 	br	11c04 <__alt_data_end+0xf0011c04>
   1275c:	d9c01d85 	stb	r7,118(sp)
   12760:	003cde06 	br	11adc <__alt_data_end+0xf0011adc>
   12764:	d9c01d85 	stb	r7,118(sp)
   12768:	003cbc06 	br	11a5c <__alt_data_end+0xf0011a5c>

0001276c <__vfiprintf_internal>:
   1276c:	00820034 	movhi	r2,2048
   12770:	108b2f04 	addi	r2,r2,11452
   12774:	300f883a 	mov	r7,r6
   12778:	280d883a 	mov	r6,r5
   1277c:	200b883a 	mov	r5,r4
   12780:	11000017 	ldw	r4,0(r2)
   12784:	00113101 	jmpi	11310 <___vfiprintf_internal_r>

00012788 <__sbprintf>:
   12788:	2880030b 	ldhu	r2,12(r5)
   1278c:	2ac01917 	ldw	r11,100(r5)
   12790:	2a80038b 	ldhu	r10,14(r5)
   12794:	2a400717 	ldw	r9,28(r5)
   12798:	2a000917 	ldw	r8,36(r5)
   1279c:	defee204 	addi	sp,sp,-1144
   127a0:	00c10004 	movi	r3,1024
   127a4:	dc011a15 	stw	r16,1128(sp)
   127a8:	10bfff4c 	andi	r2,r2,65533
   127ac:	2821883a 	mov	r16,r5
   127b0:	d8cb883a 	add	r5,sp,r3
   127b4:	dc811c15 	stw	r18,1136(sp)
   127b8:	dc411b15 	stw	r17,1132(sp)
   127bc:	dfc11d15 	stw	ra,1140(sp)
   127c0:	2025883a 	mov	r18,r4
   127c4:	d881030d 	sth	r2,1036(sp)
   127c8:	dac11915 	stw	r11,1124(sp)
   127cc:	da81038d 	sth	r10,1038(sp)
   127d0:	da410715 	stw	r9,1052(sp)
   127d4:	da010915 	stw	r8,1060(sp)
   127d8:	dec10015 	stw	sp,1024(sp)
   127dc:	dec10415 	stw	sp,1040(sp)
   127e0:	d8c10215 	stw	r3,1032(sp)
   127e4:	d8c10515 	stw	r3,1044(sp)
   127e8:	d8010615 	stw	zero,1048(sp)
   127ec:	00113100 	call	11310 <___vfiprintf_internal_r>
   127f0:	1023883a 	mov	r17,r2
   127f4:	10000416 	blt	r2,zero,12808 <__sbprintf+0x80>
   127f8:	d9410004 	addi	r5,sp,1024
   127fc:	9009883a 	mov	r4,r18
   12800:	000de340 	call	de34 <_fflush_r>
   12804:	10000d1e 	bne	r2,zero,1283c <__sbprintf+0xb4>
   12808:	d881030b 	ldhu	r2,1036(sp)
   1280c:	1080100c 	andi	r2,r2,64
   12810:	10000326 	beq	r2,zero,12820 <__sbprintf+0x98>
   12814:	8080030b 	ldhu	r2,12(r16)
   12818:	10801014 	ori	r2,r2,64
   1281c:	8080030d 	sth	r2,12(r16)
   12820:	8805883a 	mov	r2,r17
   12824:	dfc11d17 	ldw	ra,1140(sp)
   12828:	dc811c17 	ldw	r18,1136(sp)
   1282c:	dc411b17 	ldw	r17,1132(sp)
   12830:	dc011a17 	ldw	r16,1128(sp)
   12834:	dec11e04 	addi	sp,sp,1144
   12838:	f800283a 	ret
   1283c:	047fffc4 	movi	r17,-1
   12840:	003ff106 	br	12808 <__alt_data_end+0xf0012808>

00012844 <_write_r>:
   12844:	defffd04 	addi	sp,sp,-12
   12848:	2805883a 	mov	r2,r5
   1284c:	dc000015 	stw	r16,0(sp)
   12850:	04020034 	movhi	r16,2048
   12854:	dc400115 	stw	r17,4(sp)
   12858:	300b883a 	mov	r5,r6
   1285c:	840b7704 	addi	r16,r16,11740
   12860:	2023883a 	mov	r17,r4
   12864:	380d883a 	mov	r6,r7
   12868:	1009883a 	mov	r4,r2
   1286c:	dfc00215 	stw	ra,8(sp)
   12870:	80000015 	stw	zero,0(r16)
   12874:	00145ac0 	call	145ac <write>
   12878:	00ffffc4 	movi	r3,-1
   1287c:	10c00526 	beq	r2,r3,12894 <_write_r+0x50>
   12880:	dfc00217 	ldw	ra,8(sp)
   12884:	dc400117 	ldw	r17,4(sp)
   12888:	dc000017 	ldw	r16,0(sp)
   1288c:	dec00304 	addi	sp,sp,12
   12890:	f800283a 	ret
   12894:	80c00017 	ldw	r3,0(r16)
   12898:	183ff926 	beq	r3,zero,12880 <__alt_data_end+0xf0012880>
   1289c:	88c00015 	stw	r3,0(r17)
   128a0:	003ff706 	br	12880 <__alt_data_end+0xf0012880>

000128a4 <_close_r>:
   128a4:	defffd04 	addi	sp,sp,-12
   128a8:	dc000015 	stw	r16,0(sp)
   128ac:	04020034 	movhi	r16,2048
   128b0:	dc400115 	stw	r17,4(sp)
   128b4:	840b7704 	addi	r16,r16,11740
   128b8:	2023883a 	mov	r17,r4
   128bc:	2809883a 	mov	r4,r5
   128c0:	dfc00215 	stw	ra,8(sp)
   128c4:	80000015 	stw	zero,0(r16)
   128c8:	0013e880 	call	13e88 <close>
   128cc:	00ffffc4 	movi	r3,-1
   128d0:	10c00526 	beq	r2,r3,128e8 <_close_r+0x44>
   128d4:	dfc00217 	ldw	ra,8(sp)
   128d8:	dc400117 	ldw	r17,4(sp)
   128dc:	dc000017 	ldw	r16,0(sp)
   128e0:	dec00304 	addi	sp,sp,12
   128e4:	f800283a 	ret
   128e8:	80c00017 	ldw	r3,0(r16)
   128ec:	183ff926 	beq	r3,zero,128d4 <__alt_data_end+0xf00128d4>
   128f0:	88c00015 	stw	r3,0(r17)
   128f4:	003ff706 	br	128d4 <__alt_data_end+0xf00128d4>

000128f8 <_calloc_r>:
   128f8:	298b383a 	mul	r5,r5,r6
   128fc:	defffe04 	addi	sp,sp,-8
   12900:	dfc00115 	stw	ra,4(sp)
   12904:	dc000015 	stw	r16,0(sp)
   12908:	000ef700 	call	ef70 <_malloc_r>
   1290c:	10002926 	beq	r2,zero,129b4 <_calloc_r+0xbc>
   12910:	11bfff17 	ldw	r6,-4(r2)
   12914:	1021883a 	mov	r16,r2
   12918:	00bfff04 	movi	r2,-4
   1291c:	308c703a 	and	r6,r6,r2
   12920:	00c00904 	movi	r3,36
   12924:	308d883a 	add	r6,r6,r2
   12928:	19801636 	bltu	r3,r6,12984 <_calloc_r+0x8c>
   1292c:	008004c4 	movi	r2,19
   12930:	11800b2e 	bgeu	r2,r6,12960 <_calloc_r+0x68>
   12934:	80000015 	stw	zero,0(r16)
   12938:	80000115 	stw	zero,4(r16)
   1293c:	008006c4 	movi	r2,27
   12940:	11801a2e 	bgeu	r2,r6,129ac <_calloc_r+0xb4>
   12944:	80000215 	stw	zero,8(r16)
   12948:	80000315 	stw	zero,12(r16)
   1294c:	30c0151e 	bne	r6,r3,129a4 <_calloc_r+0xac>
   12950:	80000415 	stw	zero,16(r16)
   12954:	80800604 	addi	r2,r16,24
   12958:	80000515 	stw	zero,20(r16)
   1295c:	00000106 	br	12964 <_calloc_r+0x6c>
   12960:	8005883a 	mov	r2,r16
   12964:	10000015 	stw	zero,0(r2)
   12968:	10000115 	stw	zero,4(r2)
   1296c:	10000215 	stw	zero,8(r2)
   12970:	8005883a 	mov	r2,r16
   12974:	dfc00117 	ldw	ra,4(sp)
   12978:	dc000017 	ldw	r16,0(sp)
   1297c:	dec00204 	addi	sp,sp,8
   12980:	f800283a 	ret
   12984:	000b883a 	mov	r5,zero
   12988:	8009883a 	mov	r4,r16
   1298c:	0009c6c0 	call	9c6c <memset>
   12990:	8005883a 	mov	r2,r16
   12994:	dfc00117 	ldw	ra,4(sp)
   12998:	dc000017 	ldw	r16,0(sp)
   1299c:	dec00204 	addi	sp,sp,8
   129a0:	f800283a 	ret
   129a4:	80800404 	addi	r2,r16,16
   129a8:	003fee06 	br	12964 <__alt_data_end+0xf0012964>
   129ac:	80800204 	addi	r2,r16,8
   129b0:	003fec06 	br	12964 <__alt_data_end+0xf0012964>
   129b4:	0005883a 	mov	r2,zero
   129b8:	003fee06 	br	12974 <__alt_data_end+0xf0012974>

000129bc <_fclose_r>:
   129bc:	28003926 	beq	r5,zero,12aa4 <_fclose_r+0xe8>
   129c0:	defffc04 	addi	sp,sp,-16
   129c4:	dc400115 	stw	r17,4(sp)
   129c8:	dc000015 	stw	r16,0(sp)
   129cc:	dfc00315 	stw	ra,12(sp)
   129d0:	dc800215 	stw	r18,8(sp)
   129d4:	2023883a 	mov	r17,r4
   129d8:	2821883a 	mov	r16,r5
   129dc:	20000226 	beq	r4,zero,129e8 <_fclose_r+0x2c>
   129e0:	20800e17 	ldw	r2,56(r4)
   129e4:	10002726 	beq	r2,zero,12a84 <_fclose_r+0xc8>
   129e8:	8080030f 	ldh	r2,12(r16)
   129ec:	1000071e 	bne	r2,zero,12a0c <_fclose_r+0x50>
   129f0:	0005883a 	mov	r2,zero
   129f4:	dfc00317 	ldw	ra,12(sp)
   129f8:	dc800217 	ldw	r18,8(sp)
   129fc:	dc400117 	ldw	r17,4(sp)
   12a00:	dc000017 	ldw	r16,0(sp)
   12a04:	dec00404 	addi	sp,sp,16
   12a08:	f800283a 	ret
   12a0c:	800b883a 	mov	r5,r16
   12a10:	8809883a 	mov	r4,r17
   12a14:	000dc180 	call	dc18 <__sflush_r>
   12a18:	1025883a 	mov	r18,r2
   12a1c:	80800b17 	ldw	r2,44(r16)
   12a20:	10000426 	beq	r2,zero,12a34 <_fclose_r+0x78>
   12a24:	81400717 	ldw	r5,28(r16)
   12a28:	8809883a 	mov	r4,r17
   12a2c:	103ee83a 	callr	r2
   12a30:	10001616 	blt	r2,zero,12a8c <_fclose_r+0xd0>
   12a34:	8080030b 	ldhu	r2,12(r16)
   12a38:	1080200c 	andi	r2,r2,128
   12a3c:	1000151e 	bne	r2,zero,12a94 <_fclose_r+0xd8>
   12a40:	81400c17 	ldw	r5,48(r16)
   12a44:	28000526 	beq	r5,zero,12a5c <_fclose_r+0xa0>
   12a48:	80801004 	addi	r2,r16,64
   12a4c:	28800226 	beq	r5,r2,12a58 <_fclose_r+0x9c>
   12a50:	8809883a 	mov	r4,r17
   12a54:	000e3840 	call	e384 <_free_r>
   12a58:	80000c15 	stw	zero,48(r16)
   12a5c:	81401117 	ldw	r5,68(r16)
   12a60:	28000326 	beq	r5,zero,12a70 <_fclose_r+0xb4>
   12a64:	8809883a 	mov	r4,r17
   12a68:	000e3840 	call	e384 <_free_r>
   12a6c:	80001115 	stw	zero,68(r16)
   12a70:	000e2200 	call	e220 <__sfp_lock_acquire>
   12a74:	8000030d 	sth	zero,12(r16)
   12a78:	000e2240 	call	e224 <__sfp_lock_release>
   12a7c:	9005883a 	mov	r2,r18
   12a80:	003fdc06 	br	129f4 <__alt_data_end+0xf00129f4>
   12a84:	000e2100 	call	e210 <__sinit>
   12a88:	003fd706 	br	129e8 <__alt_data_end+0xf00129e8>
   12a8c:	04bfffc4 	movi	r18,-1
   12a90:	003fe806 	br	12a34 <__alt_data_end+0xf0012a34>
   12a94:	81400417 	ldw	r5,16(r16)
   12a98:	8809883a 	mov	r4,r17
   12a9c:	000e3840 	call	e384 <_free_r>
   12aa0:	003fe706 	br	12a40 <__alt_data_end+0xf0012a40>
   12aa4:	0005883a 	mov	r2,zero
   12aa8:	f800283a 	ret

00012aac <fclose>:
   12aac:	00820034 	movhi	r2,2048
   12ab0:	108b2f04 	addi	r2,r2,11452
   12ab4:	200b883a 	mov	r5,r4
   12ab8:	11000017 	ldw	r4,0(r2)
   12abc:	00129bc1 	jmpi	129bc <_fclose_r>

00012ac0 <__fputwc>:
   12ac0:	defff804 	addi	sp,sp,-32
   12ac4:	dcc00415 	stw	r19,16(sp)
   12ac8:	dc800315 	stw	r18,12(sp)
   12acc:	dc000115 	stw	r16,4(sp)
   12ad0:	dfc00715 	stw	ra,28(sp)
   12ad4:	dd400615 	stw	r21,24(sp)
   12ad8:	dd000515 	stw	r20,20(sp)
   12adc:	dc400215 	stw	r17,8(sp)
   12ae0:	2027883a 	mov	r19,r4
   12ae4:	2825883a 	mov	r18,r5
   12ae8:	3021883a 	mov	r16,r6
   12aec:	000ed600 	call	ed60 <__locale_mb_cur_max>
   12af0:	00c00044 	movi	r3,1
   12af4:	10c03e26 	beq	r2,r3,12bf0 <__fputwc+0x130>
   12af8:	81c01704 	addi	r7,r16,92
   12afc:	900d883a 	mov	r6,r18
   12b00:	d80b883a 	mov	r5,sp
   12b04:	9809883a 	mov	r4,r19
   12b08:	0012f900 	call	12f90 <_wcrtomb_r>
   12b0c:	1029883a 	mov	r20,r2
   12b10:	00bfffc4 	movi	r2,-1
   12b14:	a0802026 	beq	r20,r2,12b98 <__fputwc+0xd8>
   12b18:	d9400003 	ldbu	r5,0(sp)
   12b1c:	a0001c26 	beq	r20,zero,12b90 <__fputwc+0xd0>
   12b20:	0023883a 	mov	r17,zero
   12b24:	05400284 	movi	r21,10
   12b28:	00000906 	br	12b50 <__fputwc+0x90>
   12b2c:	80800017 	ldw	r2,0(r16)
   12b30:	11400005 	stb	r5,0(r2)
   12b34:	80c00017 	ldw	r3,0(r16)
   12b38:	18c00044 	addi	r3,r3,1
   12b3c:	80c00015 	stw	r3,0(r16)
   12b40:	8c400044 	addi	r17,r17,1
   12b44:	dc45883a 	add	r2,sp,r17
   12b48:	8d00112e 	bgeu	r17,r20,12b90 <__fputwc+0xd0>
   12b4c:	11400003 	ldbu	r5,0(r2)
   12b50:	80c00217 	ldw	r3,8(r16)
   12b54:	18ffffc4 	addi	r3,r3,-1
   12b58:	80c00215 	stw	r3,8(r16)
   12b5c:	183ff30e 	bge	r3,zero,12b2c <__alt_data_end+0xf0012b2c>
   12b60:	80800617 	ldw	r2,24(r16)
   12b64:	18801916 	blt	r3,r2,12bcc <__fputwc+0x10c>
   12b68:	80800017 	ldw	r2,0(r16)
   12b6c:	11400005 	stb	r5,0(r2)
   12b70:	80800017 	ldw	r2,0(r16)
   12b74:	10c00003 	ldbu	r3,0(r2)
   12b78:	10800044 	addi	r2,r2,1
   12b7c:	1d402326 	beq	r3,r21,12c0c <__fputwc+0x14c>
   12b80:	80800015 	stw	r2,0(r16)
   12b84:	8c400044 	addi	r17,r17,1
   12b88:	dc45883a 	add	r2,sp,r17
   12b8c:	8d3fef36 	bltu	r17,r20,12b4c <__alt_data_end+0xf0012b4c>
   12b90:	9005883a 	mov	r2,r18
   12b94:	00000406 	br	12ba8 <__fputwc+0xe8>
   12b98:	80c0030b 	ldhu	r3,12(r16)
   12b9c:	a005883a 	mov	r2,r20
   12ba0:	18c01014 	ori	r3,r3,64
   12ba4:	80c0030d 	sth	r3,12(r16)
   12ba8:	dfc00717 	ldw	ra,28(sp)
   12bac:	dd400617 	ldw	r21,24(sp)
   12bb0:	dd000517 	ldw	r20,20(sp)
   12bb4:	dcc00417 	ldw	r19,16(sp)
   12bb8:	dc800317 	ldw	r18,12(sp)
   12bbc:	dc400217 	ldw	r17,8(sp)
   12bc0:	dc000117 	ldw	r16,4(sp)
   12bc4:	dec00804 	addi	sp,sp,32
   12bc8:	f800283a 	ret
   12bcc:	800d883a 	mov	r6,r16
   12bd0:	29403fcc 	andi	r5,r5,255
   12bd4:	9809883a 	mov	r4,r19
   12bd8:	0012e380 	call	12e38 <__swbuf_r>
   12bdc:	10bfffe0 	cmpeqi	r2,r2,-1
   12be0:	10803fcc 	andi	r2,r2,255
   12be4:	103fd626 	beq	r2,zero,12b40 <__alt_data_end+0xf0012b40>
   12be8:	00bfffc4 	movi	r2,-1
   12bec:	003fee06 	br	12ba8 <__alt_data_end+0xf0012ba8>
   12bf0:	90ffffc4 	addi	r3,r18,-1
   12bf4:	01003f84 	movi	r4,254
   12bf8:	20ffbf36 	bltu	r4,r3,12af8 <__alt_data_end+0xf0012af8>
   12bfc:	900b883a 	mov	r5,r18
   12c00:	dc800005 	stb	r18,0(sp)
   12c04:	1029883a 	mov	r20,r2
   12c08:	003fc506 	br	12b20 <__alt_data_end+0xf0012b20>
   12c0c:	800d883a 	mov	r6,r16
   12c10:	a80b883a 	mov	r5,r21
   12c14:	9809883a 	mov	r4,r19
   12c18:	0012e380 	call	12e38 <__swbuf_r>
   12c1c:	10bfffe0 	cmpeqi	r2,r2,-1
   12c20:	003fef06 	br	12be0 <__alt_data_end+0xf0012be0>

00012c24 <_fputwc_r>:
   12c24:	3080030b 	ldhu	r2,12(r6)
   12c28:	10c8000c 	andi	r3,r2,8192
   12c2c:	1800051e 	bne	r3,zero,12c44 <_fputwc_r+0x20>
   12c30:	30c01917 	ldw	r3,100(r6)
   12c34:	10880014 	ori	r2,r2,8192
   12c38:	3080030d 	sth	r2,12(r6)
   12c3c:	18880014 	ori	r2,r3,8192
   12c40:	30801915 	stw	r2,100(r6)
   12c44:	0012ac01 	jmpi	12ac0 <__fputwc>

00012c48 <fputwc>:
   12c48:	00820034 	movhi	r2,2048
   12c4c:	defffc04 	addi	sp,sp,-16
   12c50:	108b2f04 	addi	r2,r2,11452
   12c54:	dc000115 	stw	r16,4(sp)
   12c58:	14000017 	ldw	r16,0(r2)
   12c5c:	dc400215 	stw	r17,8(sp)
   12c60:	dfc00315 	stw	ra,12(sp)
   12c64:	2023883a 	mov	r17,r4
   12c68:	80000226 	beq	r16,zero,12c74 <fputwc+0x2c>
   12c6c:	80800e17 	ldw	r2,56(r16)
   12c70:	10001026 	beq	r2,zero,12cb4 <fputwc+0x6c>
   12c74:	2880030b 	ldhu	r2,12(r5)
   12c78:	10c8000c 	andi	r3,r2,8192
   12c7c:	1800051e 	bne	r3,zero,12c94 <fputwc+0x4c>
   12c80:	28c01917 	ldw	r3,100(r5)
   12c84:	10880014 	ori	r2,r2,8192
   12c88:	2880030d 	sth	r2,12(r5)
   12c8c:	18880014 	ori	r2,r3,8192
   12c90:	28801915 	stw	r2,100(r5)
   12c94:	280d883a 	mov	r6,r5
   12c98:	8009883a 	mov	r4,r16
   12c9c:	880b883a 	mov	r5,r17
   12ca0:	dfc00317 	ldw	ra,12(sp)
   12ca4:	dc400217 	ldw	r17,8(sp)
   12ca8:	dc000117 	ldw	r16,4(sp)
   12cac:	dec00404 	addi	sp,sp,16
   12cb0:	0012ac01 	jmpi	12ac0 <__fputwc>
   12cb4:	8009883a 	mov	r4,r16
   12cb8:	d9400015 	stw	r5,0(sp)
   12cbc:	000e2100 	call	e210 <__sinit>
   12cc0:	d9400017 	ldw	r5,0(sp)
   12cc4:	003feb06 	br	12c74 <__alt_data_end+0xf0012c74>

00012cc8 <_fstat_r>:
   12cc8:	defffd04 	addi	sp,sp,-12
   12ccc:	2805883a 	mov	r2,r5
   12cd0:	dc000015 	stw	r16,0(sp)
   12cd4:	04020034 	movhi	r16,2048
   12cd8:	dc400115 	stw	r17,4(sp)
   12cdc:	840b7704 	addi	r16,r16,11740
   12ce0:	2023883a 	mov	r17,r4
   12ce4:	300b883a 	mov	r5,r6
   12ce8:	1009883a 	mov	r4,r2
   12cec:	dfc00215 	stw	ra,8(sp)
   12cf0:	80000015 	stw	zero,0(r16)
   12cf4:	0013fc00 	call	13fc0 <fstat>
   12cf8:	00ffffc4 	movi	r3,-1
   12cfc:	10c00526 	beq	r2,r3,12d14 <_fstat_r+0x4c>
   12d00:	dfc00217 	ldw	ra,8(sp)
   12d04:	dc400117 	ldw	r17,4(sp)
   12d08:	dc000017 	ldw	r16,0(sp)
   12d0c:	dec00304 	addi	sp,sp,12
   12d10:	f800283a 	ret
   12d14:	80c00017 	ldw	r3,0(r16)
   12d18:	183ff926 	beq	r3,zero,12d00 <__alt_data_end+0xf0012d00>
   12d1c:	88c00015 	stw	r3,0(r17)
   12d20:	003ff706 	br	12d00 <__alt_data_end+0xf0012d00>

00012d24 <_isatty_r>:
   12d24:	defffd04 	addi	sp,sp,-12
   12d28:	dc000015 	stw	r16,0(sp)
   12d2c:	04020034 	movhi	r16,2048
   12d30:	dc400115 	stw	r17,4(sp)
   12d34:	840b7704 	addi	r16,r16,11740
   12d38:	2023883a 	mov	r17,r4
   12d3c:	2809883a 	mov	r4,r5
   12d40:	dfc00215 	stw	ra,8(sp)
   12d44:	80000015 	stw	zero,0(r16)
   12d48:	00140ac0 	call	140ac <isatty>
   12d4c:	00ffffc4 	movi	r3,-1
   12d50:	10c00526 	beq	r2,r3,12d68 <_isatty_r+0x44>
   12d54:	dfc00217 	ldw	ra,8(sp)
   12d58:	dc400117 	ldw	r17,4(sp)
   12d5c:	dc000017 	ldw	r16,0(sp)
   12d60:	dec00304 	addi	sp,sp,12
   12d64:	f800283a 	ret
   12d68:	80c00017 	ldw	r3,0(r16)
   12d6c:	183ff926 	beq	r3,zero,12d54 <__alt_data_end+0xf0012d54>
   12d70:	88c00015 	stw	r3,0(r17)
   12d74:	003ff706 	br	12d54 <__alt_data_end+0xf0012d54>

00012d78 <_lseek_r>:
   12d78:	defffd04 	addi	sp,sp,-12
   12d7c:	2805883a 	mov	r2,r5
   12d80:	dc000015 	stw	r16,0(sp)
   12d84:	04020034 	movhi	r16,2048
   12d88:	dc400115 	stw	r17,4(sp)
   12d8c:	300b883a 	mov	r5,r6
   12d90:	840b7704 	addi	r16,r16,11740
   12d94:	2023883a 	mov	r17,r4
   12d98:	380d883a 	mov	r6,r7
   12d9c:	1009883a 	mov	r4,r2
   12da0:	dfc00215 	stw	ra,8(sp)
   12da4:	80000015 	stw	zero,0(r16)
   12da8:	001418c0 	call	1418c <lseek>
   12dac:	00ffffc4 	movi	r3,-1
   12db0:	10c00526 	beq	r2,r3,12dc8 <_lseek_r+0x50>
   12db4:	dfc00217 	ldw	ra,8(sp)
   12db8:	dc400117 	ldw	r17,4(sp)
   12dbc:	dc000017 	ldw	r16,0(sp)
   12dc0:	dec00304 	addi	sp,sp,12
   12dc4:	f800283a 	ret
   12dc8:	80c00017 	ldw	r3,0(r16)
   12dcc:	183ff926 	beq	r3,zero,12db4 <__alt_data_end+0xf0012db4>
   12dd0:	88c00015 	stw	r3,0(r17)
   12dd4:	003ff706 	br	12db4 <__alt_data_end+0xf0012db4>

00012dd8 <_read_r>:
   12dd8:	defffd04 	addi	sp,sp,-12
   12ddc:	2805883a 	mov	r2,r5
   12de0:	dc000015 	stw	r16,0(sp)
   12de4:	04020034 	movhi	r16,2048
   12de8:	dc400115 	stw	r17,4(sp)
   12dec:	300b883a 	mov	r5,r6
   12df0:	840b7704 	addi	r16,r16,11740
   12df4:	2023883a 	mov	r17,r4
   12df8:	380d883a 	mov	r6,r7
   12dfc:	1009883a 	mov	r4,r2
   12e00:	dfc00215 	stw	ra,8(sp)
   12e04:	80000015 	stw	zero,0(r16)
   12e08:	00143600 	call	14360 <read>
   12e0c:	00ffffc4 	movi	r3,-1
   12e10:	10c00526 	beq	r2,r3,12e28 <_read_r+0x50>
   12e14:	dfc00217 	ldw	ra,8(sp)
   12e18:	dc400117 	ldw	r17,4(sp)
   12e1c:	dc000017 	ldw	r16,0(sp)
   12e20:	dec00304 	addi	sp,sp,12
   12e24:	f800283a 	ret
   12e28:	80c00017 	ldw	r3,0(r16)
   12e2c:	183ff926 	beq	r3,zero,12e14 <__alt_data_end+0xf0012e14>
   12e30:	88c00015 	stw	r3,0(r17)
   12e34:	003ff706 	br	12e14 <__alt_data_end+0xf0012e14>

00012e38 <__swbuf_r>:
   12e38:	defffb04 	addi	sp,sp,-20
   12e3c:	dcc00315 	stw	r19,12(sp)
   12e40:	dc800215 	stw	r18,8(sp)
   12e44:	dc000015 	stw	r16,0(sp)
   12e48:	dfc00415 	stw	ra,16(sp)
   12e4c:	dc400115 	stw	r17,4(sp)
   12e50:	2025883a 	mov	r18,r4
   12e54:	2827883a 	mov	r19,r5
   12e58:	3021883a 	mov	r16,r6
   12e5c:	20000226 	beq	r4,zero,12e68 <__swbuf_r+0x30>
   12e60:	20800e17 	ldw	r2,56(r4)
   12e64:	10004226 	beq	r2,zero,12f70 <__swbuf_r+0x138>
   12e68:	80800617 	ldw	r2,24(r16)
   12e6c:	8100030b 	ldhu	r4,12(r16)
   12e70:	80800215 	stw	r2,8(r16)
   12e74:	2080020c 	andi	r2,r4,8
   12e78:	10003626 	beq	r2,zero,12f54 <__swbuf_r+0x11c>
   12e7c:	80c00417 	ldw	r3,16(r16)
   12e80:	18003426 	beq	r3,zero,12f54 <__swbuf_r+0x11c>
   12e84:	2088000c 	andi	r2,r4,8192
   12e88:	9c403fcc 	andi	r17,r19,255
   12e8c:	10001a26 	beq	r2,zero,12ef8 <__swbuf_r+0xc0>
   12e90:	80800017 	ldw	r2,0(r16)
   12e94:	81000517 	ldw	r4,20(r16)
   12e98:	10c7c83a 	sub	r3,r2,r3
   12e9c:	1900200e 	bge	r3,r4,12f20 <__swbuf_r+0xe8>
   12ea0:	18c00044 	addi	r3,r3,1
   12ea4:	81000217 	ldw	r4,8(r16)
   12ea8:	11400044 	addi	r5,r2,1
   12eac:	81400015 	stw	r5,0(r16)
   12eb0:	213fffc4 	addi	r4,r4,-1
   12eb4:	81000215 	stw	r4,8(r16)
   12eb8:	14c00005 	stb	r19,0(r2)
   12ebc:	80800517 	ldw	r2,20(r16)
   12ec0:	10c01e26 	beq	r2,r3,12f3c <__swbuf_r+0x104>
   12ec4:	8080030b 	ldhu	r2,12(r16)
   12ec8:	1080004c 	andi	r2,r2,1
   12ecc:	10000226 	beq	r2,zero,12ed8 <__swbuf_r+0xa0>
   12ed0:	00800284 	movi	r2,10
   12ed4:	88801926 	beq	r17,r2,12f3c <__swbuf_r+0x104>
   12ed8:	8805883a 	mov	r2,r17
   12edc:	dfc00417 	ldw	ra,16(sp)
   12ee0:	dcc00317 	ldw	r19,12(sp)
   12ee4:	dc800217 	ldw	r18,8(sp)
   12ee8:	dc400117 	ldw	r17,4(sp)
   12eec:	dc000017 	ldw	r16,0(sp)
   12ef0:	dec00504 	addi	sp,sp,20
   12ef4:	f800283a 	ret
   12ef8:	81401917 	ldw	r5,100(r16)
   12efc:	00b7ffc4 	movi	r2,-8193
   12f00:	21080014 	ori	r4,r4,8192
   12f04:	2884703a 	and	r2,r5,r2
   12f08:	80801915 	stw	r2,100(r16)
   12f0c:	80800017 	ldw	r2,0(r16)
   12f10:	8100030d 	sth	r4,12(r16)
   12f14:	81000517 	ldw	r4,20(r16)
   12f18:	10c7c83a 	sub	r3,r2,r3
   12f1c:	193fe016 	blt	r3,r4,12ea0 <__alt_data_end+0xf0012ea0>
   12f20:	800b883a 	mov	r5,r16
   12f24:	9009883a 	mov	r4,r18
   12f28:	000de340 	call	de34 <_fflush_r>
   12f2c:	1000071e 	bne	r2,zero,12f4c <__swbuf_r+0x114>
   12f30:	80800017 	ldw	r2,0(r16)
   12f34:	00c00044 	movi	r3,1
   12f38:	003fda06 	br	12ea4 <__alt_data_end+0xf0012ea4>
   12f3c:	800b883a 	mov	r5,r16
   12f40:	9009883a 	mov	r4,r18
   12f44:	000de340 	call	de34 <_fflush_r>
   12f48:	103fe326 	beq	r2,zero,12ed8 <__alt_data_end+0xf0012ed8>
   12f4c:	00bfffc4 	movi	r2,-1
   12f50:	003fe206 	br	12edc <__alt_data_end+0xf0012edc>
   12f54:	800b883a 	mov	r5,r16
   12f58:	9009883a 	mov	r4,r18
   12f5c:	000c23c0 	call	c23c <__swsetup_r>
   12f60:	103ffa1e 	bne	r2,zero,12f4c <__alt_data_end+0xf0012f4c>
   12f64:	8100030b 	ldhu	r4,12(r16)
   12f68:	80c00417 	ldw	r3,16(r16)
   12f6c:	003fc506 	br	12e84 <__alt_data_end+0xf0012e84>
   12f70:	000e2100 	call	e210 <__sinit>
   12f74:	003fbc06 	br	12e68 <__alt_data_end+0xf0012e68>

00012f78 <__swbuf>:
   12f78:	00820034 	movhi	r2,2048
   12f7c:	108b2f04 	addi	r2,r2,11452
   12f80:	280d883a 	mov	r6,r5
   12f84:	200b883a 	mov	r5,r4
   12f88:	11000017 	ldw	r4,0(r2)
   12f8c:	0012e381 	jmpi	12e38 <__swbuf_r>

00012f90 <_wcrtomb_r>:
   12f90:	defff604 	addi	sp,sp,-40
   12f94:	00820034 	movhi	r2,2048
   12f98:	dc800815 	stw	r18,32(sp)
   12f9c:	dc400715 	stw	r17,28(sp)
   12fa0:	dc000615 	stw	r16,24(sp)
   12fa4:	108b3304 	addi	r2,r2,11468
   12fa8:	dfc00915 	stw	ra,36(sp)
   12fac:	2021883a 	mov	r16,r4
   12fb0:	3823883a 	mov	r17,r7
   12fb4:	14800017 	ldw	r18,0(r2)
   12fb8:	28001426 	beq	r5,zero,1300c <_wcrtomb_r+0x7c>
   12fbc:	d9400415 	stw	r5,16(sp)
   12fc0:	d9800515 	stw	r6,20(sp)
   12fc4:	000ed540 	call	ed54 <__locale_charset>
   12fc8:	d9800517 	ldw	r6,20(sp)
   12fcc:	d9400417 	ldw	r5,16(sp)
   12fd0:	100f883a 	mov	r7,r2
   12fd4:	dc400015 	stw	r17,0(sp)
   12fd8:	8009883a 	mov	r4,r16
   12fdc:	903ee83a 	callr	r18
   12fe0:	00ffffc4 	movi	r3,-1
   12fe4:	10c0031e 	bne	r2,r3,12ff4 <_wcrtomb_r+0x64>
   12fe8:	88000015 	stw	zero,0(r17)
   12fec:	00c02284 	movi	r3,138
   12ff0:	80c00015 	stw	r3,0(r16)
   12ff4:	dfc00917 	ldw	ra,36(sp)
   12ff8:	dc800817 	ldw	r18,32(sp)
   12ffc:	dc400717 	ldw	r17,28(sp)
   13000:	dc000617 	ldw	r16,24(sp)
   13004:	dec00a04 	addi	sp,sp,40
   13008:	f800283a 	ret
   1300c:	000ed540 	call	ed54 <__locale_charset>
   13010:	100f883a 	mov	r7,r2
   13014:	dc400015 	stw	r17,0(sp)
   13018:	000d883a 	mov	r6,zero
   1301c:	d9400104 	addi	r5,sp,4
   13020:	8009883a 	mov	r4,r16
   13024:	903ee83a 	callr	r18
   13028:	003fed06 	br	12fe0 <__alt_data_end+0xf0012fe0>

0001302c <wcrtomb>:
   1302c:	defff604 	addi	sp,sp,-40
   13030:	00820034 	movhi	r2,2048
   13034:	dc800615 	stw	r18,24(sp)
   13038:	dc400515 	stw	r17,20(sp)
   1303c:	108b2f04 	addi	r2,r2,11452
   13040:	dfc00915 	stw	ra,36(sp)
   13044:	dd000815 	stw	r20,32(sp)
   13048:	dcc00715 	stw	r19,28(sp)
   1304c:	dc000415 	stw	r16,16(sp)
   13050:	3025883a 	mov	r18,r6
   13054:	14400017 	ldw	r17,0(r2)
   13058:	20001926 	beq	r4,zero,130c0 <wcrtomb+0x94>
   1305c:	00820034 	movhi	r2,2048
   13060:	108b3304 	addi	r2,r2,11468
   13064:	15000017 	ldw	r20,0(r2)
   13068:	2021883a 	mov	r16,r4
   1306c:	2827883a 	mov	r19,r5
   13070:	000ed540 	call	ed54 <__locale_charset>
   13074:	100f883a 	mov	r7,r2
   13078:	dc800015 	stw	r18,0(sp)
   1307c:	980d883a 	mov	r6,r19
   13080:	800b883a 	mov	r5,r16
   13084:	8809883a 	mov	r4,r17
   13088:	a03ee83a 	callr	r20
   1308c:	00ffffc4 	movi	r3,-1
   13090:	10c0031e 	bne	r2,r3,130a0 <wcrtomb+0x74>
   13094:	90000015 	stw	zero,0(r18)
   13098:	00c02284 	movi	r3,138
   1309c:	88c00015 	stw	r3,0(r17)
   130a0:	dfc00917 	ldw	ra,36(sp)
   130a4:	dd000817 	ldw	r20,32(sp)
   130a8:	dcc00717 	ldw	r19,28(sp)
   130ac:	dc800617 	ldw	r18,24(sp)
   130b0:	dc400517 	ldw	r17,20(sp)
   130b4:	dc000417 	ldw	r16,16(sp)
   130b8:	dec00a04 	addi	sp,sp,40
   130bc:	f800283a 	ret
   130c0:	00820034 	movhi	r2,2048
   130c4:	108b3304 	addi	r2,r2,11468
   130c8:	14000017 	ldw	r16,0(r2)
   130cc:	000ed540 	call	ed54 <__locale_charset>
   130d0:	100f883a 	mov	r7,r2
   130d4:	dc800015 	stw	r18,0(sp)
   130d8:	000d883a 	mov	r6,zero
   130dc:	d9400104 	addi	r5,sp,4
   130e0:	8809883a 	mov	r4,r17
   130e4:	803ee83a 	callr	r16
   130e8:	003fe806 	br	1308c <__alt_data_end+0xf001308c>

000130ec <__ascii_wctomb>:
   130ec:	28000526 	beq	r5,zero,13104 <__ascii_wctomb+0x18>
   130f0:	00803fc4 	movi	r2,255
   130f4:	11800536 	bltu	r2,r6,1310c <__ascii_wctomb+0x20>
   130f8:	29800005 	stb	r6,0(r5)
   130fc:	00800044 	movi	r2,1
   13100:	f800283a 	ret
   13104:	0005883a 	mov	r2,zero
   13108:	f800283a 	ret
   1310c:	00802284 	movi	r2,138
   13110:	20800015 	stw	r2,0(r4)
   13114:	00bfffc4 	movi	r2,-1
   13118:	f800283a 	ret

0001311c <_wctomb_r>:
   1311c:	00820034 	movhi	r2,2048
   13120:	defff904 	addi	sp,sp,-28
   13124:	108b3304 	addi	r2,r2,11468
   13128:	dfc00615 	stw	ra,24(sp)
   1312c:	dc400515 	stw	r17,20(sp)
   13130:	dc000415 	stw	r16,16(sp)
   13134:	3823883a 	mov	r17,r7
   13138:	14000017 	ldw	r16,0(r2)
   1313c:	d9000115 	stw	r4,4(sp)
   13140:	d9400215 	stw	r5,8(sp)
   13144:	d9800315 	stw	r6,12(sp)
   13148:	000ed540 	call	ed54 <__locale_charset>
   1314c:	d9800317 	ldw	r6,12(sp)
   13150:	d9400217 	ldw	r5,8(sp)
   13154:	d9000117 	ldw	r4,4(sp)
   13158:	100f883a 	mov	r7,r2
   1315c:	dc400015 	stw	r17,0(sp)
   13160:	803ee83a 	callr	r16
   13164:	dfc00617 	ldw	ra,24(sp)
   13168:	dc400517 	ldw	r17,20(sp)
   1316c:	dc000417 	ldw	r16,16(sp)
   13170:	dec00704 	addi	sp,sp,28
   13174:	f800283a 	ret

00013178 <__udivdi3>:
   13178:	defff504 	addi	sp,sp,-44
   1317c:	dcc00415 	stw	r19,16(sp)
   13180:	dc000115 	stw	r16,4(sp)
   13184:	dfc00a15 	stw	ra,40(sp)
   13188:	df000915 	stw	fp,36(sp)
   1318c:	ddc00815 	stw	r23,32(sp)
   13190:	dd800715 	stw	r22,28(sp)
   13194:	dd400615 	stw	r21,24(sp)
   13198:	dd000515 	stw	r20,20(sp)
   1319c:	dc800315 	stw	r18,12(sp)
   131a0:	dc400215 	stw	r17,8(sp)
   131a4:	2027883a 	mov	r19,r4
   131a8:	2821883a 	mov	r16,r5
   131ac:	3800411e 	bne	r7,zero,132b4 <__udivdi3+0x13c>
   131b0:	3023883a 	mov	r17,r6
   131b4:	2025883a 	mov	r18,r4
   131b8:	2980522e 	bgeu	r5,r6,13304 <__udivdi3+0x18c>
   131bc:	00bfffd4 	movui	r2,65535
   131c0:	282d883a 	mov	r22,r5
   131c4:	1180a836 	bltu	r2,r6,13468 <__udivdi3+0x2f0>
   131c8:	00803fc4 	movi	r2,255
   131cc:	1185803a 	cmpltu	r2,r2,r6
   131d0:	100490fa 	slli	r2,r2,3
   131d4:	3086d83a 	srl	r3,r6,r2
   131d8:	01020034 	movhi	r4,2048
   131dc:	2100c604 	addi	r4,r4,792
   131e0:	20c7883a 	add	r3,r4,r3
   131e4:	18c00003 	ldbu	r3,0(r3)
   131e8:	1885883a 	add	r2,r3,r2
   131ec:	00c00804 	movi	r3,32
   131f0:	1887c83a 	sub	r3,r3,r2
   131f4:	18000526 	beq	r3,zero,1320c <__udivdi3+0x94>
   131f8:	80e0983a 	sll	r16,r16,r3
   131fc:	9884d83a 	srl	r2,r19,r2
   13200:	30e2983a 	sll	r17,r6,r3
   13204:	98e4983a 	sll	r18,r19,r3
   13208:	142cb03a 	or	r22,r2,r16
   1320c:	882ad43a 	srli	r21,r17,16
   13210:	b009883a 	mov	r4,r22
   13214:	8d3fffcc 	andi	r20,r17,65535
   13218:	a80b883a 	mov	r5,r21
   1321c:	0009a500 	call	9a50 <__umodsi3>
   13220:	b009883a 	mov	r4,r22
   13224:	a80b883a 	mov	r5,r21
   13228:	1027883a 	mov	r19,r2
   1322c:	00099ec0 	call	99ec <__udivsi3>
   13230:	102d883a 	mov	r22,r2
   13234:	9826943a 	slli	r19,r19,16
   13238:	9004d43a 	srli	r2,r18,16
   1323c:	a5a1383a 	mul	r16,r20,r22
   13240:	14c4b03a 	or	r2,r2,r19
   13244:	1400052e 	bgeu	r2,r16,1325c <__udivdi3+0xe4>
   13248:	1445883a 	add	r2,r2,r17
   1324c:	b0ffffc4 	addi	r3,r22,-1
   13250:	14400136 	bltu	r2,r17,13258 <__udivdi3+0xe0>
   13254:	14012336 	bltu	r2,r16,136e4 <__udivdi3+0x56c>
   13258:	182d883a 	mov	r22,r3
   1325c:	1421c83a 	sub	r16,r2,r16
   13260:	a80b883a 	mov	r5,r21
   13264:	8009883a 	mov	r4,r16
   13268:	0009a500 	call	9a50 <__umodsi3>
   1326c:	1027883a 	mov	r19,r2
   13270:	a80b883a 	mov	r5,r21
   13274:	8009883a 	mov	r4,r16
   13278:	00099ec0 	call	99ec <__udivsi3>
   1327c:	9826943a 	slli	r19,r19,16
   13280:	a0a9383a 	mul	r20,r20,r2
   13284:	94bfffcc 	andi	r18,r18,65535
   13288:	94e4b03a 	or	r18,r18,r19
   1328c:	9500052e 	bgeu	r18,r20,132a4 <__udivdi3+0x12c>
   13290:	8ca5883a 	add	r18,r17,r18
   13294:	10ffffc4 	addi	r3,r2,-1
   13298:	9440f136 	bltu	r18,r17,13660 <__udivdi3+0x4e8>
   1329c:	9500f02e 	bgeu	r18,r20,13660 <__udivdi3+0x4e8>
   132a0:	10bfff84 	addi	r2,r2,-2
   132a4:	b00c943a 	slli	r6,r22,16
   132a8:	0007883a 	mov	r3,zero
   132ac:	3084b03a 	or	r2,r6,r2
   132b0:	00005906 	br	13418 <__udivdi3+0x2a0>
   132b4:	29c05636 	bltu	r5,r7,13410 <__udivdi3+0x298>
   132b8:	00bfffd4 	movui	r2,65535
   132bc:	11c0622e 	bgeu	r2,r7,13448 <__udivdi3+0x2d0>
   132c0:	00804034 	movhi	r2,256
   132c4:	10bfffc4 	addi	r2,r2,-1
   132c8:	11c0ee36 	bltu	r2,r7,13684 <__udivdi3+0x50c>
   132cc:	00800404 	movi	r2,16
   132d0:	3886d83a 	srl	r3,r7,r2
   132d4:	01020034 	movhi	r4,2048
   132d8:	2100c604 	addi	r4,r4,792
   132dc:	20c7883a 	add	r3,r4,r3
   132e0:	18c00003 	ldbu	r3,0(r3)
   132e4:	05400804 	movi	r21,32
   132e8:	1885883a 	add	r2,r3,r2
   132ec:	a8abc83a 	sub	r21,r21,r2
   132f0:	a800621e 	bne	r21,zero,1347c <__udivdi3+0x304>
   132f4:	3c00e936 	bltu	r7,r16,1369c <__udivdi3+0x524>
   132f8:	9985403a 	cmpgeu	r2,r19,r6
   132fc:	0007883a 	mov	r3,zero
   13300:	00004506 	br	13418 <__udivdi3+0x2a0>
   13304:	3000041e 	bne	r6,zero,13318 <__udivdi3+0x1a0>
   13308:	000b883a 	mov	r5,zero
   1330c:	01000044 	movi	r4,1
   13310:	00099ec0 	call	99ec <__udivsi3>
   13314:	1023883a 	mov	r17,r2
   13318:	00bfffd4 	movui	r2,65535
   1331c:	14404e2e 	bgeu	r2,r17,13458 <__udivdi3+0x2e0>
   13320:	00804034 	movhi	r2,256
   13324:	10bfffc4 	addi	r2,r2,-1
   13328:	1440d836 	bltu	r2,r17,1368c <__udivdi3+0x514>
   1332c:	00800404 	movi	r2,16
   13330:	8886d83a 	srl	r3,r17,r2
   13334:	01020034 	movhi	r4,2048
   13338:	2100c604 	addi	r4,r4,792
   1333c:	20c7883a 	add	r3,r4,r3
   13340:	18c00003 	ldbu	r3,0(r3)
   13344:	1885883a 	add	r2,r3,r2
   13348:	00c00804 	movi	r3,32
   1334c:	1887c83a 	sub	r3,r3,r2
   13350:	18008f1e 	bne	r3,zero,13590 <__udivdi3+0x418>
   13354:	882ad43a 	srli	r21,r17,16
   13358:	8461c83a 	sub	r16,r16,r17
   1335c:	8d3fffcc 	andi	r20,r17,65535
   13360:	00c00044 	movi	r3,1
   13364:	8009883a 	mov	r4,r16
   13368:	a80b883a 	mov	r5,r21
   1336c:	d8c00015 	stw	r3,0(sp)
   13370:	0009a500 	call	9a50 <__umodsi3>
   13374:	8009883a 	mov	r4,r16
   13378:	a80b883a 	mov	r5,r21
   1337c:	1027883a 	mov	r19,r2
   13380:	00099ec0 	call	99ec <__udivsi3>
   13384:	9826943a 	slli	r19,r19,16
   13388:	9008d43a 	srli	r4,r18,16
   1338c:	1521383a 	mul	r16,r2,r20
   13390:	102d883a 	mov	r22,r2
   13394:	24c8b03a 	or	r4,r4,r19
   13398:	d8c00017 	ldw	r3,0(sp)
   1339c:	2400052e 	bgeu	r4,r16,133b4 <__udivdi3+0x23c>
   133a0:	2449883a 	add	r4,r4,r17
   133a4:	b0bfffc4 	addi	r2,r22,-1
   133a8:	24400136 	bltu	r4,r17,133b0 <__udivdi3+0x238>
   133ac:	2400ca36 	bltu	r4,r16,136d8 <__udivdi3+0x560>
   133b0:	102d883a 	mov	r22,r2
   133b4:	2421c83a 	sub	r16,r4,r16
   133b8:	a80b883a 	mov	r5,r21
   133bc:	8009883a 	mov	r4,r16
   133c0:	d8c00015 	stw	r3,0(sp)
   133c4:	0009a500 	call	9a50 <__umodsi3>
   133c8:	1027883a 	mov	r19,r2
   133cc:	a80b883a 	mov	r5,r21
   133d0:	8009883a 	mov	r4,r16
   133d4:	00099ec0 	call	99ec <__udivsi3>
   133d8:	9826943a 	slli	r19,r19,16
   133dc:	1529383a 	mul	r20,r2,r20
   133e0:	94bfffcc 	andi	r18,r18,65535
   133e4:	94e4b03a 	or	r18,r18,r19
   133e8:	d8c00017 	ldw	r3,0(sp)
   133ec:	9500052e 	bgeu	r18,r20,13404 <__udivdi3+0x28c>
   133f0:	8ca5883a 	add	r18,r17,r18
   133f4:	113fffc4 	addi	r4,r2,-1
   133f8:	94409736 	bltu	r18,r17,13658 <__udivdi3+0x4e0>
   133fc:	9500962e 	bgeu	r18,r20,13658 <__udivdi3+0x4e0>
   13400:	10bfff84 	addi	r2,r2,-2
   13404:	b00c943a 	slli	r6,r22,16
   13408:	3084b03a 	or	r2,r6,r2
   1340c:	00000206 	br	13418 <__udivdi3+0x2a0>
   13410:	0007883a 	mov	r3,zero
   13414:	0005883a 	mov	r2,zero
   13418:	dfc00a17 	ldw	ra,40(sp)
   1341c:	df000917 	ldw	fp,36(sp)
   13420:	ddc00817 	ldw	r23,32(sp)
   13424:	dd800717 	ldw	r22,28(sp)
   13428:	dd400617 	ldw	r21,24(sp)
   1342c:	dd000517 	ldw	r20,20(sp)
   13430:	dcc00417 	ldw	r19,16(sp)
   13434:	dc800317 	ldw	r18,12(sp)
   13438:	dc400217 	ldw	r17,8(sp)
   1343c:	dc000117 	ldw	r16,4(sp)
   13440:	dec00b04 	addi	sp,sp,44
   13444:	f800283a 	ret
   13448:	00803fc4 	movi	r2,255
   1344c:	11c5803a 	cmpltu	r2,r2,r7
   13450:	100490fa 	slli	r2,r2,3
   13454:	003f9e06 	br	132d0 <__alt_data_end+0xf00132d0>
   13458:	00803fc4 	movi	r2,255
   1345c:	1445803a 	cmpltu	r2,r2,r17
   13460:	100490fa 	slli	r2,r2,3
   13464:	003fb206 	br	13330 <__alt_data_end+0xf0013330>
   13468:	00804034 	movhi	r2,256
   1346c:	10bfffc4 	addi	r2,r2,-1
   13470:	11808836 	bltu	r2,r6,13694 <__udivdi3+0x51c>
   13474:	00800404 	movi	r2,16
   13478:	003f5606 	br	131d4 <__alt_data_end+0xf00131d4>
   1347c:	30aed83a 	srl	r23,r6,r2
   13480:	3d4e983a 	sll	r7,r7,r21
   13484:	80acd83a 	srl	r22,r16,r2
   13488:	9884d83a 	srl	r2,r19,r2
   1348c:	3deeb03a 	or	r23,r7,r23
   13490:	b824d43a 	srli	r18,r23,16
   13494:	8560983a 	sll	r16,r16,r21
   13498:	b009883a 	mov	r4,r22
   1349c:	900b883a 	mov	r5,r18
   134a0:	3568983a 	sll	r20,r6,r21
   134a4:	1420b03a 	or	r16,r2,r16
   134a8:	0009a500 	call	9a50 <__umodsi3>
   134ac:	b009883a 	mov	r4,r22
   134b0:	900b883a 	mov	r5,r18
   134b4:	1023883a 	mov	r17,r2
   134b8:	00099ec0 	call	99ec <__udivsi3>
   134bc:	8808943a 	slli	r4,r17,16
   134c0:	bf3fffcc 	andi	fp,r23,65535
   134c4:	8006d43a 	srli	r3,r16,16
   134c8:	e0a3383a 	mul	r17,fp,r2
   134cc:	100d883a 	mov	r6,r2
   134d0:	1906b03a 	or	r3,r3,r4
   134d4:	1c40042e 	bgeu	r3,r17,134e8 <__udivdi3+0x370>
   134d8:	1dc7883a 	add	r3,r3,r23
   134dc:	10bfffc4 	addi	r2,r2,-1
   134e0:	1dc0752e 	bgeu	r3,r23,136b8 <__udivdi3+0x540>
   134e4:	100d883a 	mov	r6,r2
   134e8:	1c63c83a 	sub	r17,r3,r17
   134ec:	900b883a 	mov	r5,r18
   134f0:	8809883a 	mov	r4,r17
   134f4:	d9800015 	stw	r6,0(sp)
   134f8:	0009a500 	call	9a50 <__umodsi3>
   134fc:	102d883a 	mov	r22,r2
   13500:	8809883a 	mov	r4,r17
   13504:	900b883a 	mov	r5,r18
   13508:	00099ec0 	call	99ec <__udivsi3>
   1350c:	b02c943a 	slli	r22,r22,16
   13510:	e089383a 	mul	r4,fp,r2
   13514:	843fffcc 	andi	r16,r16,65535
   13518:	85a0b03a 	or	r16,r16,r22
   1351c:	d9800017 	ldw	r6,0(sp)
   13520:	8100042e 	bgeu	r16,r4,13534 <__udivdi3+0x3bc>
   13524:	85e1883a 	add	r16,r16,r23
   13528:	10ffffc4 	addi	r3,r2,-1
   1352c:	85c05e2e 	bgeu	r16,r23,136a8 <__udivdi3+0x530>
   13530:	1805883a 	mov	r2,r3
   13534:	300c943a 	slli	r6,r6,16
   13538:	a17fffcc 	andi	r5,r20,65535
   1353c:	a028d43a 	srli	r20,r20,16
   13540:	3084b03a 	or	r2,r6,r2
   13544:	10ffffcc 	andi	r3,r2,65535
   13548:	100cd43a 	srli	r6,r2,16
   1354c:	194f383a 	mul	r7,r3,r5
   13550:	1d07383a 	mul	r3,r3,r20
   13554:	314b383a 	mul	r5,r6,r5
   13558:	3810d43a 	srli	r8,r7,16
   1355c:	8121c83a 	sub	r16,r16,r4
   13560:	1947883a 	add	r3,r3,r5
   13564:	40c7883a 	add	r3,r8,r3
   13568:	350d383a 	mul	r6,r6,r20
   1356c:	1940022e 	bgeu	r3,r5,13578 <__udivdi3+0x400>
   13570:	01000074 	movhi	r4,1
   13574:	310d883a 	add	r6,r6,r4
   13578:	1828d43a 	srli	r20,r3,16
   1357c:	a18d883a 	add	r6,r20,r6
   13580:	81803e36 	bltu	r16,r6,1367c <__udivdi3+0x504>
   13584:	81803826 	beq	r16,r6,13668 <__udivdi3+0x4f0>
   13588:	0007883a 	mov	r3,zero
   1358c:	003fa206 	br	13418 <__alt_data_end+0xf0013418>
   13590:	88e2983a 	sll	r17,r17,r3
   13594:	80a8d83a 	srl	r20,r16,r2
   13598:	80e0983a 	sll	r16,r16,r3
   1359c:	882ad43a 	srli	r21,r17,16
   135a0:	9884d83a 	srl	r2,r19,r2
   135a4:	a009883a 	mov	r4,r20
   135a8:	a80b883a 	mov	r5,r21
   135ac:	142eb03a 	or	r23,r2,r16
   135b0:	98e4983a 	sll	r18,r19,r3
   135b4:	0009a500 	call	9a50 <__umodsi3>
   135b8:	a009883a 	mov	r4,r20
   135bc:	a80b883a 	mov	r5,r21
   135c0:	1021883a 	mov	r16,r2
   135c4:	00099ec0 	call	99ec <__udivsi3>
   135c8:	1039883a 	mov	fp,r2
   135cc:	8d3fffcc 	andi	r20,r17,65535
   135d0:	8020943a 	slli	r16,r16,16
   135d4:	b804d43a 	srli	r2,r23,16
   135d8:	a72d383a 	mul	r22,r20,fp
   135dc:	1404b03a 	or	r2,r2,r16
   135e0:	1580062e 	bgeu	r2,r22,135fc <__udivdi3+0x484>
   135e4:	1445883a 	add	r2,r2,r17
   135e8:	e0ffffc4 	addi	r3,fp,-1
   135ec:	14403836 	bltu	r2,r17,136d0 <__udivdi3+0x558>
   135f0:	1580372e 	bgeu	r2,r22,136d0 <__udivdi3+0x558>
   135f4:	e73fff84 	addi	fp,fp,-2
   135f8:	1445883a 	add	r2,r2,r17
   135fc:	15adc83a 	sub	r22,r2,r22
   13600:	a80b883a 	mov	r5,r21
   13604:	b009883a 	mov	r4,r22
   13608:	0009a500 	call	9a50 <__umodsi3>
   1360c:	1027883a 	mov	r19,r2
   13610:	b009883a 	mov	r4,r22
   13614:	a80b883a 	mov	r5,r21
   13618:	00099ec0 	call	99ec <__udivsi3>
   1361c:	9826943a 	slli	r19,r19,16
   13620:	a0a1383a 	mul	r16,r20,r2
   13624:	b93fffcc 	andi	r4,r23,65535
   13628:	24c8b03a 	or	r4,r4,r19
   1362c:	2400062e 	bgeu	r4,r16,13648 <__udivdi3+0x4d0>
   13630:	2449883a 	add	r4,r4,r17
   13634:	10ffffc4 	addi	r3,r2,-1
   13638:	24402336 	bltu	r4,r17,136c8 <__udivdi3+0x550>
   1363c:	2400222e 	bgeu	r4,r16,136c8 <__udivdi3+0x550>
   13640:	10bfff84 	addi	r2,r2,-2
   13644:	2449883a 	add	r4,r4,r17
   13648:	e038943a 	slli	fp,fp,16
   1364c:	2421c83a 	sub	r16,r4,r16
   13650:	e086b03a 	or	r3,fp,r2
   13654:	003f4306 	br	13364 <__alt_data_end+0xf0013364>
   13658:	2005883a 	mov	r2,r4
   1365c:	003f6906 	br	13404 <__alt_data_end+0xf0013404>
   13660:	1805883a 	mov	r2,r3
   13664:	003f0f06 	br	132a4 <__alt_data_end+0xf00132a4>
   13668:	1806943a 	slli	r3,r3,16
   1366c:	9d66983a 	sll	r19,r19,r21
   13670:	39ffffcc 	andi	r7,r7,65535
   13674:	19c7883a 	add	r3,r3,r7
   13678:	98ffc32e 	bgeu	r19,r3,13588 <__alt_data_end+0xf0013588>
   1367c:	10bfffc4 	addi	r2,r2,-1
   13680:	003fc106 	br	13588 <__alt_data_end+0xf0013588>
   13684:	00800604 	movi	r2,24
   13688:	003f1106 	br	132d0 <__alt_data_end+0xf00132d0>
   1368c:	00800604 	movi	r2,24
   13690:	003f2706 	br	13330 <__alt_data_end+0xf0013330>
   13694:	00800604 	movi	r2,24
   13698:	003ece06 	br	131d4 <__alt_data_end+0xf00131d4>
   1369c:	0007883a 	mov	r3,zero
   136a0:	00800044 	movi	r2,1
   136a4:	003f5c06 	br	13418 <__alt_data_end+0xf0013418>
   136a8:	813fa12e 	bgeu	r16,r4,13530 <__alt_data_end+0xf0013530>
   136ac:	10bfff84 	addi	r2,r2,-2
   136b0:	85e1883a 	add	r16,r16,r23
   136b4:	003f9f06 	br	13534 <__alt_data_end+0xf0013534>
   136b8:	1c7f8a2e 	bgeu	r3,r17,134e4 <__alt_data_end+0xf00134e4>
   136bc:	31bfff84 	addi	r6,r6,-2
   136c0:	1dc7883a 	add	r3,r3,r23
   136c4:	003f8806 	br	134e8 <__alt_data_end+0xf00134e8>
   136c8:	1805883a 	mov	r2,r3
   136cc:	003fde06 	br	13648 <__alt_data_end+0xf0013648>
   136d0:	1839883a 	mov	fp,r3
   136d4:	003fc906 	br	135fc <__alt_data_end+0xf00135fc>
   136d8:	b5bfff84 	addi	r22,r22,-2
   136dc:	2449883a 	add	r4,r4,r17
   136e0:	003f3406 	br	133b4 <__alt_data_end+0xf00133b4>
   136e4:	b5bfff84 	addi	r22,r22,-2
   136e8:	1445883a 	add	r2,r2,r17
   136ec:	003edb06 	br	1325c <__alt_data_end+0xf001325c>

000136f0 <__umoddi3>:
   136f0:	defff404 	addi	sp,sp,-48
   136f4:	df000a15 	stw	fp,40(sp)
   136f8:	dc400315 	stw	r17,12(sp)
   136fc:	dc000215 	stw	r16,8(sp)
   13700:	dfc00b15 	stw	ra,44(sp)
   13704:	ddc00915 	stw	r23,36(sp)
   13708:	dd800815 	stw	r22,32(sp)
   1370c:	dd400715 	stw	r21,28(sp)
   13710:	dd000615 	stw	r20,24(sp)
   13714:	dcc00515 	stw	r19,20(sp)
   13718:	dc800415 	stw	r18,16(sp)
   1371c:	2021883a 	mov	r16,r4
   13720:	2823883a 	mov	r17,r5
   13724:	2839883a 	mov	fp,r5
   13728:	38003c1e 	bne	r7,zero,1381c <__umoddi3+0x12c>
   1372c:	3027883a 	mov	r19,r6
   13730:	2029883a 	mov	r20,r4
   13734:	2980512e 	bgeu	r5,r6,1387c <__umoddi3+0x18c>
   13738:	00bfffd4 	movui	r2,65535
   1373c:	11809a36 	bltu	r2,r6,139a8 <__umoddi3+0x2b8>
   13740:	01003fc4 	movi	r4,255
   13744:	2189803a 	cmpltu	r4,r4,r6
   13748:	200890fa 	slli	r4,r4,3
   1374c:	3104d83a 	srl	r2,r6,r4
   13750:	00c20034 	movhi	r3,2048
   13754:	18c0c604 	addi	r3,r3,792
   13758:	1885883a 	add	r2,r3,r2
   1375c:	10c00003 	ldbu	r3,0(r2)
   13760:	00800804 	movi	r2,32
   13764:	1909883a 	add	r4,r3,r4
   13768:	1125c83a 	sub	r18,r2,r4
   1376c:	90000526 	beq	r18,zero,13784 <__umoddi3+0x94>
   13770:	8ca2983a 	sll	r17,r17,r18
   13774:	8108d83a 	srl	r4,r16,r4
   13778:	34a6983a 	sll	r19,r6,r18
   1377c:	84a8983a 	sll	r20,r16,r18
   13780:	2478b03a 	or	fp,r4,r17
   13784:	982ed43a 	srli	r23,r19,16
   13788:	e009883a 	mov	r4,fp
   1378c:	9dbfffcc 	andi	r22,r19,65535
   13790:	b80b883a 	mov	r5,r23
   13794:	0009a500 	call	9a50 <__umodsi3>
   13798:	e009883a 	mov	r4,fp
   1379c:	b80b883a 	mov	r5,r23
   137a0:	102b883a 	mov	r21,r2
   137a4:	00099ec0 	call	99ec <__udivsi3>
   137a8:	a806943a 	slli	r3,r21,16
   137ac:	a008d43a 	srli	r4,r20,16
   137b0:	b085383a 	mul	r2,r22,r2
   137b4:	20c8b03a 	or	r4,r4,r3
   137b8:	2080032e 	bgeu	r4,r2,137c8 <__umoddi3+0xd8>
   137bc:	24c9883a 	add	r4,r4,r19
   137c0:	24c00136 	bltu	r4,r19,137c8 <__umoddi3+0xd8>
   137c4:	20811036 	bltu	r4,r2,13c08 <__umoddi3+0x518>
   137c8:	20abc83a 	sub	r21,r4,r2
   137cc:	b80b883a 	mov	r5,r23
   137d0:	a809883a 	mov	r4,r21
   137d4:	0009a500 	call	9a50 <__umodsi3>
   137d8:	1023883a 	mov	r17,r2
   137dc:	b80b883a 	mov	r5,r23
   137e0:	a809883a 	mov	r4,r21
   137e4:	00099ec0 	call	99ec <__udivsi3>
   137e8:	8822943a 	slli	r17,r17,16
   137ec:	b085383a 	mul	r2,r22,r2
   137f0:	a0ffffcc 	andi	r3,r20,65535
   137f4:	1c46b03a 	or	r3,r3,r17
   137f8:	1880042e 	bgeu	r3,r2,1380c <__umoddi3+0x11c>
   137fc:	1cc7883a 	add	r3,r3,r19
   13800:	1cc00236 	bltu	r3,r19,1380c <__umoddi3+0x11c>
   13804:	1880012e 	bgeu	r3,r2,1380c <__umoddi3+0x11c>
   13808:	1cc7883a 	add	r3,r3,r19
   1380c:	1885c83a 	sub	r2,r3,r2
   13810:	1484d83a 	srl	r2,r2,r18
   13814:	0007883a 	mov	r3,zero
   13818:	00004f06 	br	13958 <__umoddi3+0x268>
   1381c:	29c04c36 	bltu	r5,r7,13950 <__umoddi3+0x260>
   13820:	00bfffd4 	movui	r2,65535
   13824:	11c0582e 	bgeu	r2,r7,13988 <__umoddi3+0x298>
   13828:	00804034 	movhi	r2,256
   1382c:	10bfffc4 	addi	r2,r2,-1
   13830:	11c0e736 	bltu	r2,r7,13bd0 <__umoddi3+0x4e0>
   13834:	01000404 	movi	r4,16
   13838:	3904d83a 	srl	r2,r7,r4
   1383c:	00c20034 	movhi	r3,2048
   13840:	18c0c604 	addi	r3,r3,792
   13844:	1885883a 	add	r2,r3,r2
   13848:	14c00003 	ldbu	r19,0(r2)
   1384c:	00c00804 	movi	r3,32
   13850:	9927883a 	add	r19,r19,r4
   13854:	1ce9c83a 	sub	r20,r3,r19
   13858:	a000581e 	bne	r20,zero,139bc <__umoddi3+0x2cc>
   1385c:	3c400136 	bltu	r7,r17,13864 <__umoddi3+0x174>
   13860:	8180eb36 	bltu	r16,r6,13c10 <__umoddi3+0x520>
   13864:	8185c83a 	sub	r2,r16,r6
   13868:	89e3c83a 	sub	r17,r17,r7
   1386c:	8089803a 	cmpltu	r4,r16,r2
   13870:	8939c83a 	sub	fp,r17,r4
   13874:	e007883a 	mov	r3,fp
   13878:	00003706 	br	13958 <__umoddi3+0x268>
   1387c:	3000041e 	bne	r6,zero,13890 <__umoddi3+0x1a0>
   13880:	000b883a 	mov	r5,zero
   13884:	01000044 	movi	r4,1
   13888:	00099ec0 	call	99ec <__udivsi3>
   1388c:	1027883a 	mov	r19,r2
   13890:	00bfffd4 	movui	r2,65535
   13894:	14c0402e 	bgeu	r2,r19,13998 <__umoddi3+0x2a8>
   13898:	00804034 	movhi	r2,256
   1389c:	10bfffc4 	addi	r2,r2,-1
   138a0:	14c0cd36 	bltu	r2,r19,13bd8 <__umoddi3+0x4e8>
   138a4:	00800404 	movi	r2,16
   138a8:	9886d83a 	srl	r3,r19,r2
   138ac:	01020034 	movhi	r4,2048
   138b0:	2100c604 	addi	r4,r4,792
   138b4:	20c7883a 	add	r3,r4,r3
   138b8:	18c00003 	ldbu	r3,0(r3)
   138bc:	1887883a 	add	r3,r3,r2
   138c0:	00800804 	movi	r2,32
   138c4:	10e5c83a 	sub	r18,r2,r3
   138c8:	9000901e 	bne	r18,zero,13b0c <__umoddi3+0x41c>
   138cc:	982cd43a 	srli	r22,r19,16
   138d0:	8ce3c83a 	sub	r17,r17,r19
   138d4:	9d7fffcc 	andi	r21,r19,65535
   138d8:	b00b883a 	mov	r5,r22
   138dc:	8809883a 	mov	r4,r17
   138e0:	0009a500 	call	9a50 <__umodsi3>
   138e4:	8809883a 	mov	r4,r17
   138e8:	b00b883a 	mov	r5,r22
   138ec:	1021883a 	mov	r16,r2
   138f0:	00099ec0 	call	99ec <__udivsi3>
   138f4:	8006943a 	slli	r3,r16,16
   138f8:	a008d43a 	srli	r4,r20,16
   138fc:	1545383a 	mul	r2,r2,r21
   13900:	20c8b03a 	or	r4,r4,r3
   13904:	2080042e 	bgeu	r4,r2,13918 <__umoddi3+0x228>
   13908:	24c9883a 	add	r4,r4,r19
   1390c:	24c00236 	bltu	r4,r19,13918 <__umoddi3+0x228>
   13910:	2080012e 	bgeu	r4,r2,13918 <__umoddi3+0x228>
   13914:	24c9883a 	add	r4,r4,r19
   13918:	20a1c83a 	sub	r16,r4,r2
   1391c:	b00b883a 	mov	r5,r22
   13920:	8009883a 	mov	r4,r16
   13924:	0009a500 	call	9a50 <__umodsi3>
   13928:	1023883a 	mov	r17,r2
   1392c:	b00b883a 	mov	r5,r22
   13930:	8009883a 	mov	r4,r16
   13934:	00099ec0 	call	99ec <__udivsi3>
   13938:	8822943a 	slli	r17,r17,16
   1393c:	1545383a 	mul	r2,r2,r21
   13940:	a53fffcc 	andi	r20,r20,65535
   13944:	a446b03a 	or	r3,r20,r17
   13948:	18bfb02e 	bgeu	r3,r2,1380c <__alt_data_end+0xf001380c>
   1394c:	003fab06 	br	137fc <__alt_data_end+0xf00137fc>
   13950:	2005883a 	mov	r2,r4
   13954:	2807883a 	mov	r3,r5
   13958:	dfc00b17 	ldw	ra,44(sp)
   1395c:	df000a17 	ldw	fp,40(sp)
   13960:	ddc00917 	ldw	r23,36(sp)
   13964:	dd800817 	ldw	r22,32(sp)
   13968:	dd400717 	ldw	r21,28(sp)
   1396c:	dd000617 	ldw	r20,24(sp)
   13970:	dcc00517 	ldw	r19,20(sp)
   13974:	dc800417 	ldw	r18,16(sp)
   13978:	dc400317 	ldw	r17,12(sp)
   1397c:	dc000217 	ldw	r16,8(sp)
   13980:	dec00c04 	addi	sp,sp,48
   13984:	f800283a 	ret
   13988:	04c03fc4 	movi	r19,255
   1398c:	99c9803a 	cmpltu	r4,r19,r7
   13990:	200890fa 	slli	r4,r4,3
   13994:	003fa806 	br	13838 <__alt_data_end+0xf0013838>
   13998:	00803fc4 	movi	r2,255
   1399c:	14c5803a 	cmpltu	r2,r2,r19
   139a0:	100490fa 	slli	r2,r2,3
   139a4:	003fc006 	br	138a8 <__alt_data_end+0xf00138a8>
   139a8:	00804034 	movhi	r2,256
   139ac:	10bfffc4 	addi	r2,r2,-1
   139b0:	11808b36 	bltu	r2,r6,13be0 <__umoddi3+0x4f0>
   139b4:	01000404 	movi	r4,16
   139b8:	003f6406 	br	1374c <__alt_data_end+0xf001374c>
   139bc:	34c4d83a 	srl	r2,r6,r19
   139c0:	3d0e983a 	sll	r7,r7,r20
   139c4:	8cf8d83a 	srl	fp,r17,r19
   139c8:	8d10983a 	sll	r8,r17,r20
   139cc:	38aab03a 	or	r21,r7,r2
   139d0:	a82cd43a 	srli	r22,r21,16
   139d4:	84e2d83a 	srl	r17,r16,r19
   139d8:	e009883a 	mov	r4,fp
   139dc:	b00b883a 	mov	r5,r22
   139e0:	8a22b03a 	or	r17,r17,r8
   139e4:	3524983a 	sll	r18,r6,r20
   139e8:	0009a500 	call	9a50 <__umodsi3>
   139ec:	e009883a 	mov	r4,fp
   139f0:	b00b883a 	mov	r5,r22
   139f4:	102f883a 	mov	r23,r2
   139f8:	00099ec0 	call	99ec <__udivsi3>
   139fc:	100d883a 	mov	r6,r2
   13a00:	b808943a 	slli	r4,r23,16
   13a04:	aa3fffcc 	andi	r8,r21,65535
   13a08:	8804d43a 	srli	r2,r17,16
   13a0c:	41af383a 	mul	r23,r8,r6
   13a10:	8520983a 	sll	r16,r16,r20
   13a14:	1104b03a 	or	r2,r2,r4
   13a18:	15c0042e 	bgeu	r2,r23,13a2c <__umoddi3+0x33c>
   13a1c:	1545883a 	add	r2,r2,r21
   13a20:	30ffffc4 	addi	r3,r6,-1
   13a24:	1540742e 	bgeu	r2,r21,13bf8 <__umoddi3+0x508>
   13a28:	180d883a 	mov	r6,r3
   13a2c:	15efc83a 	sub	r23,r2,r23
   13a30:	b00b883a 	mov	r5,r22
   13a34:	b809883a 	mov	r4,r23
   13a38:	d9800115 	stw	r6,4(sp)
   13a3c:	da000015 	stw	r8,0(sp)
   13a40:	0009a500 	call	9a50 <__umodsi3>
   13a44:	b00b883a 	mov	r5,r22
   13a48:	b809883a 	mov	r4,r23
   13a4c:	1039883a 	mov	fp,r2
   13a50:	00099ec0 	call	99ec <__udivsi3>
   13a54:	da000017 	ldw	r8,0(sp)
   13a58:	e038943a 	slli	fp,fp,16
   13a5c:	100b883a 	mov	r5,r2
   13a60:	4089383a 	mul	r4,r8,r2
   13a64:	8a3fffcc 	andi	r8,r17,65535
   13a68:	4710b03a 	or	r8,r8,fp
   13a6c:	d9800117 	ldw	r6,4(sp)
   13a70:	4100042e 	bgeu	r8,r4,13a84 <__umoddi3+0x394>
   13a74:	4551883a 	add	r8,r8,r21
   13a78:	10bfffc4 	addi	r2,r2,-1
   13a7c:	45405a2e 	bgeu	r8,r21,13be8 <__umoddi3+0x4f8>
   13a80:	100b883a 	mov	r5,r2
   13a84:	300c943a 	slli	r6,r6,16
   13a88:	91ffffcc 	andi	r7,r18,65535
   13a8c:	9004d43a 	srli	r2,r18,16
   13a90:	314cb03a 	or	r6,r6,r5
   13a94:	317fffcc 	andi	r5,r6,65535
   13a98:	300cd43a 	srli	r6,r6,16
   13a9c:	29d3383a 	mul	r9,r5,r7
   13aa0:	288b383a 	mul	r5,r5,r2
   13aa4:	31cf383a 	mul	r7,r6,r7
   13aa8:	4806d43a 	srli	r3,r9,16
   13aac:	4111c83a 	sub	r8,r8,r4
   13ab0:	29cb883a 	add	r5,r5,r7
   13ab4:	194b883a 	add	r5,r3,r5
   13ab8:	3085383a 	mul	r2,r6,r2
   13abc:	29c0022e 	bgeu	r5,r7,13ac8 <__umoddi3+0x3d8>
   13ac0:	00c00074 	movhi	r3,1
   13ac4:	10c5883a 	add	r2,r2,r3
   13ac8:	2808d43a 	srli	r4,r5,16
   13acc:	280a943a 	slli	r5,r5,16
   13ad0:	4a7fffcc 	andi	r9,r9,65535
   13ad4:	2085883a 	add	r2,r4,r2
   13ad8:	2a4b883a 	add	r5,r5,r9
   13adc:	40803636 	bltu	r8,r2,13bb8 <__umoddi3+0x4c8>
   13ae0:	40804d26 	beq	r8,r2,13c18 <__umoddi3+0x528>
   13ae4:	4089c83a 	sub	r4,r8,r2
   13ae8:	280f883a 	mov	r7,r5
   13aec:	81cfc83a 	sub	r7,r16,r7
   13af0:	81c7803a 	cmpltu	r3,r16,r7
   13af4:	20c7c83a 	sub	r3,r4,r3
   13af8:	1cc4983a 	sll	r2,r3,r19
   13afc:	3d0ed83a 	srl	r7,r7,r20
   13b00:	1d06d83a 	srl	r3,r3,r20
   13b04:	11c4b03a 	or	r2,r2,r7
   13b08:	003f9306 	br	13958 <__alt_data_end+0xf0013958>
   13b0c:	9ca6983a 	sll	r19,r19,r18
   13b10:	88e8d83a 	srl	r20,r17,r3
   13b14:	80c4d83a 	srl	r2,r16,r3
   13b18:	982cd43a 	srli	r22,r19,16
   13b1c:	8ca2983a 	sll	r17,r17,r18
   13b20:	a009883a 	mov	r4,r20
   13b24:	b00b883a 	mov	r5,r22
   13b28:	1478b03a 	or	fp,r2,r17
   13b2c:	0009a500 	call	9a50 <__umodsi3>
   13b30:	a009883a 	mov	r4,r20
   13b34:	b00b883a 	mov	r5,r22
   13b38:	1023883a 	mov	r17,r2
   13b3c:	00099ec0 	call	99ec <__udivsi3>
   13b40:	9d7fffcc 	andi	r21,r19,65535
   13b44:	880a943a 	slli	r5,r17,16
   13b48:	e008d43a 	srli	r4,fp,16
   13b4c:	a885383a 	mul	r2,r21,r2
   13b50:	84a8983a 	sll	r20,r16,r18
   13b54:	2148b03a 	or	r4,r4,r5
   13b58:	2080042e 	bgeu	r4,r2,13b6c <__umoddi3+0x47c>
   13b5c:	24c9883a 	add	r4,r4,r19
   13b60:	24c00236 	bltu	r4,r19,13b6c <__umoddi3+0x47c>
   13b64:	2080012e 	bgeu	r4,r2,13b6c <__umoddi3+0x47c>
   13b68:	24c9883a 	add	r4,r4,r19
   13b6c:	20a3c83a 	sub	r17,r4,r2
   13b70:	b00b883a 	mov	r5,r22
   13b74:	8809883a 	mov	r4,r17
   13b78:	0009a500 	call	9a50 <__umodsi3>
   13b7c:	102f883a 	mov	r23,r2
   13b80:	8809883a 	mov	r4,r17
   13b84:	b00b883a 	mov	r5,r22
   13b88:	00099ec0 	call	99ec <__udivsi3>
   13b8c:	b82e943a 	slli	r23,r23,16
   13b90:	a885383a 	mul	r2,r21,r2
   13b94:	e13fffcc 	andi	r4,fp,65535
   13b98:	25c8b03a 	or	r4,r4,r23
   13b9c:	2080042e 	bgeu	r4,r2,13bb0 <__umoddi3+0x4c0>
   13ba0:	24c9883a 	add	r4,r4,r19
   13ba4:	24c00236 	bltu	r4,r19,13bb0 <__umoddi3+0x4c0>
   13ba8:	2080012e 	bgeu	r4,r2,13bb0 <__umoddi3+0x4c0>
   13bac:	24c9883a 	add	r4,r4,r19
   13bb0:	20a3c83a 	sub	r17,r4,r2
   13bb4:	003f4806 	br	138d8 <__alt_data_end+0xf00138d8>
   13bb8:	2c8fc83a 	sub	r7,r5,r18
   13bbc:	1545c83a 	sub	r2,r2,r21
   13bc0:	29cb803a 	cmpltu	r5,r5,r7
   13bc4:	1145c83a 	sub	r2,r2,r5
   13bc8:	4089c83a 	sub	r4,r8,r2
   13bcc:	003fc706 	br	13aec <__alt_data_end+0xf0013aec>
   13bd0:	01000604 	movi	r4,24
   13bd4:	003f1806 	br	13838 <__alt_data_end+0xf0013838>
   13bd8:	00800604 	movi	r2,24
   13bdc:	003f3206 	br	138a8 <__alt_data_end+0xf00138a8>
   13be0:	01000604 	movi	r4,24
   13be4:	003ed906 	br	1374c <__alt_data_end+0xf001374c>
   13be8:	413fa52e 	bgeu	r8,r4,13a80 <__alt_data_end+0xf0013a80>
   13bec:	297fff84 	addi	r5,r5,-2
   13bf0:	4551883a 	add	r8,r8,r21
   13bf4:	003fa306 	br	13a84 <__alt_data_end+0xf0013a84>
   13bf8:	15ff8b2e 	bgeu	r2,r23,13a28 <__alt_data_end+0xf0013a28>
   13bfc:	31bfff84 	addi	r6,r6,-2
   13c00:	1545883a 	add	r2,r2,r21
   13c04:	003f8906 	br	13a2c <__alt_data_end+0xf0013a2c>
   13c08:	24c9883a 	add	r4,r4,r19
   13c0c:	003eee06 	br	137c8 <__alt_data_end+0xf00137c8>
   13c10:	8005883a 	mov	r2,r16
   13c14:	003f1706 	br	13874 <__alt_data_end+0xf0013874>
   13c18:	817fe736 	bltu	r16,r5,13bb8 <__alt_data_end+0xf0013bb8>
   13c1c:	280f883a 	mov	r7,r5
   13c20:	0009883a 	mov	r4,zero
   13c24:	003fb106 	br	13aec <__alt_data_end+0xf0013aec>

00013c28 <__eqdf2>:
   13c28:	2804d53a 	srli	r2,r5,20
   13c2c:	3806d53a 	srli	r3,r7,20
   13c30:	02000434 	movhi	r8,16
   13c34:	423fffc4 	addi	r8,r8,-1
   13c38:	1081ffcc 	andi	r2,r2,2047
   13c3c:	0281ffc4 	movi	r10,2047
   13c40:	2a12703a 	and	r9,r5,r8
   13c44:	18c1ffcc 	andi	r3,r3,2047
   13c48:	3a10703a 	and	r8,r7,r8
   13c4c:	280ad7fa 	srli	r5,r5,31
   13c50:	380ed7fa 	srli	r7,r7,31
   13c54:	12801026 	beq	r2,r10,13c98 <__eqdf2+0x70>
   13c58:	0281ffc4 	movi	r10,2047
   13c5c:	1a800a26 	beq	r3,r10,13c88 <__eqdf2+0x60>
   13c60:	10c00226 	beq	r2,r3,13c6c <__eqdf2+0x44>
   13c64:	00800044 	movi	r2,1
   13c68:	f800283a 	ret
   13c6c:	4a3ffd1e 	bne	r9,r8,13c64 <__alt_data_end+0xf0013c64>
   13c70:	21bffc1e 	bne	r4,r6,13c64 <__alt_data_end+0xf0013c64>
   13c74:	29c00c26 	beq	r5,r7,13ca8 <__eqdf2+0x80>
   13c78:	103ffa1e 	bne	r2,zero,13c64 <__alt_data_end+0xf0013c64>
   13c7c:	2244b03a 	or	r2,r4,r9
   13c80:	1004c03a 	cmpne	r2,r2,zero
   13c84:	f800283a 	ret
   13c88:	3214b03a 	or	r10,r6,r8
   13c8c:	503ff426 	beq	r10,zero,13c60 <__alt_data_end+0xf0013c60>
   13c90:	00800044 	movi	r2,1
   13c94:	f800283a 	ret
   13c98:	2254b03a 	or	r10,r4,r9
   13c9c:	503fee26 	beq	r10,zero,13c58 <__alt_data_end+0xf0013c58>
   13ca0:	00800044 	movi	r2,1
   13ca4:	f800283a 	ret
   13ca8:	0005883a 	mov	r2,zero
   13cac:	f800283a 	ret

00013cb0 <__ledf2>:
   13cb0:	2804d53a 	srli	r2,r5,20
   13cb4:	3810d53a 	srli	r8,r7,20
   13cb8:	00c00434 	movhi	r3,16
   13cbc:	18ffffc4 	addi	r3,r3,-1
   13cc0:	1081ffcc 	andi	r2,r2,2047
   13cc4:	0241ffc4 	movi	r9,2047
   13cc8:	28d4703a 	and	r10,r5,r3
   13ccc:	4201ffcc 	andi	r8,r8,2047
   13cd0:	38c6703a 	and	r3,r7,r3
   13cd4:	280ad7fa 	srli	r5,r5,31
   13cd8:	380ed7fa 	srli	r7,r7,31
   13cdc:	12401f26 	beq	r2,r9,13d5c <__ledf2+0xac>
   13ce0:	0241ffc4 	movi	r9,2047
   13ce4:	42401426 	beq	r8,r9,13d38 <__ledf2+0x88>
   13ce8:	1000091e 	bne	r2,zero,13d10 <__ledf2+0x60>
   13cec:	2296b03a 	or	r11,r4,r10
   13cf0:	5813003a 	cmpeq	r9,r11,zero
   13cf4:	29403fcc 	andi	r5,r5,255
   13cf8:	40000a1e 	bne	r8,zero,13d24 <__ledf2+0x74>
   13cfc:	30d8b03a 	or	r12,r6,r3
   13d00:	6000081e 	bne	r12,zero,13d24 <__ledf2+0x74>
   13d04:	0005883a 	mov	r2,zero
   13d08:	5800111e 	bne	r11,zero,13d50 <__ledf2+0xa0>
   13d0c:	f800283a 	ret
   13d10:	29403fcc 	andi	r5,r5,255
   13d14:	40000c1e 	bne	r8,zero,13d48 <__ledf2+0x98>
   13d18:	30d2b03a 	or	r9,r6,r3
   13d1c:	48000c26 	beq	r9,zero,13d50 <__ledf2+0xa0>
   13d20:	0013883a 	mov	r9,zero
   13d24:	39c03fcc 	andi	r7,r7,255
   13d28:	48000826 	beq	r9,zero,13d4c <__ledf2+0x9c>
   13d2c:	38001126 	beq	r7,zero,13d74 <__ledf2+0xc4>
   13d30:	00800044 	movi	r2,1
   13d34:	f800283a 	ret
   13d38:	30d2b03a 	or	r9,r6,r3
   13d3c:	483fea26 	beq	r9,zero,13ce8 <__alt_data_end+0xf0013ce8>
   13d40:	00800084 	movi	r2,2
   13d44:	f800283a 	ret
   13d48:	39c03fcc 	andi	r7,r7,255
   13d4c:	39400726 	beq	r7,r5,13d6c <__ledf2+0xbc>
   13d50:	2800081e 	bne	r5,zero,13d74 <__ledf2+0xc4>
   13d54:	00800044 	movi	r2,1
   13d58:	f800283a 	ret
   13d5c:	2292b03a 	or	r9,r4,r10
   13d60:	483fdf26 	beq	r9,zero,13ce0 <__alt_data_end+0xf0013ce0>
   13d64:	00800084 	movi	r2,2
   13d68:	f800283a 	ret
   13d6c:	4080030e 	bge	r8,r2,13d7c <__ledf2+0xcc>
   13d70:	383fef26 	beq	r7,zero,13d30 <__alt_data_end+0xf0013d30>
   13d74:	00bfffc4 	movi	r2,-1
   13d78:	f800283a 	ret
   13d7c:	123feb16 	blt	r2,r8,13d2c <__alt_data_end+0xf0013d2c>
   13d80:	1abff336 	bltu	r3,r10,13d50 <__alt_data_end+0xf0013d50>
   13d84:	50c00326 	beq	r10,r3,13d94 <__ledf2+0xe4>
   13d88:	50c0042e 	bgeu	r10,r3,13d9c <__ledf2+0xec>
   13d8c:	283fe81e 	bne	r5,zero,13d30 <__alt_data_end+0xf0013d30>
   13d90:	003ff806 	br	13d74 <__alt_data_end+0xf0013d74>
   13d94:	313fee36 	bltu	r6,r4,13d50 <__alt_data_end+0xf0013d50>
   13d98:	21bffc36 	bltu	r4,r6,13d8c <__alt_data_end+0xf0013d8c>
   13d9c:	0005883a 	mov	r2,zero
   13da0:	f800283a 	ret

00013da4 <__floatunsidf>:
   13da4:	defffe04 	addi	sp,sp,-8
   13da8:	dc000015 	stw	r16,0(sp)
   13dac:	dfc00115 	stw	ra,4(sp)
   13db0:	2021883a 	mov	r16,r4
   13db4:	20002226 	beq	r4,zero,13e40 <__floatunsidf+0x9c>
   13db8:	00098900 	call	9890 <__clzsi2>
   13dbc:	01010784 	movi	r4,1054
   13dc0:	2089c83a 	sub	r4,r4,r2
   13dc4:	01810cc4 	movi	r6,1075
   13dc8:	310dc83a 	sub	r6,r6,r4
   13dcc:	00c007c4 	movi	r3,31
   13dd0:	1980120e 	bge	r3,r6,13e1c <__floatunsidf+0x78>
   13dd4:	00c104c4 	movi	r3,1043
   13dd8:	1907c83a 	sub	r3,r3,r4
   13ddc:	80ca983a 	sll	r5,r16,r3
   13de0:	00800434 	movhi	r2,16
   13de4:	10bfffc4 	addi	r2,r2,-1
   13de8:	2101ffcc 	andi	r4,r4,2047
   13dec:	0021883a 	mov	r16,zero
   13df0:	288a703a 	and	r5,r5,r2
   13df4:	2008953a 	slli	r4,r4,20
   13df8:	00c00434 	movhi	r3,16
   13dfc:	18ffffc4 	addi	r3,r3,-1
   13e00:	28c6703a 	and	r3,r5,r3
   13e04:	8005883a 	mov	r2,r16
   13e08:	1906b03a 	or	r3,r3,r4
   13e0c:	dfc00117 	ldw	ra,4(sp)
   13e10:	dc000017 	ldw	r16,0(sp)
   13e14:	dec00204 	addi	sp,sp,8
   13e18:	f800283a 	ret
   13e1c:	00c002c4 	movi	r3,11
   13e20:	188bc83a 	sub	r5,r3,r2
   13e24:	814ad83a 	srl	r5,r16,r5
   13e28:	00c00434 	movhi	r3,16
   13e2c:	18ffffc4 	addi	r3,r3,-1
   13e30:	81a0983a 	sll	r16,r16,r6
   13e34:	2101ffcc 	andi	r4,r4,2047
   13e38:	28ca703a 	and	r5,r5,r3
   13e3c:	003fed06 	br	13df4 <__alt_data_end+0xf0013df4>
   13e40:	0009883a 	mov	r4,zero
   13e44:	000b883a 	mov	r5,zero
   13e48:	003fea06 	br	13df4 <__alt_data_end+0xf0013df4>

00013e4c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13e4c:	defffe04 	addi	sp,sp,-8
   13e50:	dfc00115 	stw	ra,4(sp)
   13e54:	df000015 	stw	fp,0(sp)
   13e58:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13e5c:	d0a01497 	ldw	r2,-32686(gp)
   13e60:	10000326 	beq	r2,zero,13e70 <alt_get_errno+0x24>
   13e64:	d0a01497 	ldw	r2,-32686(gp)
   13e68:	103ee83a 	callr	r2
   13e6c:	00000106 	br	13e74 <alt_get_errno+0x28>
   13e70:	d0a05284 	addi	r2,gp,-32438
}
   13e74:	e037883a 	mov	sp,fp
   13e78:	dfc00117 	ldw	ra,4(sp)
   13e7c:	df000017 	ldw	fp,0(sp)
   13e80:	dec00204 	addi	sp,sp,8
   13e84:	f800283a 	ret

00013e88 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   13e88:	defffb04 	addi	sp,sp,-20
   13e8c:	dfc00415 	stw	ra,16(sp)
   13e90:	df000315 	stw	fp,12(sp)
   13e94:	df000304 	addi	fp,sp,12
   13e98:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   13e9c:	e0bfff17 	ldw	r2,-4(fp)
   13ea0:	10000616 	blt	r2,zero,13ebc <close+0x34>
   13ea4:	e0bfff17 	ldw	r2,-4(fp)
   13ea8:	10c00324 	muli	r3,r2,12
   13eac:	00820034 	movhi	r2,2048
   13eb0:	10851504 	addi	r2,r2,5204
   13eb4:	1885883a 	add	r2,r3,r2
   13eb8:	00000106 	br	13ec0 <close+0x38>
   13ebc:	0005883a 	mov	r2,zero
   13ec0:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   13ec4:	e0bffd17 	ldw	r2,-12(fp)
   13ec8:	10001926 	beq	r2,zero,13f30 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   13ecc:	e0bffd17 	ldw	r2,-12(fp)
   13ed0:	10800017 	ldw	r2,0(r2)
   13ed4:	10800417 	ldw	r2,16(r2)
   13ed8:	10000626 	beq	r2,zero,13ef4 <close+0x6c>
   13edc:	e0bffd17 	ldw	r2,-12(fp)
   13ee0:	10800017 	ldw	r2,0(r2)
   13ee4:	10800417 	ldw	r2,16(r2)
   13ee8:	e13ffd17 	ldw	r4,-12(fp)
   13eec:	103ee83a 	callr	r2
   13ef0:	00000106 	br	13ef8 <close+0x70>
   13ef4:	0005883a 	mov	r2,zero
   13ef8:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   13efc:	e13fff17 	ldw	r4,-4(fp)
   13f00:	001445c0 	call	1445c <alt_release_fd>
    if (rval < 0)
   13f04:	e0bffe17 	ldw	r2,-8(fp)
   13f08:	1000070e 	bge	r2,zero,13f28 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   13f0c:	0013e4c0 	call	13e4c <alt_get_errno>
   13f10:	1007883a 	mov	r3,r2
   13f14:	e0bffe17 	ldw	r2,-8(fp)
   13f18:	0085c83a 	sub	r2,zero,r2
   13f1c:	18800015 	stw	r2,0(r3)
      return -1;
   13f20:	00bfffc4 	movi	r2,-1
   13f24:	00000706 	br	13f44 <close+0xbc>
    }
    return 0;
   13f28:	0005883a 	mov	r2,zero
   13f2c:	00000506 	br	13f44 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13f30:	0013e4c0 	call	13e4c <alt_get_errno>
   13f34:	1007883a 	mov	r3,r2
   13f38:	00801444 	movi	r2,81
   13f3c:	18800015 	stw	r2,0(r3)
    return -1;
   13f40:	00bfffc4 	movi	r2,-1
  }
}
   13f44:	e037883a 	mov	sp,fp
   13f48:	dfc00117 	ldw	ra,4(sp)
   13f4c:	df000017 	ldw	fp,0(sp)
   13f50:	dec00204 	addi	sp,sp,8
   13f54:	f800283a 	ret

00013f58 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   13f58:	defffc04 	addi	sp,sp,-16
   13f5c:	df000315 	stw	fp,12(sp)
   13f60:	df000304 	addi	fp,sp,12
   13f64:	e13ffd15 	stw	r4,-12(fp)
   13f68:	e17ffe15 	stw	r5,-8(fp)
   13f6c:	e1bfff15 	stw	r6,-4(fp)
  return len;
   13f70:	e0bfff17 	ldw	r2,-4(fp)
}
   13f74:	e037883a 	mov	sp,fp
   13f78:	df000017 	ldw	fp,0(sp)
   13f7c:	dec00104 	addi	sp,sp,4
   13f80:	f800283a 	ret

00013f84 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13f84:	defffe04 	addi	sp,sp,-8
   13f88:	dfc00115 	stw	ra,4(sp)
   13f8c:	df000015 	stw	fp,0(sp)
   13f90:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13f94:	d0a01497 	ldw	r2,-32686(gp)
   13f98:	10000326 	beq	r2,zero,13fa8 <alt_get_errno+0x24>
   13f9c:	d0a01497 	ldw	r2,-32686(gp)
   13fa0:	103ee83a 	callr	r2
   13fa4:	00000106 	br	13fac <alt_get_errno+0x28>
   13fa8:	d0a05284 	addi	r2,gp,-32438
}
   13fac:	e037883a 	mov	sp,fp
   13fb0:	dfc00117 	ldw	ra,4(sp)
   13fb4:	df000017 	ldw	fp,0(sp)
   13fb8:	dec00204 	addi	sp,sp,8
   13fbc:	f800283a 	ret

00013fc0 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   13fc0:	defffb04 	addi	sp,sp,-20
   13fc4:	dfc00415 	stw	ra,16(sp)
   13fc8:	df000315 	stw	fp,12(sp)
   13fcc:	df000304 	addi	fp,sp,12
   13fd0:	e13ffe15 	stw	r4,-8(fp)
   13fd4:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13fd8:	e0bffe17 	ldw	r2,-8(fp)
   13fdc:	10000616 	blt	r2,zero,13ff8 <fstat+0x38>
   13fe0:	e0bffe17 	ldw	r2,-8(fp)
   13fe4:	10c00324 	muli	r3,r2,12
   13fe8:	00820034 	movhi	r2,2048
   13fec:	10851504 	addi	r2,r2,5204
   13ff0:	1885883a 	add	r2,r3,r2
   13ff4:	00000106 	br	13ffc <fstat+0x3c>
   13ff8:	0005883a 	mov	r2,zero
   13ffc:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   14000:	e0bffd17 	ldw	r2,-12(fp)
   14004:	10001026 	beq	r2,zero,14048 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   14008:	e0bffd17 	ldw	r2,-12(fp)
   1400c:	10800017 	ldw	r2,0(r2)
   14010:	10800817 	ldw	r2,32(r2)
   14014:	10000726 	beq	r2,zero,14034 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   14018:	e0bffd17 	ldw	r2,-12(fp)
   1401c:	10800017 	ldw	r2,0(r2)
   14020:	10800817 	ldw	r2,32(r2)
   14024:	e17fff17 	ldw	r5,-4(fp)
   14028:	e13ffd17 	ldw	r4,-12(fp)
   1402c:	103ee83a 	callr	r2
   14030:	00000a06 	br	1405c <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   14034:	e0bfff17 	ldw	r2,-4(fp)
   14038:	00c80004 	movi	r3,8192
   1403c:	10c00115 	stw	r3,4(r2)
      return 0;
   14040:	0005883a 	mov	r2,zero
   14044:	00000506 	br	1405c <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   14048:	0013f840 	call	13f84 <alt_get_errno>
   1404c:	1007883a 	mov	r3,r2
   14050:	00801444 	movi	r2,81
   14054:	18800015 	stw	r2,0(r3)
    return -1;
   14058:	00bfffc4 	movi	r2,-1
  }
}
   1405c:	e037883a 	mov	sp,fp
   14060:	dfc00117 	ldw	ra,4(sp)
   14064:	df000017 	ldw	fp,0(sp)
   14068:	dec00204 	addi	sp,sp,8
   1406c:	f800283a 	ret

00014070 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14070:	defffe04 	addi	sp,sp,-8
   14074:	dfc00115 	stw	ra,4(sp)
   14078:	df000015 	stw	fp,0(sp)
   1407c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14080:	d0a01497 	ldw	r2,-32686(gp)
   14084:	10000326 	beq	r2,zero,14094 <alt_get_errno+0x24>
   14088:	d0a01497 	ldw	r2,-32686(gp)
   1408c:	103ee83a 	callr	r2
   14090:	00000106 	br	14098 <alt_get_errno+0x28>
   14094:	d0a05284 	addi	r2,gp,-32438
}
   14098:	e037883a 	mov	sp,fp
   1409c:	dfc00117 	ldw	ra,4(sp)
   140a0:	df000017 	ldw	fp,0(sp)
   140a4:	dec00204 	addi	sp,sp,8
   140a8:	f800283a 	ret

000140ac <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   140ac:	deffed04 	addi	sp,sp,-76
   140b0:	dfc01215 	stw	ra,72(sp)
   140b4:	df001115 	stw	fp,68(sp)
   140b8:	df001104 	addi	fp,sp,68
   140bc:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   140c0:	e0bfff17 	ldw	r2,-4(fp)
   140c4:	10000616 	blt	r2,zero,140e0 <isatty+0x34>
   140c8:	e0bfff17 	ldw	r2,-4(fp)
   140cc:	10c00324 	muli	r3,r2,12
   140d0:	00820034 	movhi	r2,2048
   140d4:	10851504 	addi	r2,r2,5204
   140d8:	1885883a 	add	r2,r3,r2
   140dc:	00000106 	br	140e4 <isatty+0x38>
   140e0:	0005883a 	mov	r2,zero
   140e4:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   140e8:	e0bfef17 	ldw	r2,-68(fp)
   140ec:	10000e26 	beq	r2,zero,14128 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   140f0:	e0bfef17 	ldw	r2,-68(fp)
   140f4:	10800017 	ldw	r2,0(r2)
   140f8:	10800817 	ldw	r2,32(r2)
   140fc:	1000021e 	bne	r2,zero,14108 <isatty+0x5c>
    {
      return 1;
   14100:	00800044 	movi	r2,1
   14104:	00000d06 	br	1413c <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   14108:	e0bff004 	addi	r2,fp,-64
   1410c:	100b883a 	mov	r5,r2
   14110:	e13fff17 	ldw	r4,-4(fp)
   14114:	0013fc00 	call	13fc0 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   14118:	e0bff117 	ldw	r2,-60(fp)
   1411c:	10880020 	cmpeqi	r2,r2,8192
   14120:	10803fcc 	andi	r2,r2,255
   14124:	00000506 	br	1413c <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   14128:	00140700 	call	14070 <alt_get_errno>
   1412c:	1007883a 	mov	r3,r2
   14130:	00801444 	movi	r2,81
   14134:	18800015 	stw	r2,0(r3)
    return 0;
   14138:	0005883a 	mov	r2,zero
  }
}
   1413c:	e037883a 	mov	sp,fp
   14140:	dfc00117 	ldw	ra,4(sp)
   14144:	df000017 	ldw	fp,0(sp)
   14148:	dec00204 	addi	sp,sp,8
   1414c:	f800283a 	ret

00014150 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14150:	defffe04 	addi	sp,sp,-8
   14154:	dfc00115 	stw	ra,4(sp)
   14158:	df000015 	stw	fp,0(sp)
   1415c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14160:	d0a01497 	ldw	r2,-32686(gp)
   14164:	10000326 	beq	r2,zero,14174 <alt_get_errno+0x24>
   14168:	d0a01497 	ldw	r2,-32686(gp)
   1416c:	103ee83a 	callr	r2
   14170:	00000106 	br	14178 <alt_get_errno+0x28>
   14174:	d0a05284 	addi	r2,gp,-32438
}
   14178:	e037883a 	mov	sp,fp
   1417c:	dfc00117 	ldw	ra,4(sp)
   14180:	df000017 	ldw	fp,0(sp)
   14184:	dec00204 	addi	sp,sp,8
   14188:	f800283a 	ret

0001418c <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   1418c:	defff904 	addi	sp,sp,-28
   14190:	dfc00615 	stw	ra,24(sp)
   14194:	df000515 	stw	fp,20(sp)
   14198:	df000504 	addi	fp,sp,20
   1419c:	e13ffd15 	stw	r4,-12(fp)
   141a0:	e17ffe15 	stw	r5,-8(fp)
   141a4:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   141a8:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   141ac:	e0bffd17 	ldw	r2,-12(fp)
   141b0:	10000616 	blt	r2,zero,141cc <lseek+0x40>
   141b4:	e0bffd17 	ldw	r2,-12(fp)
   141b8:	10c00324 	muli	r3,r2,12
   141bc:	00820034 	movhi	r2,2048
   141c0:	10851504 	addi	r2,r2,5204
   141c4:	1885883a 	add	r2,r3,r2
   141c8:	00000106 	br	141d0 <lseek+0x44>
   141cc:	0005883a 	mov	r2,zero
   141d0:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   141d4:	e0bffc17 	ldw	r2,-16(fp)
   141d8:	10001026 	beq	r2,zero,1421c <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   141dc:	e0bffc17 	ldw	r2,-16(fp)
   141e0:	10800017 	ldw	r2,0(r2)
   141e4:	10800717 	ldw	r2,28(r2)
   141e8:	10000926 	beq	r2,zero,14210 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   141ec:	e0bffc17 	ldw	r2,-16(fp)
   141f0:	10800017 	ldw	r2,0(r2)
   141f4:	10800717 	ldw	r2,28(r2)
   141f8:	e1bfff17 	ldw	r6,-4(fp)
   141fc:	e17ffe17 	ldw	r5,-8(fp)
   14200:	e13ffc17 	ldw	r4,-16(fp)
   14204:	103ee83a 	callr	r2
   14208:	e0bffb15 	stw	r2,-20(fp)
   1420c:	00000506 	br	14224 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   14210:	00bfde84 	movi	r2,-134
   14214:	e0bffb15 	stw	r2,-20(fp)
   14218:	00000206 	br	14224 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   1421c:	00bfebc4 	movi	r2,-81
   14220:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   14224:	e0bffb17 	ldw	r2,-20(fp)
   14228:	1000070e 	bge	r2,zero,14248 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   1422c:	00141500 	call	14150 <alt_get_errno>
   14230:	1007883a 	mov	r3,r2
   14234:	e0bffb17 	ldw	r2,-20(fp)
   14238:	0085c83a 	sub	r2,zero,r2
   1423c:	18800015 	stw	r2,0(r3)
    rc = -1;
   14240:	00bfffc4 	movi	r2,-1
   14244:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   14248:	e0bffb17 	ldw	r2,-20(fp)
}
   1424c:	e037883a 	mov	sp,fp
   14250:	dfc00117 	ldw	ra,4(sp)
   14254:	df000017 	ldw	fp,0(sp)
   14258:	dec00204 	addi	sp,sp,8
   1425c:	f800283a 	ret

00014260 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   14260:	defffd04 	addi	sp,sp,-12
   14264:	dfc00215 	stw	ra,8(sp)
   14268:	df000115 	stw	fp,4(sp)
   1426c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   14270:	0009883a 	mov	r4,zero
   14274:	00146d80 	call	146d8 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   14278:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   1427c:	00147100 	call	14710 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   14280:	01820034 	movhi	r6,2048
   14284:	31817c04 	addi	r6,r6,1520
   14288:	01420034 	movhi	r5,2048
   1428c:	29417c04 	addi	r5,r5,1520
   14290:	01020034 	movhi	r4,2048
   14294:	21017c04 	addi	r4,r4,1520
   14298:	001adb40 	call	1adb4 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   1429c:	001aae40 	call	1aae4 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   142a0:	010000b4 	movhi	r4,2
   142a4:	212ad104 	addi	r4,r4,-21692
   142a8:	001be0c0 	call	1be0c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   142ac:	d0a05497 	ldw	r2,-32430(gp)
   142b0:	d0e05597 	ldw	r3,-32426(gp)
   142b4:	d1205697 	ldw	r4,-32422(gp)
   142b8:	200d883a 	mov	r6,r4
   142bc:	180b883a 	mov	r5,r3
   142c0:	1009883a 	mov	r4,r2
   142c4:	00059a40 	call	59a4 <main>
   142c8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   142cc:	01000044 	movi	r4,1
   142d0:	0013e880 	call	13e88 <close>
  exit (result);
   142d4:	e13fff17 	ldw	r4,-4(fp)
   142d8:	001be200 	call	1be20 <exit>

000142dc <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   142dc:	defffe04 	addi	sp,sp,-8
   142e0:	df000115 	stw	fp,4(sp)
   142e4:	df000104 	addi	fp,sp,4
   142e8:	e13fff15 	stw	r4,-4(fp)
}
   142ec:	0001883a 	nop
   142f0:	e037883a 	mov	sp,fp
   142f4:	df000017 	ldw	fp,0(sp)
   142f8:	dec00104 	addi	sp,sp,4
   142fc:	f800283a 	ret

00014300 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   14300:	defffe04 	addi	sp,sp,-8
   14304:	df000115 	stw	fp,4(sp)
   14308:	df000104 	addi	fp,sp,4
   1430c:	e13fff15 	stw	r4,-4(fp)
}
   14310:	0001883a 	nop
   14314:	e037883a 	mov	sp,fp
   14318:	df000017 	ldw	fp,0(sp)
   1431c:	dec00104 	addi	sp,sp,4
   14320:	f800283a 	ret

00014324 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14324:	defffe04 	addi	sp,sp,-8
   14328:	dfc00115 	stw	ra,4(sp)
   1432c:	df000015 	stw	fp,0(sp)
   14330:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14334:	d0a01497 	ldw	r2,-32686(gp)
   14338:	10000326 	beq	r2,zero,14348 <alt_get_errno+0x24>
   1433c:	d0a01497 	ldw	r2,-32686(gp)
   14340:	103ee83a 	callr	r2
   14344:	00000106 	br	1434c <alt_get_errno+0x28>
   14348:	d0a05284 	addi	r2,gp,-32438
}
   1434c:	e037883a 	mov	sp,fp
   14350:	dfc00117 	ldw	ra,4(sp)
   14354:	df000017 	ldw	fp,0(sp)
   14358:	dec00204 	addi	sp,sp,8
   1435c:	f800283a 	ret

00014360 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   14360:	defff904 	addi	sp,sp,-28
   14364:	dfc00615 	stw	ra,24(sp)
   14368:	df000515 	stw	fp,20(sp)
   1436c:	df000504 	addi	fp,sp,20
   14370:	e13ffd15 	stw	r4,-12(fp)
   14374:	e17ffe15 	stw	r5,-8(fp)
   14378:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   1437c:	e0bffd17 	ldw	r2,-12(fp)
   14380:	10000616 	blt	r2,zero,1439c <read+0x3c>
   14384:	e0bffd17 	ldw	r2,-12(fp)
   14388:	10c00324 	muli	r3,r2,12
   1438c:	00820034 	movhi	r2,2048
   14390:	10851504 	addi	r2,r2,5204
   14394:	1885883a 	add	r2,r3,r2
   14398:	00000106 	br	143a0 <read+0x40>
   1439c:	0005883a 	mov	r2,zero
   143a0:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   143a4:	e0bffb17 	ldw	r2,-20(fp)
   143a8:	10002226 	beq	r2,zero,14434 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   143ac:	e0bffb17 	ldw	r2,-20(fp)
   143b0:	10800217 	ldw	r2,8(r2)
   143b4:	108000cc 	andi	r2,r2,3
   143b8:	10800060 	cmpeqi	r2,r2,1
   143bc:	1000181e 	bne	r2,zero,14420 <read+0xc0>
        (fd->dev->read))
   143c0:	e0bffb17 	ldw	r2,-20(fp)
   143c4:	10800017 	ldw	r2,0(r2)
   143c8:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   143cc:	10001426 	beq	r2,zero,14420 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   143d0:	e0bffb17 	ldw	r2,-20(fp)
   143d4:	10800017 	ldw	r2,0(r2)
   143d8:	10800517 	ldw	r2,20(r2)
   143dc:	e0ffff17 	ldw	r3,-4(fp)
   143e0:	180d883a 	mov	r6,r3
   143e4:	e17ffe17 	ldw	r5,-8(fp)
   143e8:	e13ffb17 	ldw	r4,-20(fp)
   143ec:	103ee83a 	callr	r2
   143f0:	e0bffc15 	stw	r2,-16(fp)
   143f4:	e0bffc17 	ldw	r2,-16(fp)
   143f8:	1000070e 	bge	r2,zero,14418 <read+0xb8>
        {
          ALT_ERRNO = -rval;
   143fc:	00143240 	call	14324 <alt_get_errno>
   14400:	1007883a 	mov	r3,r2
   14404:	e0bffc17 	ldw	r2,-16(fp)
   14408:	0085c83a 	sub	r2,zero,r2
   1440c:	18800015 	stw	r2,0(r3)
          return -1;
   14410:	00bfffc4 	movi	r2,-1
   14414:	00000c06 	br	14448 <read+0xe8>
        }
        return rval;
   14418:	e0bffc17 	ldw	r2,-16(fp)
   1441c:	00000a06 	br	14448 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   14420:	00143240 	call	14324 <alt_get_errno>
   14424:	1007883a 	mov	r3,r2
   14428:	00800344 	movi	r2,13
   1442c:	18800015 	stw	r2,0(r3)
   14430:	00000406 	br	14444 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   14434:	00143240 	call	14324 <alt_get_errno>
   14438:	1007883a 	mov	r3,r2
   1443c:	00801444 	movi	r2,81
   14440:	18800015 	stw	r2,0(r3)
  }
  return -1;
   14444:	00bfffc4 	movi	r2,-1
}
   14448:	e037883a 	mov	sp,fp
   1444c:	dfc00117 	ldw	ra,4(sp)
   14450:	df000017 	ldw	fp,0(sp)
   14454:	dec00204 	addi	sp,sp,8
   14458:	f800283a 	ret

0001445c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   1445c:	defffe04 	addi	sp,sp,-8
   14460:	df000115 	stw	fp,4(sp)
   14464:	df000104 	addi	fp,sp,4
   14468:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   1446c:	e0bfff17 	ldw	r2,-4(fp)
   14470:	108000d0 	cmplti	r2,r2,3
   14474:	10000d1e 	bne	r2,zero,144ac <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   14478:	00820034 	movhi	r2,2048
   1447c:	10851504 	addi	r2,r2,5204
   14480:	e0ffff17 	ldw	r3,-4(fp)
   14484:	18c00324 	muli	r3,r3,12
   14488:	10c5883a 	add	r2,r2,r3
   1448c:	10800204 	addi	r2,r2,8
   14490:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   14494:	00820034 	movhi	r2,2048
   14498:	10851504 	addi	r2,r2,5204
   1449c:	e0ffff17 	ldw	r3,-4(fp)
   144a0:	18c00324 	muli	r3,r3,12
   144a4:	10c5883a 	add	r2,r2,r3
   144a8:	10000015 	stw	zero,0(r2)
  }
}
   144ac:	0001883a 	nop
   144b0:	e037883a 	mov	sp,fp
   144b4:	df000017 	ldw	fp,0(sp)
   144b8:	dec00104 	addi	sp,sp,4
   144bc:	f800283a 	ret

000144c0 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   144c0:	defff904 	addi	sp,sp,-28
   144c4:	df000615 	stw	fp,24(sp)
   144c8:	df000604 	addi	fp,sp,24
   144cc:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   144d0:	0005303a 	rdctl	r2,status
   144d4:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   144d8:	e0fffe17 	ldw	r3,-8(fp)
   144dc:	00bfff84 	movi	r2,-2
   144e0:	1884703a 	and	r2,r3,r2
   144e4:	1001703a 	wrctl	status,r2
  
  return context;
   144e8:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   144ec:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   144f0:	d0a01697 	ldw	r2,-32678(gp)
   144f4:	10c000c4 	addi	r3,r2,3
   144f8:	00bfff04 	movi	r2,-4
   144fc:	1884703a 	and	r2,r3,r2
   14500:	d0a01695 	stw	r2,-32678(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   14504:	d0e01697 	ldw	r3,-32678(gp)
   14508:	e0bfff17 	ldw	r2,-4(fp)
   1450c:	1887883a 	add	r3,r3,r2
   14510:	00840034 	movhi	r2,4096
   14514:	10800004 	addi	r2,r2,0
   14518:	10c0062e 	bgeu	r2,r3,14534 <sbrk+0x74>
   1451c:	e0bffb17 	ldw	r2,-20(fp)
   14520:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14524:	e0bffa17 	ldw	r2,-24(fp)
   14528:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   1452c:	00bfffc4 	movi	r2,-1
   14530:	00000b06 	br	14560 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   14534:	d0a01697 	ldw	r2,-32678(gp)
   14538:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   1453c:	d0e01697 	ldw	r3,-32678(gp)
   14540:	e0bfff17 	ldw	r2,-4(fp)
   14544:	1885883a 	add	r2,r3,r2
   14548:	d0a01695 	stw	r2,-32678(gp)
   1454c:	e0bffb17 	ldw	r2,-20(fp)
   14550:	e0bffc15 	stw	r2,-16(fp)
   14554:	e0bffc17 	ldw	r2,-16(fp)
   14558:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   1455c:	e0bffd17 	ldw	r2,-12(fp)
} 
   14560:	e037883a 	mov	sp,fp
   14564:	df000017 	ldw	fp,0(sp)
   14568:	dec00104 	addi	sp,sp,4
   1456c:	f800283a 	ret

00014570 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14570:	defffe04 	addi	sp,sp,-8
   14574:	dfc00115 	stw	ra,4(sp)
   14578:	df000015 	stw	fp,0(sp)
   1457c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14580:	d0a01497 	ldw	r2,-32686(gp)
   14584:	10000326 	beq	r2,zero,14594 <alt_get_errno+0x24>
   14588:	d0a01497 	ldw	r2,-32686(gp)
   1458c:	103ee83a 	callr	r2
   14590:	00000106 	br	14598 <alt_get_errno+0x28>
   14594:	d0a05284 	addi	r2,gp,-32438
}
   14598:	e037883a 	mov	sp,fp
   1459c:	dfc00117 	ldw	ra,4(sp)
   145a0:	df000017 	ldw	fp,0(sp)
   145a4:	dec00204 	addi	sp,sp,8
   145a8:	f800283a 	ret

000145ac <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   145ac:	defff904 	addi	sp,sp,-28
   145b0:	dfc00615 	stw	ra,24(sp)
   145b4:	df000515 	stw	fp,20(sp)
   145b8:	df000504 	addi	fp,sp,20
   145bc:	e13ffd15 	stw	r4,-12(fp)
   145c0:	e17ffe15 	stw	r5,-8(fp)
   145c4:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   145c8:	e0bffd17 	ldw	r2,-12(fp)
   145cc:	10000616 	blt	r2,zero,145e8 <write+0x3c>
   145d0:	e0bffd17 	ldw	r2,-12(fp)
   145d4:	10c00324 	muli	r3,r2,12
   145d8:	00820034 	movhi	r2,2048
   145dc:	10851504 	addi	r2,r2,5204
   145e0:	1885883a 	add	r2,r3,r2
   145e4:	00000106 	br	145ec <write+0x40>
   145e8:	0005883a 	mov	r2,zero
   145ec:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   145f0:	e0bffb17 	ldw	r2,-20(fp)
   145f4:	10002126 	beq	r2,zero,1467c <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   145f8:	e0bffb17 	ldw	r2,-20(fp)
   145fc:	10800217 	ldw	r2,8(r2)
   14600:	108000cc 	andi	r2,r2,3
   14604:	10001826 	beq	r2,zero,14668 <write+0xbc>
   14608:	e0bffb17 	ldw	r2,-20(fp)
   1460c:	10800017 	ldw	r2,0(r2)
   14610:	10800617 	ldw	r2,24(r2)
   14614:	10001426 	beq	r2,zero,14668 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   14618:	e0bffb17 	ldw	r2,-20(fp)
   1461c:	10800017 	ldw	r2,0(r2)
   14620:	10800617 	ldw	r2,24(r2)
   14624:	e0ffff17 	ldw	r3,-4(fp)
   14628:	180d883a 	mov	r6,r3
   1462c:	e17ffe17 	ldw	r5,-8(fp)
   14630:	e13ffb17 	ldw	r4,-20(fp)
   14634:	103ee83a 	callr	r2
   14638:	e0bffc15 	stw	r2,-16(fp)
   1463c:	e0bffc17 	ldw	r2,-16(fp)
   14640:	1000070e 	bge	r2,zero,14660 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   14644:	00145700 	call	14570 <alt_get_errno>
   14648:	1007883a 	mov	r3,r2
   1464c:	e0bffc17 	ldw	r2,-16(fp)
   14650:	0085c83a 	sub	r2,zero,r2
   14654:	18800015 	stw	r2,0(r3)
        return -1;
   14658:	00bfffc4 	movi	r2,-1
   1465c:	00000c06 	br	14690 <write+0xe4>
      }
      return rval;
   14660:	e0bffc17 	ldw	r2,-16(fp)
   14664:	00000a06 	br	14690 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   14668:	00145700 	call	14570 <alt_get_errno>
   1466c:	1007883a 	mov	r3,r2
   14670:	00800344 	movi	r2,13
   14674:	18800015 	stw	r2,0(r3)
   14678:	00000406 	br	1468c <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   1467c:	00145700 	call	14570 <alt_get_errno>
   14680:	1007883a 	mov	r3,r2
   14684:	00801444 	movi	r2,81
   14688:	18800015 	stw	r2,0(r3)
  }
  return -1;
   1468c:	00bfffc4 	movi	r2,-1
}
   14690:	e037883a 	mov	sp,fp
   14694:	dfc00117 	ldw	ra,4(sp)
   14698:	df000017 	ldw	fp,0(sp)
   1469c:	dec00204 	addi	sp,sp,8
   146a0:	f800283a 	ret

000146a4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   146a4:	defffd04 	addi	sp,sp,-12
   146a8:	dfc00215 	stw	ra,8(sp)
   146ac:	df000115 	stw	fp,4(sp)
   146b0:	df000104 	addi	fp,sp,4
   146b4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   146b8:	d1601184 	addi	r5,gp,-32698
   146bc:	e13fff17 	ldw	r4,-4(fp)
   146c0:	001aa400 	call	1aa40 <alt_dev_llist_insert>
}
   146c4:	e037883a 	mov	sp,fp
   146c8:	dfc00117 	ldw	ra,4(sp)
   146cc:	df000017 	ldw	fp,0(sp)
   146d0:	dec00204 	addi	sp,sp,8
   146d4:	f800283a 	ret

000146d8 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   146d8:	defffd04 	addi	sp,sp,-12
   146dc:	dfc00215 	stw	ra,8(sp)
   146e0:	df000115 	stw	fp,4(sp)
   146e4:	df000104 	addi	fp,sp,4
   146e8:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   146ec:	001b2580 	call	1b258 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   146f0:	00800044 	movi	r2,1
   146f4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   146f8:	0001883a 	nop
   146fc:	e037883a 	mov	sp,fp
   14700:	dfc00117 	ldw	ra,4(sp)
   14704:	df000017 	ldw	fp,0(sp)
   14708:	dec00204 	addi	sp,sp,8
   1470c:	f800283a 	ret

00014710 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   14710:	defffd04 	addi	sp,sp,-12
   14714:	dfc00215 	stw	ra,8(sp)
   14718:	df000115 	stw	fp,4(sp)
   1471c:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   14720:	01c0fa04 	movi	r7,1000
   14724:	000d883a 	mov	r6,zero
   14728:	000b883a 	mov	r5,zero
   1472c:	01000134 	movhi	r4,4
   14730:	210c1004 	addi	r4,r4,12352
   14734:	00180f80 	call	180f8 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   14738:	01020034 	movhi	r4,2048
   1473c:	21057504 	addi	r4,r4,5588
   14740:	0014a980 	call	14a98 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   14744:	01800144 	movi	r6,5
   14748:	000b883a 	mov	r5,zero
   1474c:	01020034 	movhi	r4,2048
   14750:	2105b604 	addi	r4,r4,5848
   14754:	00168a80 	call	168a8 <altera_avalon_jtag_uart_init>
   14758:	01020034 	movhi	r4,2048
   1475c:	2105ac04 	addi	r4,r4,5808
   14760:	00146a40 	call	146a4 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   14764:	01020034 	movhi	r4,2048
   14768:	2109ce04 	addi	r4,r4,10040
   1476c:	0017eec0 	call	17eec <altera_avalon_lcd_16207_init>
   14770:	01020034 	movhi	r4,2048
   14774:	2109c404 	addi	r4,r4,10000
   14778:	00146a40 	call	146a4 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   1477c:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   14780:	018000c4 	movi	r6,3
   14784:	000b883a 	mov	r5,zero
   14788:	01020034 	movhi	r4,2048
   1478c:	210a1604 	addi	r4,r4,10328
   14790:	001827c0 	call	1827c <altera_avalon_uart_init>
   14794:	01020034 	movhi	r4,2048
   14798:	210a0c04 	addi	r4,r4,10288
   1479c:	00146a40 	call	146a4 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   147a0:	01020034 	movhi	r4,2048
   147a4:	210a3d04 	addi	r4,r4,10484
   147a8:	0018b680 	call	18b68 <alt_up_ps2_init>
   147ac:	01020034 	movhi	r4,2048
   147b0:	210a3d04 	addi	r4,r4,10484
   147b4:	00146a40 	call	146a4 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   147b8:	00820034 	movhi	r2,2048
   147bc:	108a4b04 	addi	r2,r2,10540
   147c0:	10800a17 	ldw	r2,40(r2)
   147c4:	10800104 	addi	r2,r2,4
   147c8:	10800017 	ldw	r2,0(r2)
   147cc:	10ffffcc 	andi	r3,r2,65535
   147d0:	00820034 	movhi	r2,2048
   147d4:	108a4b04 	addi	r2,r2,10540
   147d8:	10c00c15 	stw	r3,48(r2)
   147dc:	00820034 	movhi	r2,2048
   147e0:	108a4b04 	addi	r2,r2,10540
   147e4:	10800a17 	ldw	r2,40(r2)
   147e8:	10800104 	addi	r2,r2,4
   147ec:	10800017 	ldw	r2,0(r2)
   147f0:	1006d43a 	srli	r3,r2,16
   147f4:	00820034 	movhi	r2,2048
   147f8:	108a4b04 	addi	r2,r2,10540
   147fc:	10c00d15 	stw	r3,52(r2)
   14800:	00820034 	movhi	r2,2048
   14804:	108a4b04 	addi	r2,r2,10540
   14808:	10800c17 	ldw	r2,48(r2)
   1480c:	10801068 	cmpgeui	r2,r2,65
   14810:	1000081e 	bne	r2,zero,14834 <alt_sys_init+0x124>
   14814:	00820034 	movhi	r2,2048
   14818:	108a4b04 	addi	r2,r2,10540
   1481c:	00c00fc4 	movi	r3,63
   14820:	10c00f15 	stw	r3,60(r2)
   14824:	00820034 	movhi	r2,2048
   14828:	108a4b04 	addi	r2,r2,10540
   1482c:	00c00184 	movi	r3,6
   14830:	10c01015 	stw	r3,64(r2)
   14834:	00820034 	movhi	r2,2048
   14838:	108a4b04 	addi	r2,r2,10540
   1483c:	10800d17 	ldw	r2,52(r2)
   14840:	10800868 	cmpgeui	r2,r2,33
   14844:	1000041e 	bne	r2,zero,14858 <alt_sys_init+0x148>
   14848:	00820034 	movhi	r2,2048
   1484c:	108a4b04 	addi	r2,r2,10540
   14850:	00c007c4 	movi	r3,31
   14854:	10c01115 	stw	r3,68(r2)
   14858:	01020034 	movhi	r4,2048
   1485c:	210a4b04 	addi	r4,r4,10540
   14860:	00190f00 	call	190f0 <alt_up_char_buffer_init>
   14864:	01020034 	movhi	r4,2048
   14868:	210a4b04 	addi	r4,r4,10540
   1486c:	00146a40 	call	146a4 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   14870:	00820034 	movhi	r2,2048
   14874:	108a5d04 	addi	r2,r2,10612
   14878:	10800a17 	ldw	r2,40(r2)
   1487c:	10800017 	ldw	r2,0(r2)
   14880:	1007883a 	mov	r3,r2
   14884:	00820034 	movhi	r2,2048
   14888:	108a5d04 	addi	r2,r2,10612
   1488c:	10c00b15 	stw	r3,44(r2)
   14890:	00820034 	movhi	r2,2048
   14894:	108a5d04 	addi	r2,r2,10612
   14898:	10800a17 	ldw	r2,40(r2)
   1489c:	10800104 	addi	r2,r2,4
   148a0:	10800017 	ldw	r2,0(r2)
   148a4:	1007883a 	mov	r3,r2
   148a8:	00820034 	movhi	r2,2048
   148ac:	108a5d04 	addi	r2,r2,10612
   148b0:	10c00c15 	stw	r3,48(r2)
   148b4:	00820034 	movhi	r2,2048
   148b8:	108a5d04 	addi	r2,r2,10612
   148bc:	10800a17 	ldw	r2,40(r2)
   148c0:	10800204 	addi	r2,r2,8
   148c4:	10800017 	ldw	r2,0(r2)
   148c8:	10ffffcc 	andi	r3,r2,65535
   148cc:	00820034 	movhi	r2,2048
   148d0:	108a5d04 	addi	r2,r2,10612
   148d4:	10c00f15 	stw	r3,60(r2)
   148d8:	00820034 	movhi	r2,2048
   148dc:	108a5d04 	addi	r2,r2,10612
   148e0:	10800a17 	ldw	r2,40(r2)
   148e4:	10800204 	addi	r2,r2,8
   148e8:	10800017 	ldw	r2,0(r2)
   148ec:	1006d43a 	srli	r3,r2,16
   148f0:	00820034 	movhi	r2,2048
   148f4:	108a5d04 	addi	r2,r2,10612
   148f8:	10c01015 	stw	r3,64(r2)
   148fc:	00820034 	movhi	r2,2048
   14900:	108a5d04 	addi	r2,r2,10612
   14904:	10800a17 	ldw	r2,40(r2)
   14908:	10800304 	addi	r2,r2,12
   1490c:	10800017 	ldw	r2,0(r2)
   14910:	1005d07a 	srai	r2,r2,1
   14914:	10c0004c 	andi	r3,r2,1
   14918:	00820034 	movhi	r2,2048
   1491c:	108a5d04 	addi	r2,r2,10612
   14920:	10c00d15 	stw	r3,52(r2)
   14924:	00820034 	movhi	r2,2048
   14928:	108a5d04 	addi	r2,r2,10612
   1492c:	10800a17 	ldw	r2,40(r2)
   14930:	10800304 	addi	r2,r2,12
   14934:	10800017 	ldw	r2,0(r2)
   14938:	1005d13a 	srai	r2,r2,4
   1493c:	10c003cc 	andi	r3,r2,15
   14940:	00820034 	movhi	r2,2048
   14944:	108a5d04 	addi	r2,r2,10612
   14948:	10c00e15 	stw	r3,56(r2)
   1494c:	00820034 	movhi	r2,2048
   14950:	108a5d04 	addi	r2,r2,10612
   14954:	10800a17 	ldw	r2,40(r2)
   14958:	10800304 	addi	r2,r2,12
   1495c:	10800017 	ldw	r2,0(r2)
   14960:	1005d43a 	srai	r2,r2,16
   14964:	e0bfff05 	stb	r2,-4(fp)
   14968:	00820034 	movhi	r2,2048
   1496c:	108a5d04 	addi	r2,r2,10612
   14970:	10800a17 	ldw	r2,40(r2)
   14974:	10800304 	addi	r2,r2,12
   14978:	10800017 	ldw	r2,0(r2)
   1497c:	1004d63a 	srli	r2,r2,24
   14980:	e0bfff45 	stb	r2,-3(fp)
   14984:	00820034 	movhi	r2,2048
   14988:	108a5d04 	addi	r2,r2,10612
   1498c:	10800e17 	ldw	r2,56(r2)
   14990:	10800058 	cmpnei	r2,r2,1
   14994:	1000041e 	bne	r2,zero,149a8 <alt_sys_init+0x298>
   14998:	00820034 	movhi	r2,2048
   1499c:	108a5d04 	addi	r2,r2,10612
   149a0:	10001115 	stw	zero,68(r2)
   149a4:	00000e06 	br	149e0 <alt_sys_init+0x2d0>
   149a8:	00820034 	movhi	r2,2048
   149ac:	108a5d04 	addi	r2,r2,10612
   149b0:	10800e17 	ldw	r2,56(r2)
   149b4:	10800098 	cmpnei	r2,r2,2
   149b8:	1000051e 	bne	r2,zero,149d0 <alt_sys_init+0x2c0>
   149bc:	00820034 	movhi	r2,2048
   149c0:	108a5d04 	addi	r2,r2,10612
   149c4:	00c00044 	movi	r3,1
   149c8:	10c01115 	stw	r3,68(r2)
   149cc:	00000406 	br	149e0 <alt_sys_init+0x2d0>
   149d0:	00820034 	movhi	r2,2048
   149d4:	108a5d04 	addi	r2,r2,10612
   149d8:	00c00084 	movi	r3,2
   149dc:	10c01115 	stw	r3,68(r2)
   149e0:	e0bfff03 	ldbu	r2,-4(fp)
   149e4:	00c00804 	movi	r3,32
   149e8:	1885c83a 	sub	r2,r3,r2
   149ec:	00ffffc4 	movi	r3,-1
   149f0:	1886d83a 	srl	r3,r3,r2
   149f4:	00820034 	movhi	r2,2048
   149f8:	108a5d04 	addi	r2,r2,10612
   149fc:	10c01215 	stw	r3,72(r2)
   14a00:	e0ffff03 	ldbu	r3,-4(fp)
   14a04:	00820034 	movhi	r2,2048
   14a08:	108a5d04 	addi	r2,r2,10612
   14a0c:	10801117 	ldw	r2,68(r2)
   14a10:	1887883a 	add	r3,r3,r2
   14a14:	00820034 	movhi	r2,2048
   14a18:	108a5d04 	addi	r2,r2,10612
   14a1c:	10c01315 	stw	r3,76(r2)
   14a20:	e0bfff43 	ldbu	r2,-3(fp)
   14a24:	00c00804 	movi	r3,32
   14a28:	1885c83a 	sub	r2,r3,r2
   14a2c:	00ffffc4 	movi	r3,-1
   14a30:	1886d83a 	srl	r3,r3,r2
   14a34:	00820034 	movhi	r2,2048
   14a38:	108a5d04 	addi	r2,r2,10612
   14a3c:	10c01415 	stw	r3,80(r2)
   14a40:	01020034 	movhi	r4,2048
   14a44:	210a5d04 	addi	r4,r4,10612
   14a48:	00146a40 	call	146a4 <alt_dev_reg>
}
   14a4c:	0001883a 	nop
   14a50:	e037883a 	mov	sp,fp
   14a54:	dfc00117 	ldw	ra,4(sp)
   14a58:	df000017 	ldw	fp,0(sp)
   14a5c:	dec00204 	addi	sp,sp,8
   14a60:	f800283a 	ret

00014a64 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   14a64:	defffd04 	addi	sp,sp,-12
   14a68:	dfc00215 	stw	ra,8(sp)
   14a6c:	df000115 	stw	fp,4(sp)
   14a70:	df000104 	addi	fp,sp,4
   14a74:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   14a78:	d1601884 	addi	r5,gp,-32670
   14a7c:	e13fff17 	ldw	r4,-4(fp)
   14a80:	001aa400 	call	1aa40 <alt_dev_llist_insert>
}
   14a84:	e037883a 	mov	sp,fp
   14a88:	dfc00117 	ldw	ra,4(sp)
   14a8c:	df000017 	ldw	fp,0(sp)
   14a90:	dec00204 	addi	sp,sp,8
   14a94:	f800283a 	ret

00014a98 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   14a98:	defffc04 	addi	sp,sp,-16
   14a9c:	dfc00315 	stw	ra,12(sp)
   14aa0:	df000215 	stw	fp,8(sp)
   14aa4:	df000204 	addi	fp,sp,8
   14aa8:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   14aac:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   14ab0:	e13fff17 	ldw	r4,-4(fp)
   14ab4:	0015efc0 	call	15efc <alt_read_cfi_width>
   14ab8:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14abc:	e0bffe17 	ldw	r2,-8(fp)
   14ac0:	1000031e 	bne	r2,zero,14ad0 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   14ac4:	e13fff17 	ldw	r4,-4(fp)
   14ac8:	00156540 	call	15654 <alt_set_flash_width_func>
   14acc:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14ad0:	e0bffe17 	ldw	r2,-8(fp)
   14ad4:	1000031e 	bne	r2,zero,14ae4 <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   14ad8:	e13fff17 	ldw	r4,-4(fp)
   14adc:	00159340 	call	15934 <alt_read_cfi_table>
   14ae0:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   14ae4:	e0bffe17 	ldw	r2,-8(fp)
   14ae8:	1000031e 	bne	r2,zero,14af8 <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   14aec:	e13fff17 	ldw	r4,-4(fp)
   14af0:	00158180 	call	15818 <alt_set_flash_algorithm_func>
   14af4:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   14af8:	e0bffe17 	ldw	r2,-8(fp)
   14afc:	1000041e 	bne	r2,zero,14b10 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   14b00:	e0bfff17 	ldw	r2,-4(fp)
   14b04:	1009883a 	mov	r4,r2
   14b08:	0014a640 	call	14a64 <alt_flash_device_register>
   14b0c:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   14b10:	e0bffe17 	ldw	r2,-8(fp)
}
   14b14:	e037883a 	mov	sp,fp
   14b18:	dfc00117 	ldw	ra,4(sp)
   14b1c:	df000017 	ldw	fp,0(sp)
   14b20:	dec00204 	addi	sp,sp,8
   14b24:	f800283a 	ret

00014b28 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   14b28:	defff104 	addi	sp,sp,-60
   14b2c:	dfc00e15 	stw	ra,56(sp)
   14b30:	df000d15 	stw	fp,52(sp)
   14b34:	df000d04 	addi	fp,sp,52
   14b38:	e13ffc15 	stw	r4,-16(fp)
   14b3c:	e17ffd15 	stw	r5,-12(fp)
   14b40:	e1bffe15 	stw	r6,-8(fp)
   14b44:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   14b48:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   14b4c:	e0bfff17 	ldw	r2,-4(fp)
   14b50:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   14b54:	e0bffd17 	ldw	r2,-12(fp)
   14b58:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14b5c:	e0bffc17 	ldw	r2,-16(fp)
   14b60:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   14b64:	e03ff515 	stw	zero,-44(fp)
   14b68:	00008706 	br	14d88 <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   14b6c:	e0fffa17 	ldw	r3,-24(fp)
   14b70:	e0bff517 	ldw	r2,-44(fp)
   14b74:	1004913a 	slli	r2,r2,4
   14b78:	1885883a 	add	r2,r3,r2
   14b7c:	10800d04 	addi	r2,r2,52
   14b80:	10800017 	ldw	r2,0(r2)
   14b84:	e0fffd17 	ldw	r3,-12(fp)
   14b88:	18807c16 	blt	r3,r2,14d7c <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   14b8c:	e0fffa17 	ldw	r3,-24(fp)
   14b90:	e0bff517 	ldw	r2,-44(fp)
   14b94:	1004913a 	slli	r2,r2,4
   14b98:	1885883a 	add	r2,r3,r2
   14b9c:	10800d04 	addi	r2,r2,52
   14ba0:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   14ba4:	e13ffa17 	ldw	r4,-24(fp)
   14ba8:	e0bff517 	ldw	r2,-44(fp)
   14bac:	1004913a 	slli	r2,r2,4
   14bb0:	2085883a 	add	r2,r4,r2
   14bb4:	10800e04 	addi	r2,r2,56
   14bb8:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   14bbc:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   14bc0:	e0fffd17 	ldw	r3,-12(fp)
   14bc4:	18806d0e 	bge	r3,r2,14d7c <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   14bc8:	e0fffa17 	ldw	r3,-24(fp)
   14bcc:	e0bff517 	ldw	r2,-44(fp)
   14bd0:	1004913a 	slli	r2,r2,4
   14bd4:	1885883a 	add	r2,r3,r2
   14bd8:	10800d04 	addi	r2,r2,52
   14bdc:	10800017 	ldw	r2,0(r2)
   14be0:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   14be4:	e03ff615 	stw	zero,-40(fp)
   14be8:	00005c06 	br	14d5c <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   14bec:	e0fffd17 	ldw	r3,-12(fp)
   14bf0:	e0bff717 	ldw	r2,-36(fp)
   14bf4:	18804d16 	blt	r3,r2,14d2c <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   14bf8:	e0fffa17 	ldw	r3,-24(fp)
   14bfc:	e0bff517 	ldw	r2,-44(fp)
   14c00:	10800104 	addi	r2,r2,4
   14c04:	1004913a 	slli	r2,r2,4
   14c08:	1885883a 	add	r2,r3,r2
   14c0c:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   14c10:	e0bff717 	ldw	r2,-36(fp)
   14c14:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   14c18:	e0fffd17 	ldw	r3,-12(fp)
   14c1c:	1880430e 	bge	r3,r2,14d2c <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   14c20:	e0fffa17 	ldw	r3,-24(fp)
   14c24:	e0bff517 	ldw	r2,-44(fp)
   14c28:	10800104 	addi	r2,r2,4
   14c2c:	1004913a 	slli	r2,r2,4
   14c30:	1885883a 	add	r2,r3,r2
   14c34:	10c00017 	ldw	r3,0(r2)
   14c38:	e0bff717 	ldw	r2,-36(fp)
   14c3c:	1887883a 	add	r3,r3,r2
   14c40:	e0bffd17 	ldw	r2,-12(fp)
   14c44:	1885c83a 	sub	r2,r3,r2
   14c48:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   14c4c:	e0fffb17 	ldw	r3,-20(fp)
   14c50:	e0bfff17 	ldw	r2,-4(fp)
   14c54:	1880010e 	bge	r3,r2,14c5c <alt_flash_cfi_write+0x134>
   14c58:	1805883a 	mov	r2,r3
   14c5c:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   14c60:	e0bffa17 	ldw	r2,-24(fp)
   14c64:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   14c68:	e0bffd17 	ldw	r2,-12(fp)
   14c6c:	1885883a 	add	r2,r3,r2
   14c70:	e0fffb17 	ldw	r3,-20(fp)
   14c74:	180d883a 	mov	r6,r3
   14c78:	100b883a 	mov	r5,r2
   14c7c:	e13ffe17 	ldw	r4,-8(fp)
   14c80:	0009aa80 	call	9aa8 <memcmp>
   14c84:	10001326 	beq	r2,zero,14cd4 <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   14c88:	e0bffa17 	ldw	r2,-24(fp)
   14c8c:	10800817 	ldw	r2,32(r2)
   14c90:	e0fffa17 	ldw	r3,-24(fp)
   14c94:	e17ff717 	ldw	r5,-36(fp)
   14c98:	1809883a 	mov	r4,r3
   14c9c:	103ee83a 	callr	r2
   14ca0:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   14ca4:	e0bff417 	ldw	r2,-48(fp)
   14ca8:	10000a1e 	bne	r2,zero,14cd4 <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   14cac:	e0bffa17 	ldw	r2,-24(fp)
   14cb0:	10800917 	ldw	r2,36(r2)
   14cb4:	e13ffa17 	ldw	r4,-24(fp)
   14cb8:	e0fffb17 	ldw	r3,-20(fp)
   14cbc:	d8c00015 	stw	r3,0(sp)
   14cc0:	e1fffe17 	ldw	r7,-8(fp)
   14cc4:	e1bffd17 	ldw	r6,-12(fp)
   14cc8:	e17ff717 	ldw	r5,-36(fp)
   14ccc:	103ee83a 	callr	r2
   14cd0:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   14cd4:	e0ffff17 	ldw	r3,-4(fp)
   14cd8:	e0bffb17 	ldw	r2,-20(fp)
   14cdc:	18802e26 	beq	r3,r2,14d98 <alt_flash_cfi_write+0x270>
   14ce0:	e0bff417 	ldw	r2,-48(fp)
   14ce4:	10002c1e 	bne	r2,zero,14d98 <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   14ce8:	e0ffff17 	ldw	r3,-4(fp)
   14cec:	e0bffb17 	ldw	r2,-20(fp)
   14cf0:	1885c83a 	sub	r2,r3,r2
   14cf4:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   14cf8:	e0fffa17 	ldw	r3,-24(fp)
   14cfc:	e0bff517 	ldw	r2,-44(fp)
   14d00:	10800104 	addi	r2,r2,4
   14d04:	1004913a 	slli	r2,r2,4
   14d08:	1885883a 	add	r2,r3,r2
   14d0c:	10c00017 	ldw	r3,0(r2)
   14d10:	e0bff717 	ldw	r2,-36(fp)
   14d14:	1885883a 	add	r2,r3,r2
   14d18:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   14d1c:	e0bffb17 	ldw	r2,-20(fp)
   14d20:	e0fffe17 	ldw	r3,-8(fp)
   14d24:	1885883a 	add	r2,r3,r2
   14d28:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   14d2c:	e0fffa17 	ldw	r3,-24(fp)
   14d30:	e0bff517 	ldw	r2,-44(fp)
   14d34:	10800104 	addi	r2,r2,4
   14d38:	1004913a 	slli	r2,r2,4
   14d3c:	1885883a 	add	r2,r3,r2
   14d40:	10800017 	ldw	r2,0(r2)
   14d44:	e0fff717 	ldw	r3,-36(fp)
   14d48:	1885883a 	add	r2,r3,r2
   14d4c:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   14d50:	e0bff617 	ldw	r2,-40(fp)
   14d54:	10800044 	addi	r2,r2,1
   14d58:	e0bff615 	stw	r2,-40(fp)
   14d5c:	e0fffa17 	ldw	r3,-24(fp)
   14d60:	e0bff517 	ldw	r2,-44(fp)
   14d64:	1004913a 	slli	r2,r2,4
   14d68:	1885883a 	add	r2,r3,r2
   14d6c:	10800f04 	addi	r2,r2,60
   14d70:	10800017 	ldw	r2,0(r2)
   14d74:	e0fff617 	ldw	r3,-40(fp)
   14d78:	18bf9c16 	blt	r3,r2,14bec <__alt_data_end+0xf0014bec>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   14d7c:	e0bff517 	ldw	r2,-44(fp)
   14d80:	10800044 	addi	r2,r2,1
   14d84:	e0bff515 	stw	r2,-44(fp)
   14d88:	e0bffa17 	ldw	r2,-24(fp)
   14d8c:	10800c17 	ldw	r2,48(r2)
   14d90:	e0fff517 	ldw	r3,-44(fp)
   14d94:	18bf7516 	blt	r3,r2,14b6c <__alt_data_end+0xf0014b6c>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   14d98:	e0bffa17 	ldw	r2,-24(fp)
   14d9c:	10c00a17 	ldw	r3,40(r2)
   14da0:	e0bff917 	ldw	r2,-28(fp)
   14da4:	1885883a 	add	r2,r3,r2
   14da8:	e0fff817 	ldw	r3,-32(fp)
   14dac:	180b883a 	mov	r5,r3
   14db0:	1009883a 	mov	r4,r2
   14db4:	001a98c0 	call	1a98c <alt_dcache_flush>
  return ret_code;
   14db8:	e0bff417 	ldw	r2,-48(fp)
}
   14dbc:	e037883a 	mov	sp,fp
   14dc0:	dfc00117 	ldw	ra,4(sp)
   14dc4:	df000017 	ldw	fp,0(sp)
   14dc8:	dec00204 	addi	sp,sp,8
   14dcc:	f800283a 	ret

00014dd0 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   14dd0:	defffa04 	addi	sp,sp,-24
   14dd4:	df000515 	stw	fp,20(sp)
   14dd8:	df000504 	addi	fp,sp,20
   14ddc:	e13ffd15 	stw	r4,-12(fp)
   14de0:	e17ffe15 	stw	r5,-8(fp)
   14de4:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   14de8:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   14dec:	e0bffd17 	ldw	r2,-12(fp)
   14df0:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   14df4:	e0bffc17 	ldw	r2,-16(fp)
   14df8:	10c00c17 	ldw	r3,48(r2)
   14dfc:	e0bfff17 	ldw	r2,-4(fp)
   14e00:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   14e04:	e0bffc17 	ldw	r2,-16(fp)
   14e08:	10800c17 	ldw	r2,48(r2)
   14e0c:	1000031e 	bne	r2,zero,14e1c <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   14e10:	00bffec4 	movi	r2,-5
   14e14:	e0bffb15 	stw	r2,-20(fp)
   14e18:	00000b06 	br	14e48 <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   14e1c:	e0bffc17 	ldw	r2,-16(fp)
   14e20:	10800c17 	ldw	r2,48(r2)
   14e24:	10800250 	cmplti	r2,r2,9
   14e28:	1000031e 	bne	r2,zero,14e38 <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   14e2c:	00bffd04 	movi	r2,-12
   14e30:	e0bffb15 	stw	r2,-20(fp)
   14e34:	00000406 	br	14e48 <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   14e38:	e0bffc17 	ldw	r2,-16(fp)
   14e3c:	10c00d04 	addi	r3,r2,52
   14e40:	e0bffe17 	ldw	r2,-8(fp)
   14e44:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   14e48:	e0bffb17 	ldw	r2,-20(fp)
}
   14e4c:	e037883a 	mov	sp,fp
   14e50:	df000017 	ldw	fp,0(sp)
   14e54:	dec00104 	addi	sp,sp,4
   14e58:	f800283a 	ret

00014e5c <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   14e5c:	defff904 	addi	sp,sp,-28
   14e60:	dfc00615 	stw	ra,24(sp)
   14e64:	df000515 	stw	fp,20(sp)
   14e68:	df000504 	addi	fp,sp,20
   14e6c:	e13ffc15 	stw	r4,-16(fp)
   14e70:	e17ffd15 	stw	r5,-12(fp)
   14e74:	e1bffe15 	stw	r6,-8(fp)
   14e78:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14e7c:	e0bffc17 	ldw	r2,-16(fp)
   14e80:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   14e84:	e0bffb17 	ldw	r2,-20(fp)
   14e88:	10c00a17 	ldw	r3,40(r2)
   14e8c:	e0bffd17 	ldw	r2,-12(fp)
   14e90:	1885883a 	add	r2,r3,r2
   14e94:	e0ffff17 	ldw	r3,-4(fp)
   14e98:	180d883a 	mov	r6,r3
   14e9c:	100b883a 	mov	r5,r2
   14ea0:	e13ffe17 	ldw	r4,-8(fp)
   14ea4:	0009b240 	call	9b24 <memcpy>
  return 0;
   14ea8:	0005883a 	mov	r2,zero
}
   14eac:	e037883a 	mov	sp,fp
   14eb0:	dfc00117 	ldw	ra,4(sp)
   14eb4:	df000017 	ldw	fp,0(sp)
   14eb8:	dec00204 	addi	sp,sp,8
   14ebc:	f800283a 	ret

00014ec0 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   14ec0:	defffa04 	addi	sp,sp,-24
   14ec4:	df000515 	stw	fp,20(sp)
   14ec8:	df000504 	addi	fp,sp,20
   14ecc:	e13ffd15 	stw	r4,-12(fp)
   14ed0:	e17ffe15 	stw	r5,-8(fp)
   14ed4:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   14ed8:	e0bffd17 	ldw	r2,-12(fp)
   14edc:	10802f17 	ldw	r2,188(r2)
   14ee0:	10800058 	cmpnei	r2,r2,1
   14ee4:	1000091e 	bne	r2,zero,14f0c <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   14ee8:	e0bffd17 	ldw	r2,-12(fp)
   14eec:	10c00a17 	ldw	r3,40(r2)
   14ef0:	e0bffe17 	ldw	r2,-8(fp)
   14ef4:	1885883a 	add	r2,r3,r2
   14ef8:	e0ffff17 	ldw	r3,-4(fp)
   14efc:	18c00003 	ldbu	r3,0(r3)
   14f00:	18c03fcc 	andi	r3,r3,255
   14f04:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   14f08:	00003f06 	br	15008 <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   14f0c:	e0bffd17 	ldw	r2,-12(fp)
   14f10:	10802f17 	ldw	r2,188(r2)
   14f14:	10800098 	cmpnei	r2,r2,2
   14f18:	1000141e 	bne	r2,zero,14f6c <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   14f1c:	e0bfff17 	ldw	r2,-4(fp)
   14f20:	10800003 	ldbu	r2,0(r2)
   14f24:	10803fcc 	andi	r2,r2,255
   14f28:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   14f2c:	e0bfff17 	ldw	r2,-4(fp)
   14f30:	10800044 	addi	r2,r2,1
   14f34:	10800003 	ldbu	r2,0(r2)
   14f38:	10803fcc 	andi	r2,r2,255
   14f3c:	1004923a 	slli	r2,r2,8
   14f40:	1007883a 	mov	r3,r2
   14f44:	e0bffb0b 	ldhu	r2,-20(fp)
   14f48:	1884b03a 	or	r2,r3,r2
   14f4c:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   14f50:	e0bffd17 	ldw	r2,-12(fp)
   14f54:	10c00a17 	ldw	r3,40(r2)
   14f58:	e0bffe17 	ldw	r2,-8(fp)
   14f5c:	1885883a 	add	r2,r3,r2
   14f60:	e0fffb0b 	ldhu	r3,-20(fp)
   14f64:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   14f68:	00002706 	br	15008 <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   14f6c:	e0bffd17 	ldw	r2,-12(fp)
   14f70:	10802f17 	ldw	r2,188(r2)
   14f74:	10800118 	cmpnei	r2,r2,4
   14f78:	1000231e 	bne	r2,zero,15008 <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   14f7c:	e0bfff17 	ldw	r2,-4(fp)
   14f80:	10800003 	ldbu	r2,0(r2)
   14f84:	10803fcc 	andi	r2,r2,255
   14f88:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   14f8c:	e0bfff17 	ldw	r2,-4(fp)
   14f90:	10800044 	addi	r2,r2,1
   14f94:	10800003 	ldbu	r2,0(r2)
   14f98:	10803fcc 	andi	r2,r2,255
   14f9c:	1004923a 	slli	r2,r2,8
   14fa0:	e0fffc17 	ldw	r3,-16(fp)
   14fa4:	1884b03a 	or	r2,r3,r2
   14fa8:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   14fac:	e0bfff17 	ldw	r2,-4(fp)
   14fb0:	10800084 	addi	r2,r2,2
   14fb4:	10800003 	ldbu	r2,0(r2)
   14fb8:	10803fcc 	andi	r2,r2,255
   14fbc:	1004943a 	slli	r2,r2,16
   14fc0:	e0fffc17 	ldw	r3,-16(fp)
   14fc4:	1884b03a 	or	r2,r3,r2
   14fc8:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   14fcc:	e0bfff17 	ldw	r2,-4(fp)
   14fd0:	108000c4 	addi	r2,r2,3
   14fd4:	10800003 	ldbu	r2,0(r2)
   14fd8:	10803fcc 	andi	r2,r2,255
   14fdc:	1004963a 	slli	r2,r2,24
   14fe0:	e0fffc17 	ldw	r3,-16(fp)
   14fe4:	1884b03a 	or	r2,r3,r2
   14fe8:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   14fec:	e0bffd17 	ldw	r2,-12(fp)
   14ff0:	10c00a17 	ldw	r3,40(r2)
   14ff4:	e0bffe17 	ldw	r2,-8(fp)
   14ff8:	1885883a 	add	r2,r3,r2
   14ffc:	e0fffc17 	ldw	r3,-16(fp)
   15000:	10c00035 	stwio	r3,0(r2)
  }

  return;
   15004:	0001883a 	nop
   15008:	0001883a 	nop
}
   1500c:	e037883a 	mov	sp,fp
   15010:	df000017 	ldw	fp,0(sp)
   15014:	dec00104 	addi	sp,sp,4
   15018:	f800283a 	ret

0001501c <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   1501c:	defff304 	addi	sp,sp,-52
   15020:	dfc00c15 	stw	ra,48(sp)
   15024:	df000b15 	stw	fp,44(sp)
   15028:	df000b04 	addi	fp,sp,44
   1502c:	e13ffc15 	stw	r4,-16(fp)
   15030:	e17ffd15 	stw	r5,-12(fp)
   15034:	e1bffe15 	stw	r6,-8(fp)
   15038:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   1503c:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   15040:	e0bffc17 	ldw	r2,-16(fp)
   15044:	10c00a17 	ldw	r3,40(r2)
   15048:	e0bffd17 	ldw	r2,-12(fp)
   1504c:	1885883a 	add	r2,r3,r2
   15050:	1007883a 	mov	r3,r2
                      flash->mode_width);
   15054:	e0bffc17 	ldw	r2,-16(fp)
   15058:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   1505c:	1889283a 	div	r4,r3,r2
   15060:	2085383a 	mul	r2,r4,r2
   15064:	1885c83a 	sub	r2,r3,r2
   15068:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   1506c:	e0bff817 	ldw	r2,-32(fp)
   15070:	10003b26 	beq	r2,zero,15160 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   15074:	e0bffc17 	ldw	r2,-16(fp)
   15078:	10c02f17 	ldw	r3,188(r2)
   1507c:	e0bff817 	ldw	r2,-32(fp)
   15080:	1885c83a 	sub	r2,r3,r2
   15084:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   15088:	e03ff615 	stw	zero,-40(fp)
   1508c:	00001206 	br	150d8 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   15090:	e0bffc17 	ldw	r2,-16(fp)
   15094:	10800a17 	ldw	r2,40(r2)
   15098:	e13ffd17 	ldw	r4,-12(fp)
   1509c:	e0fff817 	ldw	r3,-32(fp)
   150a0:	20c9c83a 	sub	r4,r4,r3
   150a4:	e0fff617 	ldw	r3,-40(fp)
   150a8:	20c7883a 	add	r3,r4,r3
   150ac:	10c5883a 	add	r2,r2,r3
   150b0:	10800023 	ldbuio	r2,0(r2)
   150b4:	10803fcc 	andi	r2,r2,255
   150b8:	1009883a 	mov	r4,r2
   150bc:	e0fffb04 	addi	r3,fp,-20
   150c0:	e0bff617 	ldw	r2,-40(fp)
   150c4:	1885883a 	add	r2,r3,r2
   150c8:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   150cc:	e0bff617 	ldw	r2,-40(fp)
   150d0:	10800044 	addi	r2,r2,1
   150d4:	e0bff615 	stw	r2,-40(fp)
   150d8:	e0fff617 	ldw	r3,-40(fp)
   150dc:	e0bff817 	ldw	r2,-32(fp)
   150e0:	18bfeb16 	blt	r3,r2,15090 <__alt_data_end+0xf0015090>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   150e4:	e03ff615 	stw	zero,-40(fp)
   150e8:	00000d06 	br	15120 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   150ec:	e0fff817 	ldw	r3,-32(fp)
   150f0:	e0bff617 	ldw	r2,-40(fp)
   150f4:	1885883a 	add	r2,r3,r2
   150f8:	e0fff617 	ldw	r3,-40(fp)
   150fc:	e13ffe17 	ldw	r4,-8(fp)
   15100:	20c7883a 	add	r3,r4,r3
   15104:	18c00003 	ldbu	r3,0(r3)
   15108:	e13ffb04 	addi	r4,fp,-20
   1510c:	2085883a 	add	r2,r4,r2
   15110:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   15114:	e0bff617 	ldw	r2,-40(fp)
   15118:	10800044 	addi	r2,r2,1
   1511c:	e0bff615 	stw	r2,-40(fp)
   15120:	e0fff617 	ldw	r3,-40(fp)
   15124:	e0bff917 	ldw	r2,-28(fp)
   15128:	18bff016 	blt	r3,r2,150ec <__alt_data_end+0xf00150ec>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   1512c:	e0fffd17 	ldw	r3,-12(fp)
   15130:	e0bff817 	ldw	r2,-32(fp)
   15134:	1887c83a 	sub	r3,r3,r2
   15138:	e13ffb04 	addi	r4,fp,-20
   1513c:	e0800217 	ldw	r2,8(fp)
   15140:	200d883a 	mov	r6,r4
   15144:	180b883a 	mov	r5,r3
   15148:	e13ffc17 	ldw	r4,-16(fp)
   1514c:	103ee83a 	callr	r2
   15150:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   15154:	e0bff917 	ldw	r2,-28(fp)
   15158:	e0bff615 	stw	r2,-40(fp)
   1515c:	00000106 	br	15164 <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   15160:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   15164:	e0fffd17 	ldw	r3,-12(fp)
   15168:	e0bfff17 	ldw	r2,-4(fp)
   1516c:	1885883a 	add	r2,r3,r2
   15170:	e0fffc17 	ldw	r3,-16(fp)
   15174:	18c02f17 	ldw	r3,188(r3)
   15178:	10c9283a 	div	r4,r2,r3
   1517c:	20c7383a 	mul	r3,r4,r3
   15180:	10c5c83a 	sub	r2,r2,r3
   15184:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   15188:	00001106 	br	151d0 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   1518c:	e0fffd17 	ldw	r3,-12(fp)
   15190:	e0bff617 	ldw	r2,-40(fp)
   15194:	1889883a 	add	r4,r3,r2
   15198:	e0bff617 	ldw	r2,-40(fp)
   1519c:	e0fffe17 	ldw	r3,-8(fp)
   151a0:	1887883a 	add	r3,r3,r2
   151a4:	e0800217 	ldw	r2,8(fp)
   151a8:	180d883a 	mov	r6,r3
   151ac:	200b883a 	mov	r5,r4
   151b0:	e13ffc17 	ldw	r4,-16(fp)
   151b4:	103ee83a 	callr	r2
   151b8:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   151bc:	e0bffc17 	ldw	r2,-16(fp)
   151c0:	10802f17 	ldw	r2,188(r2)
   151c4:	e0fff617 	ldw	r3,-40(fp)
   151c8:	1885883a 	add	r2,r3,r2
   151cc:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   151d0:	e0bff517 	ldw	r2,-44(fp)
   151d4:	1000051e 	bne	r2,zero,151ec <alt_flash_program_block+0x1d0>
   151d8:	e0ffff17 	ldw	r3,-4(fp)
   151dc:	e0bffa17 	ldw	r2,-24(fp)
   151e0:	1885c83a 	sub	r2,r3,r2
   151e4:	e0fff617 	ldw	r3,-40(fp)
   151e8:	18bfe816 	blt	r3,r2,1518c <__alt_data_end+0xf001518c>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   151ec:	e0bffa17 	ldw	r2,-24(fp)
   151f0:	10003c26 	beq	r2,zero,152e4 <alt_flash_program_block+0x2c8>
   151f4:	e0bff517 	ldw	r2,-44(fp)
   151f8:	10003a1e 	bne	r2,zero,152e4 <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   151fc:	e0bffc17 	ldw	r2,-16(fp)
   15200:	10c02f17 	ldw	r3,188(r2)
   15204:	e0bffa17 	ldw	r2,-24(fp)
   15208:	1885c83a 	sub	r2,r3,r2
   1520c:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   15210:	e03ff715 	stw	zero,-36(fp)
   15214:	00000d06 	br	1524c <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   15218:	e0fff617 	ldw	r3,-40(fp)
   1521c:	e0bff717 	ldw	r2,-36(fp)
   15220:	1885883a 	add	r2,r3,r2
   15224:	e0fffe17 	ldw	r3,-8(fp)
   15228:	1885883a 	add	r2,r3,r2
   1522c:	10c00003 	ldbu	r3,0(r2)
   15230:	e13ffb04 	addi	r4,fp,-20
   15234:	e0bff717 	ldw	r2,-36(fp)
   15238:	2085883a 	add	r2,r4,r2
   1523c:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   15240:	e0bff717 	ldw	r2,-36(fp)
   15244:	10800044 	addi	r2,r2,1
   15248:	e0bff715 	stw	r2,-36(fp)
   1524c:	e0fff717 	ldw	r3,-36(fp)
   15250:	e0bffa17 	ldw	r2,-24(fp)
   15254:	18bff016 	blt	r3,r2,15218 <__alt_data_end+0xf0015218>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   15258:	e03ff715 	stw	zero,-36(fp)
   1525c:	00001406 	br	152b0 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   15260:	e0fffa17 	ldw	r3,-24(fp)
   15264:	e0bff717 	ldw	r2,-36(fp)
   15268:	1885883a 	add	r2,r3,r2
   1526c:	e0fffc17 	ldw	r3,-16(fp)
   15270:	18c00a17 	ldw	r3,40(r3)
   15274:	e17ffd17 	ldw	r5,-12(fp)
   15278:	e13fff17 	ldw	r4,-4(fp)
   1527c:	290b883a 	add	r5,r5,r4
   15280:	e13ff717 	ldw	r4,-36(fp)
   15284:	2909883a 	add	r4,r5,r4
   15288:	1907883a 	add	r3,r3,r4
   1528c:	18c00023 	ldbuio	r3,0(r3)
   15290:	18c03fcc 	andi	r3,r3,255
   15294:	1809883a 	mov	r4,r3
   15298:	e0fffb04 	addi	r3,fp,-20
   1529c:	1885883a 	add	r2,r3,r2
   152a0:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   152a4:	e0bff717 	ldw	r2,-36(fp)
   152a8:	10800044 	addi	r2,r2,1
   152ac:	e0bff715 	stw	r2,-36(fp)
   152b0:	e0fff717 	ldw	r3,-36(fp)
   152b4:	e0bff817 	ldw	r2,-32(fp)
   152b8:	18bfe916 	blt	r3,r2,15260 <__alt_data_end+0xf0015260>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   152bc:	e0fffd17 	ldw	r3,-12(fp)
   152c0:	e0bff617 	ldw	r2,-40(fp)
   152c4:	1887883a 	add	r3,r3,r2
   152c8:	e13ffb04 	addi	r4,fp,-20
   152cc:	e0800217 	ldw	r2,8(fp)
   152d0:	200d883a 	mov	r6,r4
   152d4:	180b883a 	mov	r5,r3
   152d8:	e13ffc17 	ldw	r4,-16(fp)
   152dc:	103ee83a 	callr	r2
   152e0:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   152e4:	e0bff517 	ldw	r2,-44(fp)
}
   152e8:	e037883a 	mov	sp,fp
   152ec:	dfc00117 	ldw	ra,4(sp)
   152f0:	df000017 	ldw	fp,0(sp)
   152f4:	dec00204 	addi	sp,sp,8
   152f8:	f800283a 	ret

000152fc <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   152fc:	defffd04 	addi	sp,sp,-12
   15300:	df000215 	stw	fp,8(sp)
   15304:	df000204 	addi	fp,sp,8
   15308:	e13ffe15 	stw	r4,-8(fp)
   1530c:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   15310:	e0bffe17 	ldw	r2,-8(fp)
   15314:	10c00a17 	ldw	r3,40(r2)
   15318:	e0bfff17 	ldw	r2,-4(fp)
   1531c:	1885883a 	add	r2,r3,r2
   15320:	10800023 	ldbuio	r2,0(r2)
   15324:	10803fcc 	andi	r2,r2,255
}
   15328:	e037883a 	mov	sp,fp
   1532c:	df000017 	ldw	fp,0(sp)
   15330:	dec00104 	addi	sp,sp,4
   15334:	f800283a 	ret

00015338 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   15338:	defffd04 	addi	sp,sp,-12
   1533c:	df000215 	stw	fp,8(sp)
   15340:	df000204 	addi	fp,sp,8
   15344:	e13ffe15 	stw	r4,-8(fp)
   15348:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   1534c:	e0bffe17 	ldw	r2,-8(fp)
   15350:	10c00a17 	ldw	r3,40(r2)
   15354:	e0bfff17 	ldw	r2,-4(fp)
   15358:	1085883a 	add	r2,r2,r2
   1535c:	1885883a 	add	r2,r3,r2
   15360:	1080002b 	ldhuio	r2,0(r2)
   15364:	10bfffcc 	andi	r2,r2,65535
}
   15368:	e037883a 	mov	sp,fp
   1536c:	df000017 	ldw	fp,0(sp)
   15370:	dec00104 	addi	sp,sp,4
   15374:	f800283a 	ret

00015378 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   15378:	defffd04 	addi	sp,sp,-12
   1537c:	df000215 	stw	fp,8(sp)
   15380:	df000204 	addi	fp,sp,8
   15384:	e13ffe15 	stw	r4,-8(fp)
   15388:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   1538c:	e0bffe17 	ldw	r2,-8(fp)
   15390:	10c00a17 	ldw	r3,40(r2)
   15394:	e0bfff17 	ldw	r2,-4(fp)
   15398:	1085883a 	add	r2,r2,r2
   1539c:	1085883a 	add	r2,r2,r2
   153a0:	1885883a 	add	r2,r3,r2
   153a4:	10800037 	ldwio	r2,0(r2)
}
   153a8:	e037883a 	mov	sp,fp
   153ac:	df000017 	ldw	fp,0(sp)
   153b0:	dec00104 	addi	sp,sp,4
   153b4:	f800283a 	ret

000153b8 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   153b8:	defffc04 	addi	sp,sp,-16
   153bc:	df000315 	stw	fp,12(sp)
   153c0:	df000304 	addi	fp,sp,12
   153c4:	e13ffd15 	stw	r4,-12(fp)
   153c8:	e17ffe15 	stw	r5,-8(fp)
   153cc:	3005883a 	mov	r2,r6
   153d0:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   153d4:	e0bffe17 	ldw	r2,-8(fp)
   153d8:	e0fffd17 	ldw	r3,-12(fp)
   153dc:	1885883a 	add	r2,r3,r2
   153e0:	e0ffff03 	ldbu	r3,-4(fp)
   153e4:	10c00025 	stbio	r3,0(r2)
  return;
   153e8:	0001883a 	nop
}
   153ec:	e037883a 	mov	sp,fp
   153f0:	df000017 	ldw	fp,0(sp)
   153f4:	dec00104 	addi	sp,sp,4
   153f8:	f800283a 	ret

000153fc <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   153fc:	defffc04 	addi	sp,sp,-16
   15400:	df000315 	stw	fp,12(sp)
   15404:	df000304 	addi	fp,sp,12
   15408:	e13ffd15 	stw	r4,-12(fp)
   1540c:	e17ffe15 	stw	r5,-8(fp)
   15410:	3005883a 	mov	r2,r6
   15414:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   15418:	e0bffe17 	ldw	r2,-8(fp)
   1541c:	1080004c 	andi	r2,r2,1
   15420:	10000826 	beq	r2,zero,15444 <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   15424:	e0bffe17 	ldw	r2,-8(fp)
   15428:	1085883a 	add	r2,r2,r2
   1542c:	1007883a 	mov	r3,r2
   15430:	e0bffd17 	ldw	r2,-12(fp)
   15434:	10c5883a 	add	r2,r2,r3
   15438:	e0ffff03 	ldbu	r3,-4(fp)
   1543c:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   15440:	00000806 	br	15464 <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   15444:	e0bffe17 	ldw	r2,-8(fp)
   15448:	1085883a 	add	r2,r2,r2
   1544c:	10800044 	addi	r2,r2,1
   15450:	e0fffd17 	ldw	r3,-12(fp)
   15454:	1885883a 	add	r2,r3,r2
   15458:	e0ffff03 	ldbu	r3,-4(fp)
   1545c:	10c00025 	stbio	r3,0(r2)
  }
  return;
   15460:	0001883a 	nop
}
   15464:	e037883a 	mov	sp,fp
   15468:	df000017 	ldw	fp,0(sp)
   1546c:	dec00104 	addi	sp,sp,4
   15470:	f800283a 	ret

00015474 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15474:	defffc04 	addi	sp,sp,-16
   15478:	df000315 	stw	fp,12(sp)
   1547c:	df000304 	addi	fp,sp,12
   15480:	e13ffd15 	stw	r4,-12(fp)
   15484:	e17ffe15 	stw	r5,-8(fp)
   15488:	3005883a 	mov	r2,r6
   1548c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   15490:	e0bffe17 	ldw	r2,-8(fp)
   15494:	1085883a 	add	r2,r2,r2
   15498:	1085883a 	add	r2,r2,r2
   1549c:	1007883a 	mov	r3,r2
   154a0:	e0bffd17 	ldw	r2,-12(fp)
   154a4:	10c5883a 	add	r2,r2,r3
   154a8:	e0ffff03 	ldbu	r3,-4(fp)
   154ac:	10c00025 	stbio	r3,0(r2)
  return;
   154b0:	0001883a 	nop
}
   154b4:	e037883a 	mov	sp,fp
   154b8:	df000017 	ldw	fp,0(sp)
   154bc:	dec00104 	addi	sp,sp,4
   154c0:	f800283a 	ret

000154c4 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   154c4:	defffc04 	addi	sp,sp,-16
   154c8:	df000315 	stw	fp,12(sp)
   154cc:	df000304 	addi	fp,sp,12
   154d0:	e13ffd15 	stw	r4,-12(fp)
   154d4:	e17ffe15 	stw	r5,-8(fp)
   154d8:	3005883a 	mov	r2,r6
   154dc:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   154e0:	e0bffe17 	ldw	r2,-8(fp)
   154e4:	1085883a 	add	r2,r2,r2
   154e8:	1007883a 	mov	r3,r2
   154ec:	e0bffd17 	ldw	r2,-12(fp)
   154f0:	10c5883a 	add	r2,r2,r3
   154f4:	e0ffff03 	ldbu	r3,-4(fp)
   154f8:	10c0002d 	sthio	r3,0(r2)
  return;
   154fc:	0001883a 	nop
}
   15500:	e037883a 	mov	sp,fp
   15504:	df000017 	ldw	fp,0(sp)
   15508:	dec00104 	addi	sp,sp,4
   1550c:	f800283a 	ret

00015510 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15510:	defffc04 	addi	sp,sp,-16
   15514:	df000315 	stw	fp,12(sp)
   15518:	df000304 	addi	fp,sp,12
   1551c:	e13ffd15 	stw	r4,-12(fp)
   15520:	e17ffe15 	stw	r5,-8(fp)
   15524:	3005883a 	mov	r2,r6
   15528:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   1552c:	e0bffe17 	ldw	r2,-8(fp)
   15530:	1085883a 	add	r2,r2,r2
   15534:	1085883a 	add	r2,r2,r2
   15538:	1007883a 	mov	r3,r2
   1553c:	e0bffd17 	ldw	r2,-12(fp)
   15540:	10c5883a 	add	r2,r2,r3
   15544:	e0ffff03 	ldbu	r3,-4(fp)
   15548:	10c0002d 	sthio	r3,0(r2)
  return;
   1554c:	0001883a 	nop
}
   15550:	e037883a 	mov	sp,fp
   15554:	df000017 	ldw	fp,0(sp)
   15558:	dec00104 	addi	sp,sp,4
   1555c:	f800283a 	ret

00015560 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15560:	defffc04 	addi	sp,sp,-16
   15564:	df000315 	stw	fp,12(sp)
   15568:	df000304 	addi	fp,sp,12
   1556c:	e13ffd15 	stw	r4,-12(fp)
   15570:	e17ffe15 	stw	r5,-8(fp)
   15574:	3005883a 	mov	r2,r6
   15578:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   1557c:	e0bffe17 	ldw	r2,-8(fp)
   15580:	1085883a 	add	r2,r2,r2
   15584:	1085883a 	add	r2,r2,r2
   15588:	1007883a 	mov	r3,r2
   1558c:	e0bffd17 	ldw	r2,-12(fp)
   15590:	10c5883a 	add	r2,r2,r3
   15594:	e0ffff03 	ldbu	r3,-4(fp)
   15598:	10c00035 	stwio	r3,0(r2)
  return;
   1559c:	0001883a 	nop
}
   155a0:	e037883a 	mov	sp,fp
   155a4:	df000017 	ldw	fp,0(sp)
   155a8:	dec00104 	addi	sp,sp,4
   155ac:	f800283a 	ret

000155b0 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   155b0:	defffd04 	addi	sp,sp,-12
   155b4:	df000215 	stw	fp,8(sp)
   155b8:	df000204 	addi	fp,sp,8
   155bc:	e13ffe15 	stw	r4,-8(fp)
   155c0:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   155c4:	e0bfff17 	ldw	r2,-4(fp)
   155c8:	10c03fcc 	andi	r3,r2,255
   155cc:	e0bffe17 	ldw	r2,-8(fp)
   155d0:	10c00025 	stbio	r3,0(r2)
  return;
   155d4:	0001883a 	nop
}
   155d8:	e037883a 	mov	sp,fp
   155dc:	df000017 	ldw	fp,0(sp)
   155e0:	dec00104 	addi	sp,sp,4
   155e4:	f800283a 	ret

000155e8 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   155e8:	defffd04 	addi	sp,sp,-12
   155ec:	df000215 	stw	fp,8(sp)
   155f0:	df000204 	addi	fp,sp,8
   155f4:	e13ffe15 	stw	r4,-8(fp)
   155f8:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   155fc:	e0bfff17 	ldw	r2,-4(fp)
   15600:	10ffffcc 	andi	r3,r2,65535
   15604:	e0bffe17 	ldw	r2,-8(fp)
   15608:	10c0002d 	sthio	r3,0(r2)
  return;
   1560c:	0001883a 	nop
}
   15610:	e037883a 	mov	sp,fp
   15614:	df000017 	ldw	fp,0(sp)
   15618:	dec00104 	addi	sp,sp,4
   1561c:	f800283a 	ret

00015620 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   15620:	defffd04 	addi	sp,sp,-12
   15624:	df000215 	stw	fp,8(sp)
   15628:	df000204 	addi	fp,sp,8
   1562c:	e13ffe15 	stw	r4,-8(fp)
   15630:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   15634:	e0ffff17 	ldw	r3,-4(fp)
   15638:	e0bffe17 	ldw	r2,-8(fp)
   1563c:	10c00035 	stwio	r3,0(r2)
  return;
   15640:	0001883a 	nop
}
   15644:	e037883a 	mov	sp,fp
   15648:	df000017 	ldw	fp,0(sp)
   1564c:	dec00104 	addi	sp,sp,4
   15650:	f800283a 	ret

00015654 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   15654:	defffd04 	addi	sp,sp,-12
   15658:	df000215 	stw	fp,8(sp)
   1565c:	df000204 	addi	fp,sp,8
   15660:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   15664:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   15668:	e0bfff17 	ldw	r2,-4(fp)
   1566c:	10802f17 	ldw	r2,188(r2)
   15670:	10c000a0 	cmpeqi	r3,r2,2
   15674:	1800231e 	bne	r3,zero,15704 <alt_set_flash_width_func+0xb0>
   15678:	10c00120 	cmpeqi	r3,r2,4
   1567c:	1800371e 	bne	r3,zero,1575c <alt_set_flash_width_func+0x108>
   15680:	10800060 	cmpeqi	r2,r2,1
   15684:	10003e26 	beq	r2,zero,15780 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   15688:	e0ffff17 	ldw	r3,-4(fp)
   1568c:	00800074 	movhi	r2,1
   15690:	10956c04 	addi	r2,r2,21936
   15694:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   15698:	e0bfff17 	ldw	r2,-4(fp)
   1569c:	10803017 	ldw	r2,192(r2)
   156a0:	10800058 	cmpnei	r2,r2,1
   156a4:	1000051e 	bne	r2,zero,156bc <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   156a8:	e0ffff17 	ldw	r3,-4(fp)
   156ac:	00800074 	movhi	r2,1
   156b0:	1094ee04 	addi	r2,r2,21432
   156b4:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   156b8:	00003406 	br	1578c <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   156bc:	e0bfff17 	ldw	r2,-4(fp)
   156c0:	10803017 	ldw	r2,192(r2)
   156c4:	10800098 	cmpnei	r2,r2,2
   156c8:	1000051e 	bne	r2,zero,156e0 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   156cc:	e0ffff17 	ldw	r3,-4(fp)
   156d0:	00800074 	movhi	r2,1
   156d4:	1094ff04 	addi	r2,r2,21500
   156d8:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   156dc:	00002b06 	br	1578c <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   156e0:	e0bfff17 	ldw	r2,-4(fp)
   156e4:	10803017 	ldw	r2,192(r2)
   156e8:	10800118 	cmpnei	r2,r2,4
   156ec:	1000271e 	bne	r2,zero,1578c <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   156f0:	e0ffff17 	ldw	r3,-4(fp)
   156f4:	00800074 	movhi	r2,1
   156f8:	10951d04 	addi	r2,r2,21620
   156fc:	18803415 	stw	r2,208(r3)
      }
      break;
   15700:	00002206 	br	1578c <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   15704:	e0ffff17 	ldw	r3,-4(fp)
   15708:	00800074 	movhi	r2,1
   1570c:	10957a04 	addi	r2,r2,21992
   15710:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   15714:	e0bfff17 	ldw	r2,-4(fp)
   15718:	10803017 	ldw	r2,192(r2)
   1571c:	10800098 	cmpnei	r2,r2,2
   15720:	1000051e 	bne	r2,zero,15738 <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   15724:	e0ffff17 	ldw	r3,-4(fp)
   15728:	00800074 	movhi	r2,1
   1572c:	10953104 	addi	r2,r2,21700
   15730:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   15734:	00001706 	br	15794 <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   15738:	e0bfff17 	ldw	r2,-4(fp)
   1573c:	10803017 	ldw	r2,192(r2)
   15740:	10800118 	cmpnei	r2,r2,4
   15744:	1000131e 	bne	r2,zero,15794 <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   15748:	e0ffff17 	ldw	r3,-4(fp)
   1574c:	00800074 	movhi	r2,1
   15750:	10954404 	addi	r2,r2,21776
   15754:	18803415 	stw	r2,208(r3)
      }

      break;
   15758:	00000e06 	br	15794 <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   1575c:	e0ffff17 	ldw	r3,-4(fp)
   15760:	00800074 	movhi	r2,1
   15764:	10958804 	addi	r2,r2,22048
   15768:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   1576c:	e0ffff17 	ldw	r3,-4(fp)
   15770:	00800074 	movhi	r2,1
   15774:	10955804 	addi	r2,r2,21856
   15778:	18803415 	stw	r2,208(r3)
      break;
   1577c:	00000606 	br	15798 <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   15780:	00bffcc4 	movi	r2,-13
   15784:	e0bffe15 	stw	r2,-8(fp)
   15788:	00000306 	br	15798 <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   1578c:	0001883a 	nop
   15790:	00000106 	br	15798 <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   15794:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   15798:	e0bffe17 	ldw	r2,-8(fp)
   1579c:	1000191e 	bne	r2,zero,15804 <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   157a0:	e0bfff17 	ldw	r2,-4(fp)
   157a4:	10803017 	ldw	r2,192(r2)
   157a8:	10c000a0 	cmpeqi	r3,r2,2
   157ac:	1800091e 	bne	r3,zero,157d4 <alt_set_flash_width_func+0x180>
   157b0:	10c00120 	cmpeqi	r3,r2,4
   157b4:	18000c1e 	bne	r3,zero,157e8 <alt_set_flash_width_func+0x194>
   157b8:	10800060 	cmpeqi	r2,r2,1
   157bc:	10000f26 	beq	r2,zero,157fc <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   157c0:	e0ffff17 	ldw	r3,-4(fp)
   157c4:	00800074 	movhi	r2,1
   157c8:	1094bf04 	addi	r2,r2,21244
   157cc:	18803515 	stw	r2,212(r3)
        break;
   157d0:	00000c06 	br	15804 <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   157d4:	e0ffff17 	ldw	r3,-4(fp)
   157d8:	00800074 	movhi	r2,1
   157dc:	1094ce04 	addi	r2,r2,21304
   157e0:	18803515 	stw	r2,212(r3)
        break;
   157e4:	00000706 	br	15804 <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   157e8:	e0ffff17 	ldw	r3,-4(fp)
   157ec:	00800074 	movhi	r2,1
   157f0:	1094de04 	addi	r2,r2,21368
   157f4:	18803515 	stw	r2,212(r3)
        break;
   157f8:	00000206 	br	15804 <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   157fc:	00bffcc4 	movi	r2,-13
   15800:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   15804:	e0bffe17 	ldw	r2,-8(fp)
}
   15808:	e037883a 	mov	sp,fp
   1580c:	df000017 	ldw	fp,0(sp)
   15810:	dec00104 	addi	sp,sp,4
   15814:	f800283a 	ret

00015818 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   15818:	defffd04 	addi	sp,sp,-12
   1581c:	df000215 	stw	fp,8(sp)
   15820:	df000204 	addi	fp,sp,8
   15824:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   15828:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   1582c:	e0bfff17 	ldw	r2,-4(fp)
   15830:	10802e17 	ldw	r2,184(r2)
   15834:	10c000a0 	cmpeqi	r3,r2,2
   15838:	1800051e 	bne	r3,zero,15850 <alt_set_flash_algorithm_func+0x38>
   1583c:	10c000e0 	cmpeqi	r3,r2,3
   15840:	18000c1e 	bne	r3,zero,15874 <alt_set_flash_algorithm_func+0x5c>
   15844:	10800060 	cmpeqi	r2,r2,1
   15848:	10000a1e 	bne	r2,zero,15874 <alt_set_flash_algorithm_func+0x5c>
   1584c:	00001206 	br	15898 <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   15850:	e0ffff17 	ldw	r3,-4(fp)
   15854:	008000b4 	movhi	r2,2
   15858:	10acb904 	addi	r2,r2,-19740
   1585c:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   15860:	e0ffff17 	ldw	r3,-4(fp)
   15864:	008000b4 	movhi	r2,2
   15868:	10ac9f04 	addi	r2,r2,-19844
   1586c:	18800915 	stw	r2,36(r3)
      break;
   15870:	00000b06 	br	158a0 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   15874:	e0ffff17 	ldw	r3,-4(fp)
   15878:	008000b4 	movhi	r2,2
   1587c:	10add704 	addi	r2,r2,-18596
   15880:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   15884:	e0ffff17 	ldw	r3,-4(fp)
   15888:	008000b4 	movhi	r2,2
   1588c:	10adb704 	addi	r2,r2,-18724
   15890:	18800915 	stw	r2,36(r3)
      break;
   15894:	00000206 	br	158a0 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   15898:	00bffec4 	movi	r2,-5
   1589c:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   158a0:	e0bffe17 	ldw	r2,-8(fp)
}
   158a4:	e037883a 	mov	sp,fp
   158a8:	df000017 	ldw	fp,0(sp)
   158ac:	dec00104 	addi	sp,sp,4
   158b0:	f800283a 	ret

000158b4 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   158b4:	defffb04 	addi	sp,sp,-20
   158b8:	dfc00415 	stw	ra,16(sp)
   158bc:	df000315 	stw	fp,12(sp)
   158c0:	df000304 	addi	fp,sp,12
   158c4:	e13ffe15 	stw	r4,-8(fp)
   158c8:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   158cc:	e0bffe17 	ldw	r2,-8(fp)
   158d0:	10803517 	ldw	r2,212(r2)
   158d4:	e17fff17 	ldw	r5,-4(fp)
   158d8:	e13ffe17 	ldw	r4,-8(fp)
   158dc:	103ee83a 	callr	r2
   158e0:	10803fcc 	andi	r2,r2,255
   158e4:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   158e8:	e0bffe17 	ldw	r2,-8(fp)
   158ec:	10803517 	ldw	r2,212(r2)
   158f0:	e0ffff17 	ldw	r3,-4(fp)
   158f4:	18c00044 	addi	r3,r3,1
   158f8:	180b883a 	mov	r5,r3
   158fc:	e13ffe17 	ldw	r4,-8(fp)
   15900:	103ee83a 	callr	r2
   15904:	10803fcc 	andi	r2,r2,255
   15908:	1004923a 	slli	r2,r2,8
   1590c:	1007883a 	mov	r3,r2
   15910:	e0bffd0b 	ldhu	r2,-12(fp)
   15914:	1884b03a 	or	r2,r3,r2
   15918:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   1591c:	e0bffd0b 	ldhu	r2,-12(fp)
}
   15920:	e037883a 	mov	sp,fp
   15924:	dfc00117 	ldw	ra,4(sp)
   15928:	df000017 	ldw	fp,0(sp)
   1592c:	dec00204 	addi	sp,sp,8
   15930:	f800283a 	ret

00015934 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   15934:	defff304 	addi	sp,sp,-52
   15938:	dfc00c15 	stw	ra,48(sp)
   1593c:	df000b15 	stw	fp,44(sp)
   15940:	df000b04 	addi	fp,sp,44
   15944:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   15948:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   1594c:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   15950:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   15954:	e13fff17 	ldw	r4,-4(fp)
   15958:	001666c0 	call	1666c <alt_check_primary_table>
   1595c:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   15960:	e0bff717 	ldw	r2,-36(fp)
   15964:	10015f1e 	bne	r2,zero,15ee4 <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   15968:	e0bfff17 	ldw	r2,-4(fp)
   1596c:	10803517 	ldw	r2,212(r2)
   15970:	014004c4 	movi	r5,19
   15974:	e13fff17 	ldw	r4,-4(fp)
   15978:	103ee83a 	callr	r2
   1597c:	10c03fcc 	andi	r3,r2,255
   15980:	e0bfff17 	ldw	r2,-4(fp)
   15984:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   15988:	e0bfff17 	ldw	r2,-4(fp)
   1598c:	10803517 	ldw	r2,212(r2)
   15990:	014007c4 	movi	r5,31
   15994:	e13fff17 	ldw	r4,-4(fp)
   15998:	103ee83a 	callr	r2
   1599c:	10803fcc 	andi	r2,r2,255
   159a0:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   159a4:	e0bfff17 	ldw	r2,-4(fp)
   159a8:	10803517 	ldw	r2,212(r2)
   159ac:	014008c4 	movi	r5,35
   159b0:	e13fff17 	ldw	r4,-4(fp)
   159b4:	103ee83a 	callr	r2
   159b8:	10803fcc 	andi	r2,r2,255
   159bc:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   159c0:	e0bffa17 	ldw	r2,-24(fp)
   159c4:	10000226 	beq	r2,zero,159d0 <alt_read_cfi_table+0x9c>
   159c8:	e0bffb17 	ldw	r2,-20(fp)
   159cc:	1000041e 	bne	r2,zero,159e0 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   159d0:	e0bfff17 	ldw	r2,-4(fp)
   159d4:	00c0fa04 	movi	r3,1000
   159d8:	10c03115 	stw	r3,196(r2)
   159dc:	00000706 	br	159fc <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   159e0:	00c00044 	movi	r3,1
   159e4:	e0bffa17 	ldw	r2,-24(fp)
   159e8:	1886983a 	sll	r3,r3,r2
   159ec:	e0bffb17 	ldw	r2,-20(fp)
   159f0:	1886983a 	sll	r3,r3,r2
   159f4:	e0bfff17 	ldw	r2,-4(fp)
   159f8:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   159fc:	e0bfff17 	ldw	r2,-4(fp)
   15a00:	10803517 	ldw	r2,212(r2)
   15a04:	01400844 	movi	r5,33
   15a08:	e13fff17 	ldw	r4,-4(fp)
   15a0c:	103ee83a 	callr	r2
   15a10:	10803fcc 	andi	r2,r2,255
   15a14:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   15a18:	e0bfff17 	ldw	r2,-4(fp)
   15a1c:	10803517 	ldw	r2,212(r2)
   15a20:	01400944 	movi	r5,37
   15a24:	e13fff17 	ldw	r4,-4(fp)
   15a28:	103ee83a 	callr	r2
   15a2c:	10803fcc 	andi	r2,r2,255
   15a30:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   15a34:	e0bffa17 	ldw	r2,-24(fp)
   15a38:	10000226 	beq	r2,zero,15a44 <alt_read_cfi_table+0x110>
   15a3c:	e0bffb17 	ldw	r2,-20(fp)
   15a40:	1000051e 	bne	r2,zero,15a58 <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   15a44:	e0ffff17 	ldw	r3,-4(fp)
   15a48:	00804c74 	movhi	r2,305
   15a4c:	108b4004 	addi	r2,r2,11520
   15a50:	18803215 	stw	r2,200(r3)
   15a54:	00000806 	br	15a78 <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   15a58:	00c00044 	movi	r3,1
   15a5c:	e0bffa17 	ldw	r2,-24(fp)
   15a60:	1886983a 	sll	r3,r3,r2
   15a64:	e0bffb17 	ldw	r2,-20(fp)
   15a68:	1884983a 	sll	r2,r3,r2
   15a6c:	10c0fa24 	muli	r3,r2,1000
   15a70:	e0bfff17 	ldw	r2,-4(fp)
   15a74:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   15a78:	e0bfff17 	ldw	r2,-4(fp)
   15a7c:	10803517 	ldw	r2,212(r2)
   15a80:	014009c4 	movi	r5,39
   15a84:	e13fff17 	ldw	r4,-4(fp)
   15a88:	103ee83a 	callr	r2
   15a8c:	10803fcc 	andi	r2,r2,255
   15a90:	00c00044 	movi	r3,1
   15a94:	1884983a 	sll	r2,r3,r2
   15a98:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   15a9c:	e0bfff17 	ldw	r2,-4(fp)
   15aa0:	10803517 	ldw	r2,212(r2)
   15aa4:	01400b04 	movi	r5,44
   15aa8:	e13fff17 	ldw	r4,-4(fp)
   15aac:	103ee83a 	callr	r2
   15ab0:	10c03fcc 	andi	r3,r2,255
   15ab4:	e0bfff17 	ldw	r2,-4(fp)
   15ab8:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   15abc:	e0bfff17 	ldw	r2,-4(fp)
   15ac0:	10800c17 	ldw	r2,48(r2)
   15ac4:	10800250 	cmplti	r2,r2,9
   15ac8:	1000031e 	bne	r2,zero,15ad8 <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   15acc:	00bffd04 	movi	r2,-12
   15ad0:	e0bff715 	stw	r2,-36(fp)
   15ad4:	00006006 	br	15c58 <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   15ad8:	e03ff515 	stw	zero,-44(fp)
   15adc:	00005506 	br	15c34 <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   15ae0:	e0bff517 	ldw	r2,-44(fp)
   15ae4:	1085883a 	add	r2,r2,r2
   15ae8:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   15aec:	10800b44 	addi	r2,r2,45
   15af0:	100b883a 	mov	r5,r2
   15af4:	e13fff17 	ldw	r4,-4(fp)
   15af8:	00158b40 	call	158b4 <alt_read_16bit_query_entry>
   15afc:	10ffffcc 	andi	r3,r2,65535
   15b00:	e13fff17 	ldw	r4,-4(fp)
   15b04:	e0bff517 	ldw	r2,-44(fp)
   15b08:	1004913a 	slli	r2,r2,4
   15b0c:	2085883a 	add	r2,r4,r2
   15b10:	10800f04 	addi	r2,r2,60
   15b14:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   15b18:	e0ffff17 	ldw	r3,-4(fp)
   15b1c:	e0bff517 	ldw	r2,-44(fp)
   15b20:	1004913a 	slli	r2,r2,4
   15b24:	1885883a 	add	r2,r3,r2
   15b28:	10800f04 	addi	r2,r2,60
   15b2c:	10800017 	ldw	r2,0(r2)
   15b30:	10c00044 	addi	r3,r2,1
   15b34:	e13fff17 	ldw	r4,-4(fp)
   15b38:	e0bff517 	ldw	r2,-44(fp)
   15b3c:	1004913a 	slli	r2,r2,4
   15b40:	2085883a 	add	r2,r4,r2
   15b44:	10800f04 	addi	r2,r2,60
   15b48:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   15b4c:	e0bff517 	ldw	r2,-44(fp)
   15b50:	1085883a 	add	r2,r2,r2
   15b54:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   15b58:	10800bc4 	addi	r2,r2,47
   15b5c:	100b883a 	mov	r5,r2
   15b60:	e13fff17 	ldw	r4,-4(fp)
   15b64:	00158b40 	call	158b4 <alt_read_16bit_query_entry>
   15b68:	10ffffcc 	andi	r3,r2,65535
   15b6c:	e13fff17 	ldw	r4,-4(fp)
   15b70:	e0bff517 	ldw	r2,-44(fp)
   15b74:	10800104 	addi	r2,r2,4
   15b78:	1004913a 	slli	r2,r2,4
   15b7c:	2085883a 	add	r2,r4,r2
   15b80:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   15b84:	e0ffff17 	ldw	r3,-4(fp)
   15b88:	e0bff517 	ldw	r2,-44(fp)
   15b8c:	10800104 	addi	r2,r2,4
   15b90:	1004913a 	slli	r2,r2,4
   15b94:	1885883a 	add	r2,r3,r2
   15b98:	10800017 	ldw	r2,0(r2)
   15b9c:	1006923a 	slli	r3,r2,8
   15ba0:	e13fff17 	ldw	r4,-4(fp)
   15ba4:	e0bff517 	ldw	r2,-44(fp)
   15ba8:	10800104 	addi	r2,r2,4
   15bac:	1004913a 	slli	r2,r2,4
   15bb0:	2085883a 	add	r2,r4,r2
   15bb4:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   15bb8:	e0ffff17 	ldw	r3,-4(fp)
   15bbc:	e0bff517 	ldw	r2,-44(fp)
   15bc0:	1004913a 	slli	r2,r2,4
   15bc4:	1885883a 	add	r2,r3,r2
   15bc8:	10800f04 	addi	r2,r2,60
   15bcc:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   15bd0:	e13fff17 	ldw	r4,-4(fp)
   15bd4:	e0bff517 	ldw	r2,-44(fp)
   15bd8:	10800104 	addi	r2,r2,4
   15bdc:	1004913a 	slli	r2,r2,4
   15be0:	2085883a 	add	r2,r4,r2
   15be4:	10800017 	ldw	r2,0(r2)
   15be8:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   15bec:	e13fff17 	ldw	r4,-4(fp)
   15bf0:	e0bff517 	ldw	r2,-44(fp)
   15bf4:	1004913a 	slli	r2,r2,4
   15bf8:	2085883a 	add	r2,r4,r2
   15bfc:	10800e04 	addi	r2,r2,56
   15c00:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   15c04:	e0ffff17 	ldw	r3,-4(fp)
   15c08:	e0bff517 	ldw	r2,-44(fp)
   15c0c:	1004913a 	slli	r2,r2,4
   15c10:	1885883a 	add	r2,r3,r2
   15c14:	10800e04 	addi	r2,r2,56
   15c18:	10800017 	ldw	r2,0(r2)
   15c1c:	e0fff817 	ldw	r3,-32(fp)
   15c20:	1885883a 	add	r2,r3,r2
   15c24:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   15c28:	e0bff517 	ldw	r2,-44(fp)
   15c2c:	10800044 	addi	r2,r2,1
   15c30:	e0bff515 	stw	r2,-44(fp)
   15c34:	e0bfff17 	ldw	r2,-4(fp)
   15c38:	10800c17 	ldw	r2,48(r2)
   15c3c:	e0fff517 	ldw	r3,-44(fp)
   15c40:	18bfa716 	blt	r3,r2,15ae0 <__alt_data_end+0xf0015ae0>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   15c44:	e0fff817 	ldw	r3,-32(fp)
   15c48:	e0bffc17 	ldw	r2,-16(fp)
   15c4c:	18800226 	beq	r3,r2,15c58 <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   15c50:	00bffb44 	movi	r2,-19
   15c54:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   15c58:	e0bfff17 	ldw	r2,-4(fp)
   15c5c:	10803517 	ldw	r2,212(r2)
   15c60:	e0ffff17 	ldw	r3,-4(fp)
   15c64:	18c03317 	ldw	r3,204(r3)
   15c68:	18c003c4 	addi	r3,r3,15
   15c6c:	180b883a 	mov	r5,r3
   15c70:	e13fff17 	ldw	r4,-4(fp)
   15c74:	103ee83a 	callr	r2
   15c78:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   15c7c:	e0bfff17 	ldw	r2,-4(fp)
   15c80:	10802e17 	ldw	r2,184(r2)
   15c84:	10800098 	cmpnei	r2,r2,2
   15c88:	1000601e 	bne	r2,zero,15e0c <alt_read_cfi_table+0x4d8>
   15c8c:	e0bffd03 	ldbu	r2,-12(fp)
   15c90:	108000d8 	cmpnei	r2,r2,3
   15c94:	10005d1e 	bne	r2,zero,15e0c <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   15c98:	e0bfff17 	ldw	r2,-4(fp)
   15c9c:	10800c17 	ldw	r2,48(r2)
   15ca0:	10bfffc4 	addi	r2,r2,-1
   15ca4:	e0bff515 	stw	r2,-44(fp)
   15ca8:	e03ff615 	stw	zero,-40(fp)
   15cac:	00005406 	br	15e00 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   15cb0:	e0ffff17 	ldw	r3,-4(fp)
   15cb4:	e0bff517 	ldw	r2,-44(fp)
   15cb8:	1004913a 	slli	r2,r2,4
   15cbc:	1885883a 	add	r2,r3,r2
   15cc0:	10800e04 	addi	r2,r2,56
   15cc4:	10800017 	ldw	r2,0(r2)
   15cc8:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   15ccc:	e0ffff17 	ldw	r3,-4(fp)
   15cd0:	e0bff617 	ldw	r2,-40(fp)
   15cd4:	1004913a 	slli	r2,r2,4
   15cd8:	1885883a 	add	r2,r3,r2
   15cdc:	10800e04 	addi	r2,r2,56
   15ce0:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   15ce4:	e13fff17 	ldw	r4,-4(fp)
   15ce8:	e0bff517 	ldw	r2,-44(fp)
   15cec:	1004913a 	slli	r2,r2,4
   15cf0:	2085883a 	add	r2,r4,r2
   15cf4:	10800e04 	addi	r2,r2,56
   15cf8:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   15cfc:	e0ffff17 	ldw	r3,-4(fp)
   15d00:	e0bff617 	ldw	r2,-40(fp)
   15d04:	1004913a 	slli	r2,r2,4
   15d08:	1885883a 	add	r2,r3,r2
   15d0c:	10800e04 	addi	r2,r2,56
   15d10:	e0fffe17 	ldw	r3,-8(fp)
   15d14:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   15d18:	e0ffff17 	ldw	r3,-4(fp)
   15d1c:	e0bff517 	ldw	r2,-44(fp)
   15d20:	10800104 	addi	r2,r2,4
   15d24:	1004913a 	slli	r2,r2,4
   15d28:	1885883a 	add	r2,r3,r2
   15d2c:	10800017 	ldw	r2,0(r2)
   15d30:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   15d34:	e0ffff17 	ldw	r3,-4(fp)
   15d38:	e0bff617 	ldw	r2,-40(fp)
   15d3c:	10800104 	addi	r2,r2,4
   15d40:	1004913a 	slli	r2,r2,4
   15d44:	1885883a 	add	r2,r3,r2
   15d48:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   15d4c:	e13fff17 	ldw	r4,-4(fp)
   15d50:	e0bff517 	ldw	r2,-44(fp)
   15d54:	10800104 	addi	r2,r2,4
   15d58:	1004913a 	slli	r2,r2,4
   15d5c:	2085883a 	add	r2,r4,r2
   15d60:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   15d64:	e0ffff17 	ldw	r3,-4(fp)
   15d68:	e0bff617 	ldw	r2,-40(fp)
   15d6c:	10800104 	addi	r2,r2,4
   15d70:	1004913a 	slli	r2,r2,4
   15d74:	1885883a 	add	r2,r3,r2
   15d78:	e0fffe17 	ldw	r3,-8(fp)
   15d7c:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   15d80:	e0ffff17 	ldw	r3,-4(fp)
   15d84:	e0bff517 	ldw	r2,-44(fp)
   15d88:	1004913a 	slli	r2,r2,4
   15d8c:	1885883a 	add	r2,r3,r2
   15d90:	10800f04 	addi	r2,r2,60
   15d94:	10800017 	ldw	r2,0(r2)
   15d98:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   15d9c:	e0ffff17 	ldw	r3,-4(fp)
   15da0:	e0bff617 	ldw	r2,-40(fp)
   15da4:	1004913a 	slli	r2,r2,4
   15da8:	1885883a 	add	r2,r3,r2
   15dac:	10800f04 	addi	r2,r2,60
   15db0:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   15db4:	e13fff17 	ldw	r4,-4(fp)
   15db8:	e0bff517 	ldw	r2,-44(fp)
   15dbc:	1004913a 	slli	r2,r2,4
   15dc0:	2085883a 	add	r2,r4,r2
   15dc4:	10800f04 	addi	r2,r2,60
   15dc8:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   15dcc:	e0ffff17 	ldw	r3,-4(fp)
   15dd0:	e0bff617 	ldw	r2,-40(fp)
   15dd4:	1004913a 	slli	r2,r2,4
   15dd8:	1885883a 	add	r2,r3,r2
   15ddc:	10800f04 	addi	r2,r2,60
   15de0:	e0fffe17 	ldw	r3,-8(fp)
   15de4:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   15de8:	e0bff517 	ldw	r2,-44(fp)
   15dec:	10bfffc4 	addi	r2,r2,-1
   15df0:	e0bff515 	stw	r2,-44(fp)
   15df4:	e0bff617 	ldw	r2,-40(fp)
   15df8:	10800044 	addi	r2,r2,1
   15dfc:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   15e00:	e0bff617 	ldw	r2,-40(fp)
   15e04:	e0fff517 	ldw	r3,-44(fp)
   15e08:	18bfa90e 	bge	r3,r2,15cb0 <__alt_data_end+0xf0015cb0>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   15e0c:	e03ff515 	stw	zero,-44(fp)
   15e10:	00001306 	br	15e60 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   15e14:	e0ffff17 	ldw	r3,-4(fp)
   15e18:	e0bff517 	ldw	r2,-44(fp)
   15e1c:	1004913a 	slli	r2,r2,4
   15e20:	1885883a 	add	r2,r3,r2
   15e24:	10800d04 	addi	r2,r2,52
   15e28:	e0fff917 	ldw	r3,-28(fp)
   15e2c:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   15e30:	e0ffff17 	ldw	r3,-4(fp)
   15e34:	e0bff517 	ldw	r2,-44(fp)
   15e38:	1004913a 	slli	r2,r2,4
   15e3c:	1885883a 	add	r2,r3,r2
   15e40:	10800e04 	addi	r2,r2,56
   15e44:	10800017 	ldw	r2,0(r2)
   15e48:	e0fff917 	ldw	r3,-28(fp)
   15e4c:	1885883a 	add	r2,r3,r2
   15e50:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   15e54:	e0bff517 	ldw	r2,-44(fp)
   15e58:	10800044 	addi	r2,r2,1
   15e5c:	e0bff515 	stw	r2,-44(fp)
   15e60:	e0bfff17 	ldw	r2,-4(fp)
   15e64:	10800c17 	ldw	r2,48(r2)
   15e68:	e0fff517 	ldw	r3,-44(fp)
   15e6c:	18bfe916 	blt	r3,r2,15e14 <__alt_data_end+0xf0015e14>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   15e70:	e0bfff17 	ldw	r2,-4(fp)
   15e74:	10802e17 	ldw	r2,184(r2)
   15e78:	10c000a0 	cmpeqi	r3,r2,2
   15e7c:	1800051e 	bne	r3,zero,15e94 <alt_read_cfi_table+0x560>
   15e80:	10c000e0 	cmpeqi	r3,r2,3
   15e84:	18000c1e 	bne	r3,zero,15eb8 <alt_read_cfi_table+0x584>
   15e88:	10800060 	cmpeqi	r2,r2,1
   15e8c:	10000a1e 	bne	r2,zero,15eb8 <alt_read_cfi_table+0x584>
   15e90:	00001206 	br	15edc <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   15e94:	e0bfff17 	ldw	r2,-4(fp)
   15e98:	10803417 	ldw	r2,208(r2)
   15e9c:	e0ffff17 	ldw	r3,-4(fp)
   15ea0:	18c00a17 	ldw	r3,40(r3)
   15ea4:	01803c04 	movi	r6,240
   15ea8:	01401544 	movi	r5,85
   15eac:	1809883a 	mov	r4,r3
   15eb0:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   15eb4:	00000b06 	br	15ee4 <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   15eb8:	e0bfff17 	ldw	r2,-4(fp)
   15ebc:	10803417 	ldw	r2,208(r2)
   15ec0:	e0ffff17 	ldw	r3,-4(fp)
   15ec4:	18c00a17 	ldw	r3,40(r3)
   15ec8:	01803fc4 	movi	r6,255
   15ecc:	01401544 	movi	r5,85
   15ed0:	1809883a 	mov	r4,r3
   15ed4:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   15ed8:	00000206 	br	15ee4 <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   15edc:	00bffec4 	movi	r2,-5
   15ee0:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   15ee4:	e0bff717 	ldw	r2,-36(fp)
}
   15ee8:	e037883a 	mov	sp,fp
   15eec:	dfc00117 	ldw	ra,4(sp)
   15ef0:	df000017 	ldw	fp,0(sp)
   15ef4:	dec00204 	addi	sp,sp,8
   15ef8:	f800283a 	ret

00015efc <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   15efc:	defff704 	addi	sp,sp,-36
   15f00:	dfc00815 	stw	ra,32(sp)
   15f04:	df000715 	stw	fp,28(sp)
   15f08:	df000704 	addi	fp,sp,28
   15f0c:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   15f10:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15f14:	e0bfff17 	ldw	r2,-4(fp)
   15f18:	10800a17 	ldw	r2,40(r2)
   15f1c:	01802604 	movi	r6,152
   15f20:	01401544 	movi	r5,85
   15f24:	1009883a 	mov	r4,r2
   15f28:	00153b80 	call	153b8 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   15f2c:	e03ff915 	stw	zero,-28(fp)
   15f30:	00000f06 	br	15f70 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   15f34:	e0bfff17 	ldw	r2,-4(fp)
   15f38:	10800a17 	ldw	r2,40(r2)
   15f3c:	e0fff917 	ldw	r3,-28(fp)
   15f40:	18c00404 	addi	r3,r3,16
   15f44:	10c5883a 	add	r2,r2,r3
   15f48:	10800023 	ldbuio	r2,0(r2)
   15f4c:	10803fcc 	andi	r2,r2,255
   15f50:	1009883a 	mov	r4,r2
   15f54:	e0fffb84 	addi	r3,fp,-18
   15f58:	e0bff917 	ldw	r2,-28(fp)
   15f5c:	1885883a 	add	r2,r3,r2
   15f60:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   15f64:	e0bff917 	ldw	r2,-28(fp)
   15f68:	10800044 	addi	r2,r2,1
   15f6c:	e0bff915 	stw	r2,-28(fp)
   15f70:	e0bff917 	ldw	r2,-28(fp)
   15f74:	108000d0 	cmplti	r2,r2,3
   15f78:	103fee1e 	bne	r2,zero,15f34 <__alt_data_end+0xf0015f34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   15f7c:	e0bffb83 	ldbu	r2,-18(fp)
   15f80:	10803fcc 	andi	r2,r2,255
   15f84:	10801458 	cmpnei	r2,r2,81
   15f88:	10001d1e 	bne	r2,zero,16000 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   15f8c:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   15f90:	10803fcc 	andi	r2,r2,255
   15f94:	10801498 	cmpnei	r2,r2,82
   15f98:	1000191e 	bne	r2,zero,16000 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   15f9c:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   15fa0:	10803fcc 	andi	r2,r2,255
   15fa4:	10801658 	cmpnei	r2,r2,89
   15fa8:	1000151e 	bne	r2,zero,16000 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   15fac:	e0bfff17 	ldw	r2,-4(fp)
   15fb0:	00c00044 	movi	r3,1
   15fb4:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   15fb8:	e0bfff17 	ldw	r2,-4(fp)
   15fbc:	00c00044 	movi	r3,1
   15fc0:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   15fc4:	e0bfff17 	ldw	r2,-4(fp)
   15fc8:	10800a17 	ldw	r2,40(r2)
   15fcc:	10800a04 	addi	r2,r2,40
   15fd0:	1080002b 	ldhuio	r2,0(r2)
   15fd4:	10bfffcc 	andi	r2,r2,65535
   15fd8:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   15fdc:	e0bffb0b 	ldhu	r2,-20(fp)
   15fe0:	10800044 	addi	r2,r2,1
   15fe4:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   15fe8:	e0bffb0b 	ldhu	r2,-20(fp)
   15fec:	1080004c 	andi	r2,r2,1
   15ff0:	1001981e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   15ff4:	00bffb44 	movi	r2,-19
   15ff8:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   15ffc:	00019506 	br	16654 <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   16000:	e0bfff17 	ldw	r2,-4(fp)
   16004:	10800a17 	ldw	r2,40(r2)
   16008:	01802604 	movi	r6,152
   1600c:	01401544 	movi	r5,85
   16010:	1009883a 	mov	r4,r2
   16014:	00153fc0 	call	153fc <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   16018:	e03ff915 	stw	zero,-28(fp)
   1601c:	00000f06 	br	1605c <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   16020:	e0bfff17 	ldw	r2,-4(fp)
   16024:	10800a17 	ldw	r2,40(r2)
   16028:	e0fff917 	ldw	r3,-28(fp)
   1602c:	18c00804 	addi	r3,r3,32
   16030:	10c5883a 	add	r2,r2,r3
   16034:	10800023 	ldbuio	r2,0(r2)
   16038:	10803fcc 	andi	r2,r2,255
   1603c:	1009883a 	mov	r4,r2
   16040:	e0fffb84 	addi	r3,fp,-18
   16044:	e0bff917 	ldw	r2,-28(fp)
   16048:	1885883a 	add	r2,r3,r2
   1604c:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   16050:	e0bff917 	ldw	r2,-28(fp)
   16054:	10800044 	addi	r2,r2,1
   16058:	e0bff915 	stw	r2,-28(fp)
   1605c:	e0bff917 	ldw	r2,-28(fp)
   16060:	10800190 	cmplti	r2,r2,6
   16064:	103fee1e 	bne	r2,zero,16020 <__alt_data_end+0xf0016020>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   16068:	e0bffb83 	ldbu	r2,-18(fp)
   1606c:	10803fcc 	andi	r2,r2,255
   16070:	10801458 	cmpnei	r2,r2,81
   16074:	1000291e 	bne	r2,zero,1611c <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   16078:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   1607c:	10803fcc 	andi	r2,r2,255
   16080:	10801458 	cmpnei	r2,r2,81
   16084:	1000251e 	bne	r2,zero,1611c <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   16088:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   1608c:	10803fcc 	andi	r2,r2,255
   16090:	10801498 	cmpnei	r2,r2,82
   16094:	1000211e 	bne	r2,zero,1611c <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   16098:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   1609c:	10803fcc 	andi	r2,r2,255
   160a0:	10801498 	cmpnei	r2,r2,82
   160a4:	10001d1e 	bne	r2,zero,1611c <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   160a8:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   160ac:	10803fcc 	andi	r2,r2,255
   160b0:	10801658 	cmpnei	r2,r2,89
   160b4:	1000191e 	bne	r2,zero,1611c <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   160b8:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   160bc:	10803fcc 	andi	r2,r2,255
   160c0:	10801658 	cmpnei	r2,r2,89
   160c4:	1000151e 	bne	r2,zero,1611c <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   160c8:	e0bfff17 	ldw	r2,-4(fp)
   160cc:	00c00044 	movi	r3,1
   160d0:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   160d4:	e0bfff17 	ldw	r2,-4(fp)
   160d8:	00c00084 	movi	r3,2
   160dc:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   160e0:	e0bfff17 	ldw	r2,-4(fp)
   160e4:	10800a17 	ldw	r2,40(r2)
   160e8:	10801404 	addi	r2,r2,80
   160ec:	1080002b 	ldhuio	r2,0(r2)
   160f0:	10bfffcc 	andi	r2,r2,65535
   160f4:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   160f8:	e0bffb0b 	ldhu	r2,-20(fp)
   160fc:	10800044 	addi	r2,r2,1
   16100:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   16104:	e0bffb0b 	ldhu	r2,-20(fp)
   16108:	1080004c 	andi	r2,r2,1
   1610c:	1001511e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   16110:	00bffb44 	movi	r2,-19
   16114:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   16118:	00014e06 	br	16654 <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   1611c:	e0bfff17 	ldw	r2,-4(fp)
   16120:	10800a17 	ldw	r2,40(r2)
   16124:	01802604 	movi	r6,152
   16128:	01401544 	movi	r5,85
   1612c:	1009883a 	mov	r4,r2
   16130:	00154c40 	call	154c4 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   16134:	e03ff915 	stw	zero,-28(fp)
   16138:	00000f06 	br	16178 <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   1613c:	e0bfff17 	ldw	r2,-4(fp)
   16140:	10800a17 	ldw	r2,40(r2)
   16144:	e0fff917 	ldw	r3,-28(fp)
   16148:	18c00804 	addi	r3,r3,32
   1614c:	10c5883a 	add	r2,r2,r3
   16150:	10800023 	ldbuio	r2,0(r2)
   16154:	10803fcc 	andi	r2,r2,255
   16158:	1009883a 	mov	r4,r2
   1615c:	e0fffb84 	addi	r3,fp,-18
   16160:	e0bff917 	ldw	r2,-28(fp)
   16164:	1885883a 	add	r2,r3,r2
   16168:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   1616c:	e0bff917 	ldw	r2,-28(fp)
   16170:	10800044 	addi	r2,r2,1
   16174:	e0bff915 	stw	r2,-28(fp)
   16178:	e0bff917 	ldw	r2,-28(fp)
   1617c:	10800190 	cmplti	r2,r2,6
   16180:	103fee1e 	bne	r2,zero,1613c <__alt_data_end+0xf001613c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   16184:	e0bffb83 	ldbu	r2,-18(fp)
   16188:	10803fcc 	andi	r2,r2,255
   1618c:	10801458 	cmpnei	r2,r2,81
   16190:	1000261e 	bne	r2,zero,1622c <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   16194:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   16198:	10803fcc 	andi	r2,r2,255
   1619c:	1000231e 	bne	r2,zero,1622c <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   161a0:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   161a4:	10803fcc 	andi	r2,r2,255
   161a8:	10801498 	cmpnei	r2,r2,82
   161ac:	10001f1e 	bne	r2,zero,1622c <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   161b0:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   161b4:	10803fcc 	andi	r2,r2,255
   161b8:	10001c1e 	bne	r2,zero,1622c <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   161bc:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   161c0:	10803fcc 	andi	r2,r2,255
   161c4:	10801658 	cmpnei	r2,r2,89
   161c8:	1000181e 	bne	r2,zero,1622c <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   161cc:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   161d0:	10803fcc 	andi	r2,r2,255
   161d4:	1000151e 	bne	r2,zero,1622c <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   161d8:	e0bfff17 	ldw	r2,-4(fp)
   161dc:	00c00084 	movi	r3,2
   161e0:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   161e4:	e0bfff17 	ldw	r2,-4(fp)
   161e8:	00c00084 	movi	r3,2
   161ec:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   161f0:	e0bfff17 	ldw	r2,-4(fp)
   161f4:	10800a17 	ldw	r2,40(r2)
   161f8:	10801404 	addi	r2,r2,80
   161fc:	1080002b 	ldhuio	r2,0(r2)
   16200:	10bfffcc 	andi	r2,r2,65535
   16204:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   16208:	e0bffb0b 	ldhu	r2,-20(fp)
   1620c:	10800044 	addi	r2,r2,1
   16210:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   16214:	e0bffb0b 	ldhu	r2,-20(fp)
   16218:	1080008c 	andi	r2,r2,2
   1621c:	10010d1e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   16220:	00bffb44 	movi	r2,-19
   16224:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   16228:	00010a06 	br	16654 <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   1622c:	e0bfff17 	ldw	r2,-4(fp)
   16230:	10800a17 	ldw	r2,40(r2)
   16234:	01802604 	movi	r6,152
   16238:	01401544 	movi	r5,85
   1623c:	1009883a 	mov	r4,r2
   16240:	00155600 	call	15560 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   16244:	e03ff915 	stw	zero,-28(fp)
   16248:	00000f06 	br	16288 <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   1624c:	e0bfff17 	ldw	r2,-4(fp)
   16250:	10800a17 	ldw	r2,40(r2)
   16254:	e0fff917 	ldw	r3,-28(fp)
   16258:	18c01004 	addi	r3,r3,64
   1625c:	10c5883a 	add	r2,r2,r3
   16260:	10800023 	ldbuio	r2,0(r2)
   16264:	10803fcc 	andi	r2,r2,255
   16268:	1009883a 	mov	r4,r2
   1626c:	e0fffb84 	addi	r3,fp,-18
   16270:	e0bff917 	ldw	r2,-28(fp)
   16274:	1885883a 	add	r2,r3,r2
   16278:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   1627c:	e0bff917 	ldw	r2,-28(fp)
   16280:	10800044 	addi	r2,r2,1
   16284:	e0bff915 	stw	r2,-28(fp)
   16288:	e0bff917 	ldw	r2,-28(fp)
   1628c:	10800310 	cmplti	r2,r2,12
   16290:	103fee1e 	bne	r2,zero,1624c <__alt_data_end+0xf001624c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   16294:	e0bffb83 	ldbu	r2,-18(fp)
   16298:	10803fcc 	andi	r2,r2,255
   1629c:	10801458 	cmpnei	r2,r2,81
   162a0:	1000371e 	bne	r2,zero,16380 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   162a4:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   162a8:	10803fcc 	andi	r2,r2,255
   162ac:	1000341e 	bne	r2,zero,16380 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   162b0:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   162b4:	10803fcc 	andi	r2,r2,255
   162b8:	1000311e 	bne	r2,zero,16380 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   162bc:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   162c0:	10803fcc 	andi	r2,r2,255
   162c4:	10002e1e 	bne	r2,zero,16380 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   162c8:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   162cc:	10803fcc 	andi	r2,r2,255
   162d0:	10801498 	cmpnei	r2,r2,82
   162d4:	10002a1e 	bne	r2,zero,16380 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   162d8:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   162dc:	10803fcc 	andi	r2,r2,255
   162e0:	1000271e 	bne	r2,zero,16380 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   162e4:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   162e8:	10803fcc 	andi	r2,r2,255
   162ec:	1000241e 	bne	r2,zero,16380 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   162f0:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   162f4:	10803fcc 	andi	r2,r2,255
   162f8:	1000211e 	bne	r2,zero,16380 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   162fc:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   16300:	10803fcc 	andi	r2,r2,255
   16304:	10801658 	cmpnei	r2,r2,89
   16308:	10001d1e 	bne	r2,zero,16380 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   1630c:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   16310:	10803fcc 	andi	r2,r2,255
   16314:	10001a1e 	bne	r2,zero,16380 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   16318:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   1631c:	10803fcc 	andi	r2,r2,255
   16320:	1000171e 	bne	r2,zero,16380 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   16324:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   16328:	10803fcc 	andi	r2,r2,255
   1632c:	1000141e 	bne	r2,zero,16380 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   16330:	e0bfff17 	ldw	r2,-4(fp)
   16334:	00c00104 	movi	r3,4
   16338:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   1633c:	e0bfff17 	ldw	r2,-4(fp)
   16340:	00c00104 	movi	r3,4
   16344:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   16348:	e0bfff17 	ldw	r2,-4(fp)
   1634c:	10800a17 	ldw	r2,40(r2)
   16350:	10802804 	addi	r2,r2,160
   16354:	10800037 	ldwio	r2,0(r2)
   16358:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   1635c:	e0bffb0b 	ldhu	r2,-20(fp)
   16360:	10800044 	addi	r2,r2,1
   16364:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   16368:	e0bffb0b 	ldhu	r2,-20(fp)
   1636c:	1080010c 	andi	r2,r2,4
   16370:	1000b81e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   16374:	00bffb44 	movi	r2,-19
   16378:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   1637c:	0000b506 	br	16654 <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   16380:	e0bfff17 	ldw	r2,-4(fp)
   16384:	10800a17 	ldw	r2,40(r2)
   16388:	01802604 	movi	r6,152
   1638c:	01401544 	movi	r5,85
   16390:	1009883a 	mov	r4,r2
   16394:	00155100 	call	15510 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   16398:	e03ff915 	stw	zero,-28(fp)
   1639c:	00000f06 	br	163dc <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   163a0:	e0bfff17 	ldw	r2,-4(fp)
   163a4:	10800a17 	ldw	r2,40(r2)
   163a8:	e0fff917 	ldw	r3,-28(fp)
   163ac:	18c01004 	addi	r3,r3,64
   163b0:	10c5883a 	add	r2,r2,r3
   163b4:	10800023 	ldbuio	r2,0(r2)
   163b8:	10803fcc 	andi	r2,r2,255
   163bc:	1009883a 	mov	r4,r2
   163c0:	e0fffb84 	addi	r3,fp,-18
   163c4:	e0bff917 	ldw	r2,-28(fp)
   163c8:	1885883a 	add	r2,r3,r2
   163cc:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   163d0:	e0bff917 	ldw	r2,-28(fp)
   163d4:	10800044 	addi	r2,r2,1
   163d8:	e0bff915 	stw	r2,-28(fp)
   163dc:	e0bff917 	ldw	r2,-28(fp)
   163e0:	10800310 	cmplti	r2,r2,12
   163e4:	103fee1e 	bne	r2,zero,163a0 <__alt_data_end+0xf00163a0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   163e8:	e0bffb83 	ldbu	r2,-18(fp)
   163ec:	10803fcc 	andi	r2,r2,255
   163f0:	10801458 	cmpnei	r2,r2,81
   163f4:	10003a1e 	bne	r2,zero,164e0 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   163f8:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   163fc:	10803fcc 	andi	r2,r2,255
   16400:	1000371e 	bne	r2,zero,164e0 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   16404:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   16408:	10803fcc 	andi	r2,r2,255
   1640c:	10801458 	cmpnei	r2,r2,81
   16410:	1000331e 	bne	r2,zero,164e0 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   16414:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   16418:	10803fcc 	andi	r2,r2,255
   1641c:	1000301e 	bne	r2,zero,164e0 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   16420:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   16424:	10803fcc 	andi	r2,r2,255
   16428:	10801498 	cmpnei	r2,r2,82
   1642c:	10002c1e 	bne	r2,zero,164e0 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   16430:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   16434:	10803fcc 	andi	r2,r2,255
   16438:	1000291e 	bne	r2,zero,164e0 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   1643c:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   16440:	10803fcc 	andi	r2,r2,255
   16444:	10801498 	cmpnei	r2,r2,82
   16448:	1000251e 	bne	r2,zero,164e0 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   1644c:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   16450:	10803fcc 	andi	r2,r2,255
   16454:	1000221e 	bne	r2,zero,164e0 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   16458:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   1645c:	10803fcc 	andi	r2,r2,255
   16460:	10801658 	cmpnei	r2,r2,89
   16464:	10001e1e 	bne	r2,zero,164e0 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   16468:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   1646c:	10803fcc 	andi	r2,r2,255
   16470:	10001b1e 	bne	r2,zero,164e0 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   16474:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   16478:	10803fcc 	andi	r2,r2,255
   1647c:	10801658 	cmpnei	r2,r2,89
   16480:	1000171e 	bne	r2,zero,164e0 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   16484:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   16488:	10803fcc 	andi	r2,r2,255
   1648c:	1000141e 	bne	r2,zero,164e0 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   16490:	e0bfff17 	ldw	r2,-4(fp)
   16494:	00c00084 	movi	r3,2
   16498:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   1649c:	e0bfff17 	ldw	r2,-4(fp)
   164a0:	00c00104 	movi	r3,4
   164a4:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   164a8:	e0bfff17 	ldw	r2,-4(fp)
   164ac:	10800a17 	ldw	r2,40(r2)
   164b0:	10802804 	addi	r2,r2,160
   164b4:	10800037 	ldwio	r2,0(r2)
   164b8:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   164bc:	e0bffb0b 	ldhu	r2,-20(fp)
   164c0:	10800044 	addi	r2,r2,1
   164c4:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   164c8:	e0bffb0b 	ldhu	r2,-20(fp)
   164cc:	1080010c 	andi	r2,r2,4
   164d0:	1000601e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   164d4:	00bffb44 	movi	r2,-19
   164d8:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   164dc:	00005d06 	br	16654 <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   164e0:	e0bfff17 	ldw	r2,-4(fp)
   164e4:	10800a17 	ldw	r2,40(r2)
   164e8:	01802604 	movi	r6,152
   164ec:	01401544 	movi	r5,85
   164f0:	1009883a 	mov	r4,r2
   164f4:	00154740 	call	15474 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   164f8:	e03ff915 	stw	zero,-28(fp)
   164fc:	00000f06 	br	1653c <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   16500:	e0bfff17 	ldw	r2,-4(fp)
   16504:	10800a17 	ldw	r2,40(r2)
   16508:	e0fff917 	ldw	r3,-28(fp)
   1650c:	18c01004 	addi	r3,r3,64
   16510:	10c5883a 	add	r2,r2,r3
   16514:	10800023 	ldbuio	r2,0(r2)
   16518:	10803fcc 	andi	r2,r2,255
   1651c:	1009883a 	mov	r4,r2
   16520:	e0fffb84 	addi	r3,fp,-18
   16524:	e0bff917 	ldw	r2,-28(fp)
   16528:	1885883a 	add	r2,r3,r2
   1652c:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   16530:	e0bff917 	ldw	r2,-28(fp)
   16534:	10800044 	addi	r2,r2,1
   16538:	e0bff915 	stw	r2,-28(fp)
   1653c:	e0bff917 	ldw	r2,-28(fp)
   16540:	10800310 	cmplti	r2,r2,12
   16544:	103fee1e 	bne	r2,zero,16500 <__alt_data_end+0xf0016500>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   16548:	e0bffb83 	ldbu	r2,-18(fp)
   1654c:	10803fcc 	andi	r2,r2,255
   16550:	10801458 	cmpnei	r2,r2,81
   16554:	10003f1e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   16558:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   1655c:	10803fcc 	andi	r2,r2,255
   16560:	10801458 	cmpnei	r2,r2,81
   16564:	10003b1e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   16568:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   1656c:	10803fcc 	andi	r2,r2,255
   16570:	10801458 	cmpnei	r2,r2,81
   16574:	1000371e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   16578:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   1657c:	10803fcc 	andi	r2,r2,255
   16580:	10801458 	cmpnei	r2,r2,81
   16584:	1000331e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   16588:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   1658c:	10803fcc 	andi	r2,r2,255
   16590:	10801498 	cmpnei	r2,r2,82
   16594:	10002f1e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   16598:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   1659c:	10803fcc 	andi	r2,r2,255
   165a0:	10801498 	cmpnei	r2,r2,82
   165a4:	10002b1e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   165a8:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   165ac:	10803fcc 	andi	r2,r2,255
   165b0:	10801498 	cmpnei	r2,r2,82
   165b4:	1000271e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   165b8:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   165bc:	10803fcc 	andi	r2,r2,255
   165c0:	10801498 	cmpnei	r2,r2,82
   165c4:	1000231e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   165c8:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   165cc:	10803fcc 	andi	r2,r2,255
   165d0:	10801658 	cmpnei	r2,r2,89
   165d4:	10001f1e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   165d8:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   165dc:	10803fcc 	andi	r2,r2,255
   165e0:	10801658 	cmpnei	r2,r2,89
   165e4:	10001b1e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   165e8:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   165ec:	10803fcc 	andi	r2,r2,255
   165f0:	10801658 	cmpnei	r2,r2,89
   165f4:	1000171e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   165f8:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   165fc:	10803fcc 	andi	r2,r2,255
   16600:	10801658 	cmpnei	r2,r2,89
   16604:	1000131e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   16608:	e0bfff17 	ldw	r2,-4(fp)
   1660c:	00c00044 	movi	r3,1
   16610:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   16614:	e0bfff17 	ldw	r2,-4(fp)
   16618:	00c00104 	movi	r3,4
   1661c:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   16620:	e0bfff17 	ldw	r2,-4(fp)
   16624:	10800a17 	ldw	r2,40(r2)
   16628:	10802804 	addi	r2,r2,160
   1662c:	10800037 	ldwio	r2,0(r2)
   16630:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   16634:	e0bffb0b 	ldhu	r2,-20(fp)
   16638:	10800044 	addi	r2,r2,1
   1663c:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   16640:	e0bffb0b 	ldhu	r2,-20(fp)
   16644:	1080010c 	andi	r2,r2,4
   16648:	1000021e 	bne	r2,zero,16654 <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   1664c:	00bffb44 	movi	r2,-19
   16650:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   16654:	e0bffa17 	ldw	r2,-24(fp)
}
   16658:	e037883a 	mov	sp,fp
   1665c:	dfc00117 	ldw	ra,4(sp)
   16660:	df000017 	ldw	fp,0(sp)
   16664:	dec00204 	addi	sp,sp,8
   16668:	f800283a 	ret

0001666c <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   1666c:	defffa04 	addi	sp,sp,-24
   16670:	dfc00515 	stw	ra,20(sp)
   16674:	df000415 	stw	fp,16(sp)
   16678:	df000404 	addi	fp,sp,16
   1667c:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   16680:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   16684:	01400544 	movi	r5,21
   16688:	e13fff17 	ldw	r4,-4(fp)
   1668c:	00158b40 	call	158b4 <alt_read_16bit_query_entry>
   16690:	10ffffcc 	andi	r3,r2,65535
   16694:	e0bfff17 	ldw	r2,-4(fp)
   16698:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   1669c:	e03ffc15 	stw	zero,-16(fp)
   166a0:	00001106 	br	166e8 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   166a4:	e0bfff17 	ldw	r2,-4(fp)
   166a8:	10803517 	ldw	r2,212(r2)
   166ac:	e0ffff17 	ldw	r3,-4(fp)
   166b0:	19003317 	ldw	r4,204(r3)
   166b4:	e0fffc17 	ldw	r3,-16(fp)
   166b8:	20c7883a 	add	r3,r4,r3
   166bc:	180b883a 	mov	r5,r3
   166c0:	e13fff17 	ldw	r4,-4(fp)
   166c4:	103ee83a 	callr	r2
   166c8:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   166cc:	e0fffe04 	addi	r3,fp,-8
   166d0:	e0bffc17 	ldw	r2,-16(fp)
   166d4:	1885883a 	add	r2,r3,r2
   166d8:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   166dc:	e0bffc17 	ldw	r2,-16(fp)
   166e0:	10800044 	addi	r2,r2,1
   166e4:	e0bffc15 	stw	r2,-16(fp)
   166e8:	e0bffc17 	ldw	r2,-16(fp)
   166ec:	108000d0 	cmplti	r2,r2,3
   166f0:	103fec1e 	bne	r2,zero,166a4 <__alt_data_end+0xf00166a4>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   166f4:	e0bffe03 	ldbu	r2,-8(fp)
   166f8:	10803fcc 	andi	r2,r2,255
   166fc:	10801418 	cmpnei	r2,r2,80
   16700:	1000081e 	bne	r2,zero,16724 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   16704:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   16708:	10803fcc 	andi	r2,r2,255
   1670c:	10801498 	cmpnei	r2,r2,82
   16710:	1000041e 	bne	r2,zero,16724 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   16714:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   16718:	10803fcc 	andi	r2,r2,255
   1671c:	10801260 	cmpeqi	r2,r2,73
   16720:	1000021e 	bne	r2,zero,1672c <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   16724:	00bffb44 	movi	r2,-19
   16728:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   1672c:	e0bffd17 	ldw	r2,-12(fp)
}
   16730:	e037883a 	mov	sp,fp
   16734:	dfc00117 	ldw	ra,4(sp)
   16738:	df000017 	ldw	fp,0(sp)
   1673c:	dec00204 	addi	sp,sp,8
   16740:	f800283a 	ret

00016744 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   16744:	defffa04 	addi	sp,sp,-24
   16748:	dfc00515 	stw	ra,20(sp)
   1674c:	df000415 	stw	fp,16(sp)
   16750:	df000404 	addi	fp,sp,16
   16754:	e13ffd15 	stw	r4,-12(fp)
   16758:	e17ffe15 	stw	r5,-8(fp)
   1675c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   16760:	e0bffd17 	ldw	r2,-12(fp)
   16764:	10800017 	ldw	r2,0(r2)
   16768:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   1676c:	e0bffc17 	ldw	r2,-16(fp)
   16770:	10c00a04 	addi	r3,r2,40
   16774:	e0bffd17 	ldw	r2,-12(fp)
   16778:	10800217 	ldw	r2,8(r2)
   1677c:	100f883a 	mov	r7,r2
   16780:	e1bfff17 	ldw	r6,-4(fp)
   16784:	e17ffe17 	ldw	r5,-8(fp)
   16788:	1809883a 	mov	r4,r3
   1678c:	0016d640 	call	16d64 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   16790:	e037883a 	mov	sp,fp
   16794:	dfc00117 	ldw	ra,4(sp)
   16798:	df000017 	ldw	fp,0(sp)
   1679c:	dec00204 	addi	sp,sp,8
   167a0:	f800283a 	ret

000167a4 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   167a4:	defffa04 	addi	sp,sp,-24
   167a8:	dfc00515 	stw	ra,20(sp)
   167ac:	df000415 	stw	fp,16(sp)
   167b0:	df000404 	addi	fp,sp,16
   167b4:	e13ffd15 	stw	r4,-12(fp)
   167b8:	e17ffe15 	stw	r5,-8(fp)
   167bc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   167c0:	e0bffd17 	ldw	r2,-12(fp)
   167c4:	10800017 	ldw	r2,0(r2)
   167c8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   167cc:	e0bffc17 	ldw	r2,-16(fp)
   167d0:	10c00a04 	addi	r3,r2,40
   167d4:	e0bffd17 	ldw	r2,-12(fp)
   167d8:	10800217 	ldw	r2,8(r2)
   167dc:	100f883a 	mov	r7,r2
   167e0:	e1bfff17 	ldw	r6,-4(fp)
   167e4:	e17ffe17 	ldw	r5,-8(fp)
   167e8:	1809883a 	mov	r4,r3
   167ec:	0016f800 	call	16f80 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   167f0:	e037883a 	mov	sp,fp
   167f4:	dfc00117 	ldw	ra,4(sp)
   167f8:	df000017 	ldw	fp,0(sp)
   167fc:	dec00204 	addi	sp,sp,8
   16800:	f800283a 	ret

00016804 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   16804:	defffc04 	addi	sp,sp,-16
   16808:	dfc00315 	stw	ra,12(sp)
   1680c:	df000215 	stw	fp,8(sp)
   16810:	df000204 	addi	fp,sp,8
   16814:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   16818:	e0bfff17 	ldw	r2,-4(fp)
   1681c:	10800017 	ldw	r2,0(r2)
   16820:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   16824:	e0bffe17 	ldw	r2,-8(fp)
   16828:	10c00a04 	addi	r3,r2,40
   1682c:	e0bfff17 	ldw	r2,-4(fp)
   16830:	10800217 	ldw	r2,8(r2)
   16834:	100b883a 	mov	r5,r2
   16838:	1809883a 	mov	r4,r3
   1683c:	0016c0c0 	call	16c0c <altera_avalon_jtag_uart_close>
}
   16840:	e037883a 	mov	sp,fp
   16844:	dfc00117 	ldw	ra,4(sp)
   16848:	df000017 	ldw	fp,0(sp)
   1684c:	dec00204 	addi	sp,sp,8
   16850:	f800283a 	ret

00016854 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   16854:	defffa04 	addi	sp,sp,-24
   16858:	dfc00515 	stw	ra,20(sp)
   1685c:	df000415 	stw	fp,16(sp)
   16860:	df000404 	addi	fp,sp,16
   16864:	e13ffd15 	stw	r4,-12(fp)
   16868:	e17ffe15 	stw	r5,-8(fp)
   1686c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   16870:	e0bffd17 	ldw	r2,-12(fp)
   16874:	10800017 	ldw	r2,0(r2)
   16878:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   1687c:	e0bffc17 	ldw	r2,-16(fp)
   16880:	10800a04 	addi	r2,r2,40
   16884:	e1bfff17 	ldw	r6,-4(fp)
   16888:	e17ffe17 	ldw	r5,-8(fp)
   1688c:	1009883a 	mov	r4,r2
   16890:	0016c740 	call	16c74 <altera_avalon_jtag_uart_ioctl>
}
   16894:	e037883a 	mov	sp,fp
   16898:	dfc00117 	ldw	ra,4(sp)
   1689c:	df000017 	ldw	fp,0(sp)
   168a0:	dec00204 	addi	sp,sp,8
   168a4:	f800283a 	ret

000168a8 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   168a8:	defffb04 	addi	sp,sp,-20
   168ac:	dfc00415 	stw	ra,16(sp)
   168b0:	df000315 	stw	fp,12(sp)
   168b4:	df000304 	addi	fp,sp,12
   168b8:	e13ffd15 	stw	r4,-12(fp)
   168bc:	e17ffe15 	stw	r5,-8(fp)
   168c0:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   168c4:	e0bffd17 	ldw	r2,-12(fp)
   168c8:	00c00044 	movi	r3,1
   168cc:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   168d0:	e0bffd17 	ldw	r2,-12(fp)
   168d4:	10800017 	ldw	r2,0(r2)
   168d8:	10800104 	addi	r2,r2,4
   168dc:	1007883a 	mov	r3,r2
   168e0:	e0bffd17 	ldw	r2,-12(fp)
   168e4:	10800817 	ldw	r2,32(r2)
   168e8:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   168ec:	e0bfff17 	ldw	r2,-4(fp)
   168f0:	01800074 	movhi	r6,1
   168f4:	319a5704 	addi	r6,r6,26972
   168f8:	e17ffd17 	ldw	r5,-12(fp)
   168fc:	1009883a 	mov	r4,r2
   16900:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   16904:	e0bffd17 	ldw	r2,-12(fp)
   16908:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   1690c:	e0bffd17 	ldw	r2,-12(fp)
   16910:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   16914:	d0e05897 	ldw	r3,-32414(gp)
   16918:	e1fffd17 	ldw	r7,-12(fp)
   1691c:	01800074 	movhi	r6,1
   16920:	319adb04 	addi	r6,r6,27500
   16924:	180b883a 	mov	r5,r3
   16928:	1009883a 	mov	r4,r2
   1692c:	001a8600 	call	1a860 <alt_alarm_start>
   16930:	1000040e 	bge	r2,zero,16944 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   16934:	e0fffd17 	ldw	r3,-12(fp)
   16938:	00a00034 	movhi	r2,32768
   1693c:	10bfffc4 	addi	r2,r2,-1
   16940:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   16944:	0001883a 	nop
   16948:	e037883a 	mov	sp,fp
   1694c:	dfc00117 	ldw	ra,4(sp)
   16950:	df000017 	ldw	fp,0(sp)
   16954:	dec00204 	addi	sp,sp,8
   16958:	f800283a 	ret

0001695c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   1695c:	defff704 	addi	sp,sp,-36
   16960:	df000815 	stw	fp,32(sp)
   16964:	df000804 	addi	fp,sp,32
   16968:	e13ffe15 	stw	r4,-8(fp)
   1696c:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   16970:	e0bffe17 	ldw	r2,-8(fp)
   16974:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   16978:	e0bffa17 	ldw	r2,-24(fp)
   1697c:	10800017 	ldw	r2,0(r2)
   16980:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   16984:	e0bffb17 	ldw	r2,-20(fp)
   16988:	10800104 	addi	r2,r2,4
   1698c:	10800037 	ldwio	r2,0(r2)
   16990:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   16994:	e0bffc17 	ldw	r2,-16(fp)
   16998:	1080c00c 	andi	r2,r2,768
   1699c:	10006d26 	beq	r2,zero,16b54 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   169a0:	e0bffc17 	ldw	r2,-16(fp)
   169a4:	1080400c 	andi	r2,r2,256
   169a8:	10003526 	beq	r2,zero,16a80 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   169ac:	00800074 	movhi	r2,1
   169b0:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   169b4:	e0bffa17 	ldw	r2,-24(fp)
   169b8:	10800a17 	ldw	r2,40(r2)
   169bc:	10800044 	addi	r2,r2,1
   169c0:	1081ffcc 	andi	r2,r2,2047
   169c4:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   169c8:	e0bffa17 	ldw	r2,-24(fp)
   169cc:	10c00b17 	ldw	r3,44(r2)
   169d0:	e0bffd17 	ldw	r2,-12(fp)
   169d4:	18801526 	beq	r3,r2,16a2c <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   169d8:	e0bffb17 	ldw	r2,-20(fp)
   169dc:	10800037 	ldwio	r2,0(r2)
   169e0:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   169e4:	e0bff817 	ldw	r2,-32(fp)
   169e8:	10a0000c 	andi	r2,r2,32768
   169ec:	10001126 	beq	r2,zero,16a34 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   169f0:	e0bffa17 	ldw	r2,-24(fp)
   169f4:	10800a17 	ldw	r2,40(r2)
   169f8:	e0fff817 	ldw	r3,-32(fp)
   169fc:	1809883a 	mov	r4,r3
   16a00:	e0fffa17 	ldw	r3,-24(fp)
   16a04:	1885883a 	add	r2,r3,r2
   16a08:	10800e04 	addi	r2,r2,56
   16a0c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16a10:	e0bffa17 	ldw	r2,-24(fp)
   16a14:	10800a17 	ldw	r2,40(r2)
   16a18:	10800044 	addi	r2,r2,1
   16a1c:	10c1ffcc 	andi	r3,r2,2047
   16a20:	e0bffa17 	ldw	r2,-24(fp)
   16a24:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   16a28:	003fe206 	br	169b4 <__alt_data_end+0xf00169b4>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   16a2c:	0001883a 	nop
   16a30:	00000106 	br	16a38 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   16a34:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   16a38:	e0bff817 	ldw	r2,-32(fp)
   16a3c:	10bfffec 	andhi	r2,r2,65535
   16a40:	10000f26 	beq	r2,zero,16a80 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   16a44:	e0bffa17 	ldw	r2,-24(fp)
   16a48:	10c00817 	ldw	r3,32(r2)
   16a4c:	00bfff84 	movi	r2,-2
   16a50:	1886703a 	and	r3,r3,r2
   16a54:	e0bffa17 	ldw	r2,-24(fp)
   16a58:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   16a5c:	e0bffb17 	ldw	r2,-20(fp)
   16a60:	10800104 	addi	r2,r2,4
   16a64:	1007883a 	mov	r3,r2
   16a68:	e0bffa17 	ldw	r2,-24(fp)
   16a6c:	10800817 	ldw	r2,32(r2)
   16a70:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   16a74:	e0bffb17 	ldw	r2,-20(fp)
   16a78:	10800104 	addi	r2,r2,4
   16a7c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   16a80:	e0bffc17 	ldw	r2,-16(fp)
   16a84:	1080800c 	andi	r2,r2,512
   16a88:	103fbe26 	beq	r2,zero,16984 <__alt_data_end+0xf0016984>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   16a8c:	e0bffc17 	ldw	r2,-16(fp)
   16a90:	1004d43a 	srli	r2,r2,16
   16a94:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   16a98:	00001406 	br	16aec <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   16a9c:	e0bffb17 	ldw	r2,-20(fp)
   16aa0:	e0fffa17 	ldw	r3,-24(fp)
   16aa4:	18c00d17 	ldw	r3,52(r3)
   16aa8:	e13ffa17 	ldw	r4,-24(fp)
   16aac:	20c7883a 	add	r3,r4,r3
   16ab0:	18c20e04 	addi	r3,r3,2104
   16ab4:	18c00003 	ldbu	r3,0(r3)
   16ab8:	18c03fcc 	andi	r3,r3,255
   16abc:	18c0201c 	xori	r3,r3,128
   16ac0:	18ffe004 	addi	r3,r3,-128
   16ac4:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16ac8:	e0bffa17 	ldw	r2,-24(fp)
   16acc:	10800d17 	ldw	r2,52(r2)
   16ad0:	10800044 	addi	r2,r2,1
   16ad4:	10c1ffcc 	andi	r3,r2,2047
   16ad8:	e0bffa17 	ldw	r2,-24(fp)
   16adc:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   16ae0:	e0bff917 	ldw	r2,-28(fp)
   16ae4:	10bfffc4 	addi	r2,r2,-1
   16ae8:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   16aec:	e0bff917 	ldw	r2,-28(fp)
   16af0:	10000526 	beq	r2,zero,16b08 <altera_avalon_jtag_uart_irq+0x1ac>
   16af4:	e0bffa17 	ldw	r2,-24(fp)
   16af8:	10c00d17 	ldw	r3,52(r2)
   16afc:	e0bffa17 	ldw	r2,-24(fp)
   16b00:	10800c17 	ldw	r2,48(r2)
   16b04:	18bfe51e 	bne	r3,r2,16a9c <__alt_data_end+0xf0016a9c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   16b08:	e0bff917 	ldw	r2,-28(fp)
   16b0c:	103f9d26 	beq	r2,zero,16984 <__alt_data_end+0xf0016984>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   16b10:	e0bffa17 	ldw	r2,-24(fp)
   16b14:	10c00817 	ldw	r3,32(r2)
   16b18:	00bfff44 	movi	r2,-3
   16b1c:	1886703a 	and	r3,r3,r2
   16b20:	e0bffa17 	ldw	r2,-24(fp)
   16b24:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16b28:	e0bffa17 	ldw	r2,-24(fp)
   16b2c:	10800017 	ldw	r2,0(r2)
   16b30:	10800104 	addi	r2,r2,4
   16b34:	1007883a 	mov	r3,r2
   16b38:	e0bffa17 	ldw	r2,-24(fp)
   16b3c:	10800817 	ldw	r2,32(r2)
   16b40:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   16b44:	e0bffb17 	ldw	r2,-20(fp)
   16b48:	10800104 	addi	r2,r2,4
   16b4c:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   16b50:	003f8c06 	br	16984 <__alt_data_end+0xf0016984>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   16b54:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   16b58:	0001883a 	nop
   16b5c:	e037883a 	mov	sp,fp
   16b60:	df000017 	ldw	fp,0(sp)
   16b64:	dec00104 	addi	sp,sp,4
   16b68:	f800283a 	ret

00016b6c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   16b6c:	defff804 	addi	sp,sp,-32
   16b70:	df000715 	stw	fp,28(sp)
   16b74:	df000704 	addi	fp,sp,28
   16b78:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   16b7c:	e0bffb17 	ldw	r2,-20(fp)
   16b80:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   16b84:	e0bff917 	ldw	r2,-28(fp)
   16b88:	10800017 	ldw	r2,0(r2)
   16b8c:	10800104 	addi	r2,r2,4
   16b90:	10800037 	ldwio	r2,0(r2)
   16b94:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   16b98:	e0bffa17 	ldw	r2,-24(fp)
   16b9c:	1081000c 	andi	r2,r2,1024
   16ba0:	10000b26 	beq	r2,zero,16bd0 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   16ba4:	e0bff917 	ldw	r2,-28(fp)
   16ba8:	10800017 	ldw	r2,0(r2)
   16bac:	10800104 	addi	r2,r2,4
   16bb0:	1007883a 	mov	r3,r2
   16bb4:	e0bff917 	ldw	r2,-28(fp)
   16bb8:	10800817 	ldw	r2,32(r2)
   16bbc:	10810014 	ori	r2,r2,1024
   16bc0:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   16bc4:	e0bff917 	ldw	r2,-28(fp)
   16bc8:	10000915 	stw	zero,36(r2)
   16bcc:	00000a06 	br	16bf8 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   16bd0:	e0bff917 	ldw	r2,-28(fp)
   16bd4:	10c00917 	ldw	r3,36(r2)
   16bd8:	00a00034 	movhi	r2,32768
   16bdc:	10bfff04 	addi	r2,r2,-4
   16be0:	10c00536 	bltu	r2,r3,16bf8 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   16be4:	e0bff917 	ldw	r2,-28(fp)
   16be8:	10800917 	ldw	r2,36(r2)
   16bec:	10c00044 	addi	r3,r2,1
   16bf0:	e0bff917 	ldw	r2,-28(fp)
   16bf4:	10c00915 	stw	r3,36(r2)
   16bf8:	d0a05897 	ldw	r2,-32414(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   16bfc:	e037883a 	mov	sp,fp
   16c00:	df000017 	ldw	fp,0(sp)
   16c04:	dec00104 	addi	sp,sp,4
   16c08:	f800283a 	ret

00016c0c <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   16c0c:	defffd04 	addi	sp,sp,-12
   16c10:	df000215 	stw	fp,8(sp)
   16c14:	df000204 	addi	fp,sp,8
   16c18:	e13ffe15 	stw	r4,-8(fp)
   16c1c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   16c20:	00000506 	br	16c38 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   16c24:	e0bfff17 	ldw	r2,-4(fp)
   16c28:	1090000c 	andi	r2,r2,16384
   16c2c:	10000226 	beq	r2,zero,16c38 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   16c30:	00bffd44 	movi	r2,-11
   16c34:	00000b06 	br	16c64 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   16c38:	e0bffe17 	ldw	r2,-8(fp)
   16c3c:	10c00d17 	ldw	r3,52(r2)
   16c40:	e0bffe17 	ldw	r2,-8(fp)
   16c44:	10800c17 	ldw	r2,48(r2)
   16c48:	18800526 	beq	r3,r2,16c60 <altera_avalon_jtag_uart_close+0x54>
   16c4c:	e0bffe17 	ldw	r2,-8(fp)
   16c50:	10c00917 	ldw	r3,36(r2)
   16c54:	e0bffe17 	ldw	r2,-8(fp)
   16c58:	10800117 	ldw	r2,4(r2)
   16c5c:	18bff136 	bltu	r3,r2,16c24 <__alt_data_end+0xf0016c24>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   16c60:	0005883a 	mov	r2,zero
}
   16c64:	e037883a 	mov	sp,fp
   16c68:	df000017 	ldw	fp,0(sp)
   16c6c:	dec00104 	addi	sp,sp,4
   16c70:	f800283a 	ret

00016c74 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   16c74:	defffa04 	addi	sp,sp,-24
   16c78:	df000515 	stw	fp,20(sp)
   16c7c:	df000504 	addi	fp,sp,20
   16c80:	e13ffd15 	stw	r4,-12(fp)
   16c84:	e17ffe15 	stw	r5,-8(fp)
   16c88:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   16c8c:	00bff9c4 	movi	r2,-25
   16c90:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   16c94:	e0bffe17 	ldw	r2,-8(fp)
   16c98:	10da8060 	cmpeqi	r3,r2,27137
   16c9c:	1800031e 	bne	r3,zero,16cac <altera_avalon_jtag_uart_ioctl+0x38>
   16ca0:	109a80a0 	cmpeqi	r2,r2,27138
   16ca4:	1000181e 	bne	r2,zero,16d08 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   16ca8:	00002906 	br	16d50 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   16cac:	e0bffd17 	ldw	r2,-12(fp)
   16cb0:	10c00117 	ldw	r3,4(r2)
   16cb4:	00a00034 	movhi	r2,32768
   16cb8:	10bfffc4 	addi	r2,r2,-1
   16cbc:	18802126 	beq	r3,r2,16d44 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   16cc0:	e0bfff17 	ldw	r2,-4(fp)
   16cc4:	10800017 	ldw	r2,0(r2)
   16cc8:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   16ccc:	e0bffc17 	ldw	r2,-16(fp)
   16cd0:	10800090 	cmplti	r2,r2,2
   16cd4:	1000061e 	bne	r2,zero,16cf0 <altera_avalon_jtag_uart_ioctl+0x7c>
   16cd8:	e0fffc17 	ldw	r3,-16(fp)
   16cdc:	00a00034 	movhi	r2,32768
   16ce0:	10bfffc4 	addi	r2,r2,-1
   16ce4:	18800226 	beq	r3,r2,16cf0 <altera_avalon_jtag_uart_ioctl+0x7c>
   16ce8:	e0bffc17 	ldw	r2,-16(fp)
   16cec:	00000206 	br	16cf8 <altera_avalon_jtag_uart_ioctl+0x84>
   16cf0:	00a00034 	movhi	r2,32768
   16cf4:	10bfff84 	addi	r2,r2,-2
   16cf8:	e0fffd17 	ldw	r3,-12(fp)
   16cfc:	18800115 	stw	r2,4(r3)
      rc = 0;
   16d00:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16d04:	00000f06 	br	16d44 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   16d08:	e0bffd17 	ldw	r2,-12(fp)
   16d0c:	10c00117 	ldw	r3,4(r2)
   16d10:	00a00034 	movhi	r2,32768
   16d14:	10bfffc4 	addi	r2,r2,-1
   16d18:	18800c26 	beq	r3,r2,16d4c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   16d1c:	e0bffd17 	ldw	r2,-12(fp)
   16d20:	10c00917 	ldw	r3,36(r2)
   16d24:	e0bffd17 	ldw	r2,-12(fp)
   16d28:	10800117 	ldw	r2,4(r2)
   16d2c:	1885803a 	cmpltu	r2,r3,r2
   16d30:	10c03fcc 	andi	r3,r2,255
   16d34:	e0bfff17 	ldw	r2,-4(fp)
   16d38:	10c00015 	stw	r3,0(r2)
      rc = 0;
   16d3c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16d40:	00000206 	br	16d4c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   16d44:	0001883a 	nop
   16d48:	00000106 	br	16d50 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   16d4c:	0001883a 	nop

  default:
    break;
  }

  return rc;
   16d50:	e0bffb17 	ldw	r2,-20(fp)
}
   16d54:	e037883a 	mov	sp,fp
   16d58:	df000017 	ldw	fp,0(sp)
   16d5c:	dec00104 	addi	sp,sp,4
   16d60:	f800283a 	ret

00016d64 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   16d64:	defff304 	addi	sp,sp,-52
   16d68:	dfc00c15 	stw	ra,48(sp)
   16d6c:	df000b15 	stw	fp,44(sp)
   16d70:	df000b04 	addi	fp,sp,44
   16d74:	e13ffc15 	stw	r4,-16(fp)
   16d78:	e17ffd15 	stw	r5,-12(fp)
   16d7c:	e1bffe15 	stw	r6,-8(fp)
   16d80:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   16d84:	e0bffd17 	ldw	r2,-12(fp)
   16d88:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   16d8c:	00004706 	br	16eac <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   16d90:	e0bffc17 	ldw	r2,-16(fp)
   16d94:	10800a17 	ldw	r2,40(r2)
   16d98:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   16d9c:	e0bffc17 	ldw	r2,-16(fp)
   16da0:	10800b17 	ldw	r2,44(r2)
   16da4:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   16da8:	e0fff717 	ldw	r3,-36(fp)
   16dac:	e0bff817 	ldw	r2,-32(fp)
   16db0:	18800536 	bltu	r3,r2,16dc8 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   16db4:	e0fff717 	ldw	r3,-36(fp)
   16db8:	e0bff817 	ldw	r2,-32(fp)
   16dbc:	1885c83a 	sub	r2,r3,r2
   16dc0:	e0bff615 	stw	r2,-40(fp)
   16dc4:	00000406 	br	16dd8 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   16dc8:	00c20004 	movi	r3,2048
   16dcc:	e0bff817 	ldw	r2,-32(fp)
   16dd0:	1885c83a 	sub	r2,r3,r2
   16dd4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   16dd8:	e0bff617 	ldw	r2,-40(fp)
   16ddc:	10001e26 	beq	r2,zero,16e58 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   16de0:	e0fffe17 	ldw	r3,-8(fp)
   16de4:	e0bff617 	ldw	r2,-40(fp)
   16de8:	1880022e 	bgeu	r3,r2,16df4 <altera_avalon_jtag_uart_read+0x90>
        n = space;
   16dec:	e0bffe17 	ldw	r2,-8(fp)
   16df0:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   16df4:	e0bffc17 	ldw	r2,-16(fp)
   16df8:	10c00e04 	addi	r3,r2,56
   16dfc:	e0bff817 	ldw	r2,-32(fp)
   16e00:	1885883a 	add	r2,r3,r2
   16e04:	e1bff617 	ldw	r6,-40(fp)
   16e08:	100b883a 	mov	r5,r2
   16e0c:	e13ff517 	ldw	r4,-44(fp)
   16e10:	0009b240 	call	9b24 <memcpy>
      ptr   += n;
   16e14:	e0fff517 	ldw	r3,-44(fp)
   16e18:	e0bff617 	ldw	r2,-40(fp)
   16e1c:	1885883a 	add	r2,r3,r2
   16e20:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   16e24:	e0fffe17 	ldw	r3,-8(fp)
   16e28:	e0bff617 	ldw	r2,-40(fp)
   16e2c:	1885c83a 	sub	r2,r3,r2
   16e30:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16e34:	e0fff817 	ldw	r3,-32(fp)
   16e38:	e0bff617 	ldw	r2,-40(fp)
   16e3c:	1885883a 	add	r2,r3,r2
   16e40:	10c1ffcc 	andi	r3,r2,2047
   16e44:	e0bffc17 	ldw	r2,-16(fp)
   16e48:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   16e4c:	e0bffe17 	ldw	r2,-8(fp)
   16e50:	00bfcf16 	blt	zero,r2,16d90 <__alt_data_end+0xf0016d90>
   16e54:	00000106 	br	16e5c <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   16e58:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   16e5c:	e0fff517 	ldw	r3,-44(fp)
   16e60:	e0bffd17 	ldw	r2,-12(fp)
   16e64:	1880141e 	bne	r3,r2,16eb8 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   16e68:	e0bfff17 	ldw	r2,-4(fp)
   16e6c:	1090000c 	andi	r2,r2,16384
   16e70:	1000131e 	bne	r2,zero,16ec0 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   16e74:	0001883a 	nop
   16e78:	e0bffc17 	ldw	r2,-16(fp)
   16e7c:	10c00a17 	ldw	r3,40(r2)
   16e80:	e0bff717 	ldw	r2,-36(fp)
   16e84:	1880051e 	bne	r3,r2,16e9c <altera_avalon_jtag_uart_read+0x138>
   16e88:	e0bffc17 	ldw	r2,-16(fp)
   16e8c:	10c00917 	ldw	r3,36(r2)
   16e90:	e0bffc17 	ldw	r2,-16(fp)
   16e94:	10800117 	ldw	r2,4(r2)
   16e98:	18bff736 	bltu	r3,r2,16e78 <__alt_data_end+0xf0016e78>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   16e9c:	e0bffc17 	ldw	r2,-16(fp)
   16ea0:	10c00a17 	ldw	r3,40(r2)
   16ea4:	e0bff717 	ldw	r2,-36(fp)
   16ea8:	18800726 	beq	r3,r2,16ec8 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   16eac:	e0bffe17 	ldw	r2,-8(fp)
   16eb0:	00bfb716 	blt	zero,r2,16d90 <__alt_data_end+0xf0016d90>
   16eb4:	00000506 	br	16ecc <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   16eb8:	0001883a 	nop
   16ebc:	00000306 	br	16ecc <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   16ec0:	0001883a 	nop
   16ec4:	00000106 	br	16ecc <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   16ec8:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   16ecc:	e0fff517 	ldw	r3,-44(fp)
   16ed0:	e0bffd17 	ldw	r2,-12(fp)
   16ed4:	18801826 	beq	r3,r2,16f38 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16ed8:	0005303a 	rdctl	r2,status
   16edc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16ee0:	e0fffb17 	ldw	r3,-20(fp)
   16ee4:	00bfff84 	movi	r2,-2
   16ee8:	1884703a 	and	r2,r3,r2
   16eec:	1001703a 	wrctl	status,r2
  
  return context;
   16ef0:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   16ef4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   16ef8:	e0bffc17 	ldw	r2,-16(fp)
   16efc:	10800817 	ldw	r2,32(r2)
   16f00:	10c00054 	ori	r3,r2,1
   16f04:	e0bffc17 	ldw	r2,-16(fp)
   16f08:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16f0c:	e0bffc17 	ldw	r2,-16(fp)
   16f10:	10800017 	ldw	r2,0(r2)
   16f14:	10800104 	addi	r2,r2,4
   16f18:	1007883a 	mov	r3,r2
   16f1c:	e0bffc17 	ldw	r2,-16(fp)
   16f20:	10800817 	ldw	r2,32(r2)
   16f24:	18800035 	stwio	r2,0(r3)
   16f28:	e0bffa17 	ldw	r2,-24(fp)
   16f2c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16f30:	e0bff917 	ldw	r2,-28(fp)
   16f34:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   16f38:	e0fff517 	ldw	r3,-44(fp)
   16f3c:	e0bffd17 	ldw	r2,-12(fp)
   16f40:	18800426 	beq	r3,r2,16f54 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   16f44:	e0fff517 	ldw	r3,-44(fp)
   16f48:	e0bffd17 	ldw	r2,-12(fp)
   16f4c:	1885c83a 	sub	r2,r3,r2
   16f50:	00000606 	br	16f6c <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   16f54:	e0bfff17 	ldw	r2,-4(fp)
   16f58:	1090000c 	andi	r2,r2,16384
   16f5c:	10000226 	beq	r2,zero,16f68 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   16f60:	00bffd44 	movi	r2,-11
   16f64:	00000106 	br	16f6c <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   16f68:	00bffec4 	movi	r2,-5
}
   16f6c:	e037883a 	mov	sp,fp
   16f70:	dfc00117 	ldw	ra,4(sp)
   16f74:	df000017 	ldw	fp,0(sp)
   16f78:	dec00204 	addi	sp,sp,8
   16f7c:	f800283a 	ret

00016f80 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   16f80:	defff304 	addi	sp,sp,-52
   16f84:	dfc00c15 	stw	ra,48(sp)
   16f88:	df000b15 	stw	fp,44(sp)
   16f8c:	df000b04 	addi	fp,sp,44
   16f90:	e13ffc15 	stw	r4,-16(fp)
   16f94:	e17ffd15 	stw	r5,-12(fp)
   16f98:	e1bffe15 	stw	r6,-8(fp)
   16f9c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   16fa0:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   16fa4:	e0bffd17 	ldw	r2,-12(fp)
   16fa8:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   16fac:	00003706 	br	1708c <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   16fb0:	e0bffc17 	ldw	r2,-16(fp)
   16fb4:	10800c17 	ldw	r2,48(r2)
   16fb8:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   16fbc:	e0bffc17 	ldw	r2,-16(fp)
   16fc0:	10800d17 	ldw	r2,52(r2)
   16fc4:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   16fc8:	e0fff917 	ldw	r3,-28(fp)
   16fcc:	e0bff517 	ldw	r2,-44(fp)
   16fd0:	1880062e 	bgeu	r3,r2,16fec <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   16fd4:	e0fff517 	ldw	r3,-44(fp)
   16fd8:	e0bff917 	ldw	r2,-28(fp)
   16fdc:	1885c83a 	sub	r2,r3,r2
   16fe0:	10bfffc4 	addi	r2,r2,-1
   16fe4:	e0bff615 	stw	r2,-40(fp)
   16fe8:	00000b06 	br	17018 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   16fec:	e0bff517 	ldw	r2,-44(fp)
   16ff0:	10000526 	beq	r2,zero,17008 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   16ff4:	00c20004 	movi	r3,2048
   16ff8:	e0bff917 	ldw	r2,-28(fp)
   16ffc:	1885c83a 	sub	r2,r3,r2
   17000:	e0bff615 	stw	r2,-40(fp)
   17004:	00000406 	br	17018 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   17008:	00c1ffc4 	movi	r3,2047
   1700c:	e0bff917 	ldw	r2,-28(fp)
   17010:	1885c83a 	sub	r2,r3,r2
   17014:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   17018:	e0bff617 	ldw	r2,-40(fp)
   1701c:	10001e26 	beq	r2,zero,17098 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   17020:	e0fffe17 	ldw	r3,-8(fp)
   17024:	e0bff617 	ldw	r2,-40(fp)
   17028:	1880022e 	bgeu	r3,r2,17034 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   1702c:	e0bffe17 	ldw	r2,-8(fp)
   17030:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   17034:	e0bffc17 	ldw	r2,-16(fp)
   17038:	10c20e04 	addi	r3,r2,2104
   1703c:	e0bff917 	ldw	r2,-28(fp)
   17040:	1885883a 	add	r2,r3,r2
   17044:	e1bff617 	ldw	r6,-40(fp)
   17048:	e17ffd17 	ldw	r5,-12(fp)
   1704c:	1009883a 	mov	r4,r2
   17050:	0009b240 	call	9b24 <memcpy>
      ptr   += n;
   17054:	e0fffd17 	ldw	r3,-12(fp)
   17058:	e0bff617 	ldw	r2,-40(fp)
   1705c:	1885883a 	add	r2,r3,r2
   17060:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   17064:	e0fffe17 	ldw	r3,-8(fp)
   17068:	e0bff617 	ldw	r2,-40(fp)
   1706c:	1885c83a 	sub	r2,r3,r2
   17070:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   17074:	e0fff917 	ldw	r3,-28(fp)
   17078:	e0bff617 	ldw	r2,-40(fp)
   1707c:	1885883a 	add	r2,r3,r2
   17080:	10c1ffcc 	andi	r3,r2,2047
   17084:	e0bffc17 	ldw	r2,-16(fp)
   17088:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   1708c:	e0bffe17 	ldw	r2,-8(fp)
   17090:	00bfc716 	blt	zero,r2,16fb0 <__alt_data_end+0xf0016fb0>
   17094:	00000106 	br	1709c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   17098:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1709c:	0005303a 	rdctl	r2,status
   170a0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   170a4:	e0fffb17 	ldw	r3,-20(fp)
   170a8:	00bfff84 	movi	r2,-2
   170ac:	1884703a 	and	r2,r3,r2
   170b0:	1001703a 	wrctl	status,r2
  
  return context;
   170b4:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   170b8:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   170bc:	e0bffc17 	ldw	r2,-16(fp)
   170c0:	10800817 	ldw	r2,32(r2)
   170c4:	10c00094 	ori	r3,r2,2
   170c8:	e0bffc17 	ldw	r2,-16(fp)
   170cc:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   170d0:	e0bffc17 	ldw	r2,-16(fp)
   170d4:	10800017 	ldw	r2,0(r2)
   170d8:	10800104 	addi	r2,r2,4
   170dc:	1007883a 	mov	r3,r2
   170e0:	e0bffc17 	ldw	r2,-16(fp)
   170e4:	10800817 	ldw	r2,32(r2)
   170e8:	18800035 	stwio	r2,0(r3)
   170ec:	e0bffa17 	ldw	r2,-24(fp)
   170f0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   170f4:	e0bff817 	ldw	r2,-32(fp)
   170f8:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   170fc:	e0bffe17 	ldw	r2,-8(fp)
   17100:	0080100e 	bge	zero,r2,17144 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   17104:	e0bfff17 	ldw	r2,-4(fp)
   17108:	1090000c 	andi	r2,r2,16384
   1710c:	1000101e 	bne	r2,zero,17150 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   17110:	0001883a 	nop
   17114:	e0bffc17 	ldw	r2,-16(fp)
   17118:	10c00d17 	ldw	r3,52(r2)
   1711c:	e0bff517 	ldw	r2,-44(fp)
   17120:	1880051e 	bne	r3,r2,17138 <altera_avalon_jtag_uart_write+0x1b8>
   17124:	e0bffc17 	ldw	r2,-16(fp)
   17128:	10c00917 	ldw	r3,36(r2)
   1712c:	e0bffc17 	ldw	r2,-16(fp)
   17130:	10800117 	ldw	r2,4(r2)
   17134:	18bff736 	bltu	r3,r2,17114 <__alt_data_end+0xf0017114>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   17138:	e0bffc17 	ldw	r2,-16(fp)
   1713c:	10800917 	ldw	r2,36(r2)
   17140:	1000051e 	bne	r2,zero,17158 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   17144:	e0bffe17 	ldw	r2,-8(fp)
   17148:	00bfd016 	blt	zero,r2,1708c <__alt_data_end+0xf001708c>
   1714c:	00000306 	br	1715c <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   17150:	0001883a 	nop
   17154:	00000106 	br	1715c <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   17158:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   1715c:	e0fffd17 	ldw	r3,-12(fp)
   17160:	e0bff717 	ldw	r2,-36(fp)
   17164:	18800426 	beq	r3,r2,17178 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   17168:	e0fffd17 	ldw	r3,-12(fp)
   1716c:	e0bff717 	ldw	r2,-36(fp)
   17170:	1885c83a 	sub	r2,r3,r2
   17174:	00000606 	br	17190 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   17178:	e0bfff17 	ldw	r2,-4(fp)
   1717c:	1090000c 	andi	r2,r2,16384
   17180:	10000226 	beq	r2,zero,1718c <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   17184:	00bffd44 	movi	r2,-11
   17188:	00000106 	br	17190 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   1718c:	00bffec4 	movi	r2,-5
}
   17190:	e037883a 	mov	sp,fp
   17194:	dfc00117 	ldw	ra,4(sp)
   17198:	df000017 	ldw	fp,0(sp)
   1719c:	dec00204 	addi	sp,sp,8
   171a0:	f800283a 	ret

000171a4 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   171a4:	defffa04 	addi	sp,sp,-24
   171a8:	dfc00515 	stw	ra,20(sp)
   171ac:	df000415 	stw	fp,16(sp)
   171b0:	df000404 	addi	fp,sp,16
   171b4:	e13ffe15 	stw	r4,-8(fp)
   171b8:	2805883a 	mov	r2,r5
   171bc:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   171c0:	e0bffe17 	ldw	r2,-8(fp)
   171c4:	10800017 	ldw	r2,0(r2)
   171c8:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   171cc:	008003f4 	movhi	r2,15
   171d0:	10909004 	addi	r2,r2,16960
   171d4:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   171d8:	e0bffe17 	ldw	r2,-8(fp)
   171dc:	10800803 	ldbu	r2,32(r2)
   171e0:	10803fcc 	andi	r2,r2,255
   171e4:	1080201c 	xori	r2,r2,128
   171e8:	10bfe004 	addi	r2,r2,-128
   171ec:	1000151e 	bne	r2,zero,17244 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   171f0:	00000906 	br	17218 <lcd_write_command+0x74>
    if (--i == 0)
   171f4:	e0bffc17 	ldw	r2,-16(fp)
   171f8:	10bfffc4 	addi	r2,r2,-1
   171fc:	e0bffc15 	stw	r2,-16(fp)
   17200:	e0bffc17 	ldw	r2,-16(fp)
   17204:	1000041e 	bne	r2,zero,17218 <lcd_write_command+0x74>
    {
      sp->broken = 1;
   17208:	e0bffe17 	ldw	r2,-8(fp)
   1720c:	00c00044 	movi	r3,1
   17210:	10c00805 	stb	r3,32(r2)
      return;
   17214:	00000c06 	br	17248 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   17218:	e0bffd17 	ldw	r2,-12(fp)
   1721c:	10800104 	addi	r2,r2,4
   17220:	10800037 	ldwio	r2,0(r2)
   17224:	1080200c 	andi	r2,r2,128
   17228:	103ff21e 	bne	r2,zero,171f4 <__alt_data_end+0xf00171f4>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   1722c:	01001904 	movi	r4,100
   17230:	001b2280 	call	1b228 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   17234:	e0bffd17 	ldw	r2,-12(fp)
   17238:	e0ffff03 	ldbu	r3,-4(fp)
   1723c:	10c00035 	stwio	r3,0(r2)
   17240:	00000106 	br	17248 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   17244:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   17248:	e037883a 	mov	sp,fp
   1724c:	dfc00117 	ldw	ra,4(sp)
   17250:	df000017 	ldw	fp,0(sp)
   17254:	dec00204 	addi	sp,sp,8
   17258:	f800283a 	ret

0001725c <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   1725c:	defffa04 	addi	sp,sp,-24
   17260:	dfc00515 	stw	ra,20(sp)
   17264:	df000415 	stw	fp,16(sp)
   17268:	df000404 	addi	fp,sp,16
   1726c:	e13ffe15 	stw	r4,-8(fp)
   17270:	2805883a 	mov	r2,r5
   17274:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   17278:	e0bffe17 	ldw	r2,-8(fp)
   1727c:	10800017 	ldw	r2,0(r2)
   17280:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   17284:	008003f4 	movhi	r2,15
   17288:	10909004 	addi	r2,r2,16960
   1728c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   17290:	e0bffe17 	ldw	r2,-8(fp)
   17294:	10800803 	ldbu	r2,32(r2)
   17298:	10803fcc 	andi	r2,r2,255
   1729c:	1080201c 	xori	r2,r2,128
   172a0:	10bfe004 	addi	r2,r2,-128
   172a4:	10001d1e 	bne	r2,zero,1731c <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   172a8:	00000906 	br	172d0 <lcd_write_data+0x74>
    if (--i == 0)
   172ac:	e0bffc17 	ldw	r2,-16(fp)
   172b0:	10bfffc4 	addi	r2,r2,-1
   172b4:	e0bffc15 	stw	r2,-16(fp)
   172b8:	e0bffc17 	ldw	r2,-16(fp)
   172bc:	1000041e 	bne	r2,zero,172d0 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   172c0:	e0bffe17 	ldw	r2,-8(fp)
   172c4:	00c00044 	movi	r3,1
   172c8:	10c00805 	stb	r3,32(r2)
      return;
   172cc:	00001406 	br	17320 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   172d0:	e0bffd17 	ldw	r2,-12(fp)
   172d4:	10800104 	addi	r2,r2,4
   172d8:	10800037 	ldwio	r2,0(r2)
   172dc:	1080200c 	andi	r2,r2,128
   172e0:	103ff21e 	bne	r2,zero,172ac <__alt_data_end+0xf00172ac>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   172e4:	01001904 	movi	r4,100
   172e8:	001b2280 	call	1b228 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   172ec:	e0bffd17 	ldw	r2,-12(fp)
   172f0:	10800204 	addi	r2,r2,8
   172f4:	1007883a 	mov	r3,r2
   172f8:	e0bfff03 	ldbu	r2,-4(fp)
   172fc:	18800035 	stwio	r2,0(r3)

  sp->address++;
   17300:	e0bffe17 	ldw	r2,-8(fp)
   17304:	108008c3 	ldbu	r2,35(r2)
   17308:	10800044 	addi	r2,r2,1
   1730c:	1007883a 	mov	r3,r2
   17310:	e0bffe17 	ldw	r2,-8(fp)
   17314:	10c008c5 	stb	r3,35(r2)
   17318:	00000106 	br	17320 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   1731c:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   17320:	e037883a 	mov	sp,fp
   17324:	dfc00117 	ldw	ra,4(sp)
   17328:	df000017 	ldw	fp,0(sp)
   1732c:	dec00204 	addi	sp,sp,8
   17330:	f800283a 	ret

00017334 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   17334:	defffc04 	addi	sp,sp,-16
   17338:	dfc00315 	stw	ra,12(sp)
   1733c:	df000215 	stw	fp,8(sp)
   17340:	df000204 	addi	fp,sp,8
   17344:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   17348:	01400044 	movi	r5,1
   1734c:	e13fff17 	ldw	r4,-4(fp)
   17350:	00171a40 	call	171a4 <lcd_write_command>

  sp->x = 0;
   17354:	e0bfff17 	ldw	r2,-4(fp)
   17358:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   1735c:	e0bfff17 	ldw	r2,-4(fp)
   17360:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   17364:	e0bfff17 	ldw	r2,-4(fp)
   17368:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1736c:	e03ffe15 	stw	zero,-8(fp)
   17370:	00001b06 	br	173e0 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   17374:	e0bffe17 	ldw	r2,-8(fp)
   17378:	108018e4 	muli	r2,r2,99
   1737c:	10801004 	addi	r2,r2,64
   17380:	e0ffff17 	ldw	r3,-4(fp)
   17384:	1885883a 	add	r2,r3,r2
   17388:	01801444 	movi	r6,81
   1738c:	01400804 	movi	r5,32
   17390:	1009883a 	mov	r4,r2
   17394:	0009c6c0 	call	9c6c <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   17398:	e0bffe17 	ldw	r2,-8(fp)
   1739c:	108018e4 	muli	r2,r2,99
   173a0:	10800c04 	addi	r2,r2,48
   173a4:	e0ffff17 	ldw	r3,-4(fp)
   173a8:	1885883a 	add	r2,r3,r2
   173ac:	01800404 	movi	r6,16
   173b0:	01400804 	movi	r5,32
   173b4:	1009883a 	mov	r4,r2
   173b8:	0009c6c0 	call	9c6c <memset>
    sp->line[y].width = 0;
   173bc:	e0ffff17 	ldw	r3,-4(fp)
   173c0:	e0bffe17 	ldw	r2,-8(fp)
   173c4:	108018e4 	muli	r2,r2,99
   173c8:	1885883a 	add	r2,r3,r2
   173cc:	10802444 	addi	r2,r2,145
   173d0:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   173d4:	e0bffe17 	ldw	r2,-8(fp)
   173d8:	10800044 	addi	r2,r2,1
   173dc:	e0bffe15 	stw	r2,-8(fp)
   173e0:	e0bffe17 	ldw	r2,-8(fp)
   173e4:	10800090 	cmplti	r2,r2,2
   173e8:	103fe21e 	bne	r2,zero,17374 <__alt_data_end+0xf0017374>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   173ec:	0001883a 	nop
   173f0:	e037883a 	mov	sp,fp
   173f4:	dfc00117 	ldw	ra,4(sp)
   173f8:	df000017 	ldw	fp,0(sp)
   173fc:	dec00204 	addi	sp,sp,8
   17400:	f800283a 	ret

00017404 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   17404:	defff704 	addi	sp,sp,-36
   17408:	dfc00815 	stw	ra,32(sp)
   1740c:	df000715 	stw	fp,28(sp)
   17410:	df000704 	addi	fp,sp,28
   17414:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   17418:	e0bfff17 	ldw	r2,-4(fp)
   1741c:	10800943 	ldbu	r2,37(r2)
   17420:	10803fcc 	andi	r2,r2,255
   17424:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17428:	e03ff915 	stw	zero,-28(fp)
   1742c:	00006806 	br	175d0 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   17430:	e0ffff17 	ldw	r3,-4(fp)
   17434:	e0bff917 	ldw	r2,-28(fp)
   17438:	108018e4 	muli	r2,r2,99
   1743c:	1885883a 	add	r2,r3,r2
   17440:	10802444 	addi	r2,r2,145
   17444:	10800003 	ldbu	r2,0(r2)
   17448:	10803fcc 	andi	r2,r2,255
   1744c:	1080201c 	xori	r2,r2,128
   17450:	10bfe004 	addi	r2,r2,-128
   17454:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   17458:	e0ffff17 	ldw	r3,-4(fp)
   1745c:	e0bff917 	ldw	r2,-28(fp)
   17460:	108018e4 	muli	r2,r2,99
   17464:	1885883a 	add	r2,r3,r2
   17468:	10802484 	addi	r2,r2,146
   1746c:	10800003 	ldbu	r2,0(r2)
   17470:	10c03fcc 	andi	r3,r2,255
   17474:	e0bffc17 	ldw	r2,-16(fp)
   17478:	1885383a 	mul	r2,r3,r2
   1747c:	1005d23a 	srai	r2,r2,8
   17480:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   17484:	e0fffb17 	ldw	r3,-20(fp)
   17488:	e0bffd17 	ldw	r2,-12(fp)
   1748c:	18800116 	blt	r3,r2,17494 <lcd_repaint_screen+0x90>
      offset = 0;
   17490:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   17494:	e03ffa15 	stw	zero,-24(fp)
   17498:	00004706 	br	175b8 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   1749c:	e0fffa17 	ldw	r3,-24(fp)
   174a0:	e0bffb17 	ldw	r2,-20(fp)
   174a4:	1885883a 	add	r2,r3,r2
   174a8:	e0fffd17 	ldw	r3,-12(fp)
   174ac:	10c9283a 	div	r4,r2,r3
   174b0:	e0fffd17 	ldw	r3,-12(fp)
   174b4:	20c7383a 	mul	r3,r4,r3
   174b8:	10c5c83a 	sub	r2,r2,r3
   174bc:	e13fff17 	ldw	r4,-4(fp)
   174c0:	e0fff917 	ldw	r3,-28(fp)
   174c4:	18c018e4 	muli	r3,r3,99
   174c8:	20c7883a 	add	r3,r4,r3
   174cc:	1885883a 	add	r2,r3,r2
   174d0:	10801004 	addi	r2,r2,64
   174d4:	10800003 	ldbu	r2,0(r2)
   174d8:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   174dc:	e0ffff17 	ldw	r3,-4(fp)
   174e0:	e0bff917 	ldw	r2,-28(fp)
   174e4:	108018e4 	muli	r2,r2,99
   174e8:	1887883a 	add	r3,r3,r2
   174ec:	e0bffa17 	ldw	r2,-24(fp)
   174f0:	1885883a 	add	r2,r3,r2
   174f4:	10800c04 	addi	r2,r2,48
   174f8:	10800003 	ldbu	r2,0(r2)
   174fc:	10c03fcc 	andi	r3,r2,255
   17500:	18c0201c 	xori	r3,r3,128
   17504:	18ffe004 	addi	r3,r3,-128
   17508:	e0bffe07 	ldb	r2,-8(fp)
   1750c:	18802726 	beq	r3,r2,175ac <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   17510:	e0fff917 	ldw	r3,-28(fp)
   17514:	d0a01784 	addi	r2,gp,-32674
   17518:	1885883a 	add	r2,r3,r2
   1751c:	10800003 	ldbu	r2,0(r2)
   17520:	1007883a 	mov	r3,r2
   17524:	e0bffa17 	ldw	r2,-24(fp)
   17528:	1885883a 	add	r2,r3,r2
   1752c:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   17530:	e0fffe43 	ldbu	r3,-7(fp)
   17534:	e0bfff17 	ldw	r2,-4(fp)
   17538:	108008c3 	ldbu	r2,35(r2)
   1753c:	10803fcc 	andi	r2,r2,255
   17540:	1080201c 	xori	r2,r2,128
   17544:	10bfe004 	addi	r2,r2,-128
   17548:	18800a26 	beq	r3,r2,17574 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   1754c:	e0fffe43 	ldbu	r3,-7(fp)
   17550:	00bfe004 	movi	r2,-128
   17554:	1884b03a 	or	r2,r3,r2
   17558:	10803fcc 	andi	r2,r2,255
   1755c:	100b883a 	mov	r5,r2
   17560:	e13fff17 	ldw	r4,-4(fp)
   17564:	00171a40 	call	171a4 <lcd_write_command>
          sp->address = address;
   17568:	e0fffe43 	ldbu	r3,-7(fp)
   1756c:	e0bfff17 	ldw	r2,-4(fp)
   17570:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   17574:	e0bffe03 	ldbu	r2,-8(fp)
   17578:	10803fcc 	andi	r2,r2,255
   1757c:	100b883a 	mov	r5,r2
   17580:	e13fff17 	ldw	r4,-4(fp)
   17584:	001725c0 	call	1725c <lcd_write_data>
        sp->line[y].visible[x] = c;
   17588:	e0ffff17 	ldw	r3,-4(fp)
   1758c:	e0bff917 	ldw	r2,-28(fp)
   17590:	108018e4 	muli	r2,r2,99
   17594:	1887883a 	add	r3,r3,r2
   17598:	e0bffa17 	ldw	r2,-24(fp)
   1759c:	1885883a 	add	r2,r3,r2
   175a0:	10800c04 	addi	r2,r2,48
   175a4:	e0fffe03 	ldbu	r3,-8(fp)
   175a8:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   175ac:	e0bffa17 	ldw	r2,-24(fp)
   175b0:	10800044 	addi	r2,r2,1
   175b4:	e0bffa15 	stw	r2,-24(fp)
   175b8:	e0bffa17 	ldw	r2,-24(fp)
   175bc:	10800410 	cmplti	r2,r2,16
   175c0:	103fb61e 	bne	r2,zero,1749c <__alt_data_end+0xf001749c>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   175c4:	e0bff917 	ldw	r2,-28(fp)
   175c8:	10800044 	addi	r2,r2,1
   175cc:	e0bff915 	stw	r2,-28(fp)
   175d0:	e0bff917 	ldw	r2,-28(fp)
   175d4:	10800090 	cmplti	r2,r2,2
   175d8:	103f951e 	bne	r2,zero,17430 <__alt_data_end+0xf0017430>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   175dc:	0001883a 	nop
   175e0:	e037883a 	mov	sp,fp
   175e4:	dfc00117 	ldw	ra,4(sp)
   175e8:	df000017 	ldw	fp,0(sp)
   175ec:	dec00204 	addi	sp,sp,8
   175f0:	f800283a 	ret

000175f4 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   175f4:	defffc04 	addi	sp,sp,-16
   175f8:	dfc00315 	stw	ra,12(sp)
   175fc:	df000215 	stw	fp,8(sp)
   17600:	df000204 	addi	fp,sp,8
   17604:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17608:	e03ffe15 	stw	zero,-8(fp)
   1760c:	00001d06 	br	17684 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   17610:	e0bffe17 	ldw	r2,-8(fp)
   17614:	00800f16 	blt	zero,r2,17654 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   17618:	e0bffe17 	ldw	r2,-8(fp)
   1761c:	108018e4 	muli	r2,r2,99
   17620:	10801004 	addi	r2,r2,64
   17624:	e0ffff17 	ldw	r3,-4(fp)
   17628:	1889883a 	add	r4,r3,r2
   1762c:	e0bffe17 	ldw	r2,-8(fp)
   17630:	10800044 	addi	r2,r2,1
   17634:	108018e4 	muli	r2,r2,99
   17638:	10801004 	addi	r2,r2,64
   1763c:	e0ffff17 	ldw	r3,-4(fp)
   17640:	1885883a 	add	r2,r3,r2
   17644:	01801404 	movi	r6,80
   17648:	100b883a 	mov	r5,r2
   1764c:	0009b240 	call	9b24 <memcpy>
   17650:	00000906 	br	17678 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   17654:	e0bffe17 	ldw	r2,-8(fp)
   17658:	108018e4 	muli	r2,r2,99
   1765c:	10801004 	addi	r2,r2,64
   17660:	e0ffff17 	ldw	r3,-4(fp)
   17664:	1885883a 	add	r2,r3,r2
   17668:	01801404 	movi	r6,80
   1766c:	01400804 	movi	r5,32
   17670:	1009883a 	mov	r4,r2
   17674:	0009c6c0 	call	9c6c <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17678:	e0bffe17 	ldw	r2,-8(fp)
   1767c:	10800044 	addi	r2,r2,1
   17680:	e0bffe15 	stw	r2,-8(fp)
   17684:	e0bffe17 	ldw	r2,-8(fp)
   17688:	10800090 	cmplti	r2,r2,2
   1768c:	103fe01e 	bne	r2,zero,17610 <__alt_data_end+0xf0017610>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   17690:	e0bfff17 	ldw	r2,-4(fp)
   17694:	10800883 	ldbu	r2,34(r2)
   17698:	10bfffc4 	addi	r2,r2,-1
   1769c:	1007883a 	mov	r3,r2
   176a0:	e0bfff17 	ldw	r2,-4(fp)
   176a4:	10c00885 	stb	r3,34(r2)
}
   176a8:	0001883a 	nop
   176ac:	e037883a 	mov	sp,fp
   176b0:	dfc00117 	ldw	ra,4(sp)
   176b4:	df000017 	ldw	fp,0(sp)
   176b8:	dec00204 	addi	sp,sp,8
   176bc:	f800283a 	ret

000176c0 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   176c0:	defff904 	addi	sp,sp,-28
   176c4:	dfc00615 	stw	ra,24(sp)
   176c8:	df000515 	stw	fp,20(sp)
   176cc:	df000504 	addi	fp,sp,20
   176d0:	e13ffe15 	stw	r4,-8(fp)
   176d4:	2805883a 	mov	r2,r5
   176d8:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   176dc:	e03ffb15 	stw	zero,-20(fp)
   176e0:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   176e4:	e0bffe17 	ldw	r2,-8(fp)
   176e8:	10800a03 	ldbu	r2,40(r2)
   176ec:	10803fcc 	andi	r2,r2,255
   176f0:	1080201c 	xori	r2,r2,128
   176f4:	10bfe004 	addi	r2,r2,-128
   176f8:	108016d8 	cmpnei	r2,r2,91
   176fc:	1000411e 	bne	r2,zero,17804 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   17700:	e0bffe17 	ldw	r2,-8(fp)
   17704:	10800a04 	addi	r2,r2,40
   17708:	10800044 	addi	r2,r2,1
   1770c:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   17710:	00000c06 	br	17744 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   17714:	e0bffb17 	ldw	r2,-20(fp)
   17718:	10c002a4 	muli	r3,r2,10
   1771c:	e0bffd17 	ldw	r2,-12(fp)
   17720:	11000044 	addi	r4,r2,1
   17724:	e13ffd15 	stw	r4,-12(fp)
   17728:	10800003 	ldbu	r2,0(r2)
   1772c:	10803fcc 	andi	r2,r2,255
   17730:	1080201c 	xori	r2,r2,128
   17734:	10bfe004 	addi	r2,r2,-128
   17738:	10bff404 	addi	r2,r2,-48
   1773c:	1885883a 	add	r2,r3,r2
   17740:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   17744:	d0e01c97 	ldw	r3,-32654(gp)
   17748:	e0bffd17 	ldw	r2,-12(fp)
   1774c:	10800003 	ldbu	r2,0(r2)
   17750:	10803fcc 	andi	r2,r2,255
   17754:	1080201c 	xori	r2,r2,128
   17758:	10bfe004 	addi	r2,r2,-128
   1775c:	10800044 	addi	r2,r2,1
   17760:	1885883a 	add	r2,r3,r2
   17764:	10800003 	ldbu	r2,0(r2)
   17768:	10803fcc 	andi	r2,r2,255
   1776c:	1080010c 	andi	r2,r2,4
   17770:	103fe81e 	bne	r2,zero,17714 <__alt_data_end+0xf0017714>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   17774:	e0bffd17 	ldw	r2,-12(fp)
   17778:	10800003 	ldbu	r2,0(r2)
   1777c:	10803fcc 	andi	r2,r2,255
   17780:	1080201c 	xori	r2,r2,128
   17784:	10bfe004 	addi	r2,r2,-128
   17788:	10800ed8 	cmpnei	r2,r2,59
   1778c:	10001f1e 	bne	r2,zero,1780c <lcd_handle_escape+0x14c>
    {
      ptr++;
   17790:	e0bffd17 	ldw	r2,-12(fp)
   17794:	10800044 	addi	r2,r2,1
   17798:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   1779c:	00000c06 	br	177d0 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   177a0:	e0bffc17 	ldw	r2,-16(fp)
   177a4:	10c002a4 	muli	r3,r2,10
   177a8:	e0bffd17 	ldw	r2,-12(fp)
   177ac:	11000044 	addi	r4,r2,1
   177b0:	e13ffd15 	stw	r4,-12(fp)
   177b4:	10800003 	ldbu	r2,0(r2)
   177b8:	10803fcc 	andi	r2,r2,255
   177bc:	1080201c 	xori	r2,r2,128
   177c0:	10bfe004 	addi	r2,r2,-128
   177c4:	10bff404 	addi	r2,r2,-48
   177c8:	1885883a 	add	r2,r3,r2
   177cc:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   177d0:	d0e01c97 	ldw	r3,-32654(gp)
   177d4:	e0bffd17 	ldw	r2,-12(fp)
   177d8:	10800003 	ldbu	r2,0(r2)
   177dc:	10803fcc 	andi	r2,r2,255
   177e0:	1080201c 	xori	r2,r2,128
   177e4:	10bfe004 	addi	r2,r2,-128
   177e8:	10800044 	addi	r2,r2,1
   177ec:	1885883a 	add	r2,r3,r2
   177f0:	10800003 	ldbu	r2,0(r2)
   177f4:	10803fcc 	andi	r2,r2,255
   177f8:	1080010c 	andi	r2,r2,4
   177fc:	103fe81e 	bne	r2,zero,177a0 <__alt_data_end+0xf00177a0>
   17800:	00000206 	br	1780c <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   17804:	00bfffc4 	movi	r2,-1
   17808:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   1780c:	e0bfff07 	ldb	r2,-4(fp)
   17810:	10c012a0 	cmpeqi	r3,r2,74
   17814:	1800291e 	bne	r3,zero,178bc <lcd_handle_escape+0x1fc>
   17818:	10c012c8 	cmpgei	r3,r2,75
   1781c:	1800031e 	bne	r3,zero,1782c <lcd_handle_escape+0x16c>
   17820:	10801220 	cmpeqi	r2,r2,72
   17824:	1000061e 	bne	r2,zero,17840 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   17828:	00004a06 	br	17954 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   1782c:	10c012e0 	cmpeqi	r3,r2,75
   17830:	1800281e 	bne	r3,zero,178d4 <lcd_handle_escape+0x214>
   17834:	108019a0 	cmpeqi	r2,r2,102
   17838:	1000011e 	bne	r2,zero,17840 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   1783c:	00004506 	br	17954 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   17840:	e0bffc17 	ldw	r2,-16(fp)
   17844:	0080050e 	bge	zero,r2,1785c <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   17848:	e0bffc17 	ldw	r2,-16(fp)
   1784c:	10bfffc4 	addi	r2,r2,-1
   17850:	1007883a 	mov	r3,r2
   17854:	e0bffe17 	ldw	r2,-8(fp)
   17858:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   1785c:	e0bffb17 	ldw	r2,-20(fp)
   17860:	0080370e 	bge	zero,r2,17940 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   17864:	e0bffb17 	ldw	r2,-20(fp)
   17868:	10bfffc4 	addi	r2,r2,-1
   1786c:	1007883a 	mov	r3,r2
   17870:	e0bffe17 	ldw	r2,-8(fp)
   17874:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   17878:	e0bffe17 	ldw	r2,-8(fp)
   1787c:	10800883 	ldbu	r2,34(r2)
   17880:	10803fcc 	andi	r2,r2,255
   17884:	10800170 	cmpltui	r2,r2,5
   17888:	1000061e 	bne	r2,zero,178a4 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   1788c:	e0bffe17 	ldw	r2,-8(fp)
   17890:	00c00104 	movi	r3,4
   17894:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   17898:	00000206 	br	178a4 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   1789c:	e13ffe17 	ldw	r4,-8(fp)
   178a0:	00175f40 	call	175f4 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   178a4:	e0bffe17 	ldw	r2,-8(fp)
   178a8:	10800883 	ldbu	r2,34(r2)
   178ac:	10803fcc 	andi	r2,r2,255
   178b0:	108000e8 	cmpgeui	r2,r2,3
   178b4:	103ff91e 	bne	r2,zero,1789c <__alt_data_end+0xf001789c>
        lcd_scroll_up(sp);
    }
    break;
   178b8:	00002106 	br	17940 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   178bc:	e0bffb17 	ldw	r2,-20(fp)
   178c0:	10800098 	cmpnei	r2,r2,2
   178c4:	1000201e 	bne	r2,zero,17948 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   178c8:	e13ffe17 	ldw	r4,-8(fp)
   178cc:	00173340 	call	17334 <lcd_clear_screen>
    break;
   178d0:	00001d06 	br	17948 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   178d4:	e0bffb17 	ldw	r2,-20(fp)
   178d8:	00801d16 	blt	zero,r2,17950 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   178dc:	e0bffe17 	ldw	r2,-8(fp)
   178e0:	10800843 	ldbu	r2,33(r2)
   178e4:	10803fcc 	andi	r2,r2,255
   178e8:	10801428 	cmpgeui	r2,r2,80
   178ec:	1000181e 	bne	r2,zero,17950 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   178f0:	e0bffe17 	ldw	r2,-8(fp)
   178f4:	10800883 	ldbu	r2,34(r2)
   178f8:	10803fcc 	andi	r2,r2,255
   178fc:	108018e4 	muli	r2,r2,99
   17900:	10801004 	addi	r2,r2,64
   17904:	e0fffe17 	ldw	r3,-8(fp)
   17908:	1887883a 	add	r3,r3,r2
   1790c:	e0bffe17 	ldw	r2,-8(fp)
   17910:	10800843 	ldbu	r2,33(r2)
   17914:	10803fcc 	andi	r2,r2,255
   17918:	1889883a 	add	r4,r3,r2
   1791c:	e0bffe17 	ldw	r2,-8(fp)
   17920:	10800843 	ldbu	r2,33(r2)
   17924:	10803fcc 	andi	r2,r2,255
   17928:	00c01404 	movi	r3,80
   1792c:	1885c83a 	sub	r2,r3,r2
   17930:	100d883a 	mov	r6,r2
   17934:	01400804 	movi	r5,32
   17938:	0009c6c0 	call	9c6c <memset>
    }
    break;
   1793c:	00000406 	br	17950 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   17940:	0001883a 	nop
   17944:	00000306 	br	17954 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   17948:	0001883a 	nop
   1794c:	00000106 	br	17954 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   17950:	0001883a 	nop
  }
}
   17954:	0001883a 	nop
   17958:	e037883a 	mov	sp,fp
   1795c:	dfc00117 	ldw	ra,4(sp)
   17960:	df000017 	ldw	fp,0(sp)
   17964:	dec00204 	addi	sp,sp,8
   17968:	f800283a 	ret

0001796c <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   1796c:	defff304 	addi	sp,sp,-52
   17970:	dfc00c15 	stw	ra,48(sp)
   17974:	df000b15 	stw	fp,44(sp)
   17978:	df000b04 	addi	fp,sp,44
   1797c:	e13ffc15 	stw	r4,-16(fp)
   17980:	e17ffd15 	stw	r5,-12(fp)
   17984:	e1bffe15 	stw	r6,-8(fp)
   17988:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   1798c:	e0bffe17 	ldw	r2,-8(fp)
   17990:	e0fffd17 	ldw	r3,-12(fp)
   17994:	1885883a 	add	r2,r3,r2
   17998:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   1799c:	e0bffc17 	ldw	r2,-16(fp)
   179a0:	00c00044 	movi	r3,1
   179a4:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   179a8:	00009906 	br	17c10 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   179ac:	e0bffd17 	ldw	r2,-12(fp)
   179b0:	10800003 	ldbu	r2,0(r2)
   179b4:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   179b8:	e0bffc17 	ldw	r2,-16(fp)
   179bc:	10800903 	ldbu	r2,36(r2)
   179c0:	10803fcc 	andi	r2,r2,255
   179c4:	1080201c 	xori	r2,r2,128
   179c8:	10bfe004 	addi	r2,r2,-128
   179cc:	10003716 	blt	r2,zero,17aac <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   179d0:	e0bffc17 	ldw	r2,-16(fp)
   179d4:	10800903 	ldbu	r2,36(r2)
   179d8:	10803fcc 	andi	r2,r2,255
   179dc:	1080201c 	xori	r2,r2,128
   179e0:	10bfe004 	addi	r2,r2,-128
   179e4:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   179e8:	e0bffa17 	ldw	r2,-24(fp)
   179ec:	1000031e 	bne	r2,zero,179fc <altera_avalon_lcd_16207_write+0x90>
   179f0:	e0bff907 	ldb	r2,-28(fp)
   179f4:	108016d8 	cmpnei	r2,r2,91
   179f8:	10000d1e 	bne	r2,zero,17a30 <altera_avalon_lcd_16207_write+0xc4>
   179fc:	e0bffa17 	ldw	r2,-24(fp)
   17a00:	10001826 	beq	r2,zero,17a64 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   17a04:	d0e01c97 	ldw	r3,-32654(gp)
   17a08:	e0bff907 	ldb	r2,-28(fp)
   17a0c:	10800044 	addi	r2,r2,1
   17a10:	1885883a 	add	r2,r3,r2
   17a14:	10800003 	ldbu	r2,0(r2)
   17a18:	10803fcc 	andi	r2,r2,255
   17a1c:	1080010c 	andi	r2,r2,4
   17a20:	1000101e 	bne	r2,zero,17a64 <altera_avalon_lcd_16207_write+0xf8>
   17a24:	e0bff907 	ldb	r2,-28(fp)
   17a28:	10800ee0 	cmpeqi	r2,r2,59
   17a2c:	10000d1e 	bne	r2,zero,17a64 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   17a30:	e0fffc17 	ldw	r3,-16(fp)
   17a34:	e0bffa17 	ldw	r2,-24(fp)
   17a38:	1885883a 	add	r2,r3,r2
   17a3c:	10800a04 	addi	r2,r2,40
   17a40:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   17a44:	e0bff907 	ldb	r2,-28(fp)
   17a48:	100b883a 	mov	r5,r2
   17a4c:	e13ffc17 	ldw	r4,-16(fp)
   17a50:	00176c00 	call	176c0 <lcd_handle_escape>

        sp->esccount = -1;
   17a54:	e0bffc17 	ldw	r2,-16(fp)
   17a58:	00ffffc4 	movi	r3,-1
   17a5c:	10c00905 	stb	r3,36(r2)
   17a60:	00006806 	br	17c04 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   17a64:	e0bffc17 	ldw	r2,-16(fp)
   17a68:	10800903 	ldbu	r2,36(r2)
   17a6c:	10803fcc 	andi	r2,r2,255
   17a70:	108001e8 	cmpgeui	r2,r2,7
   17a74:	1000631e 	bne	r2,zero,17c04 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   17a78:	e0fffc17 	ldw	r3,-16(fp)
   17a7c:	e0bffa17 	ldw	r2,-24(fp)
   17a80:	1885883a 	add	r2,r3,r2
   17a84:	10800a04 	addi	r2,r2,40
   17a88:	e0fff903 	ldbu	r3,-28(fp)
   17a8c:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   17a90:	e0bffc17 	ldw	r2,-16(fp)
   17a94:	10800903 	ldbu	r2,36(r2)
   17a98:	10800044 	addi	r2,r2,1
   17a9c:	1007883a 	mov	r3,r2
   17aa0:	e0bffc17 	ldw	r2,-16(fp)
   17aa4:	10c00905 	stb	r3,36(r2)
   17aa8:	00005606 	br	17c04 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   17aac:	e0bff907 	ldb	r2,-28(fp)
   17ab0:	108006d8 	cmpnei	r2,r2,27
   17ab4:	1000031e 	bne	r2,zero,17ac4 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   17ab8:	e0bffc17 	ldw	r2,-16(fp)
   17abc:	10000905 	stb	zero,36(r2)
   17ac0:	00005006 	br	17c04 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   17ac4:	e0bff907 	ldb	r2,-28(fp)
   17ac8:	10800358 	cmpnei	r2,r2,13
   17acc:	1000031e 	bne	r2,zero,17adc <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   17ad0:	e0bffc17 	ldw	r2,-16(fp)
   17ad4:	10000845 	stb	zero,33(r2)
   17ad8:	00004a06 	br	17c04 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   17adc:	e0bff907 	ldb	r2,-28(fp)
   17ae0:	10800298 	cmpnei	r2,r2,10
   17ae4:	1000101e 	bne	r2,zero,17b28 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   17ae8:	e0bffc17 	ldw	r2,-16(fp)
   17aec:	10000845 	stb	zero,33(r2)
      sp->y++;
   17af0:	e0bffc17 	ldw	r2,-16(fp)
   17af4:	10800883 	ldbu	r2,34(r2)
   17af8:	10800044 	addi	r2,r2,1
   17afc:	1007883a 	mov	r3,r2
   17b00:	e0bffc17 	ldw	r2,-16(fp)
   17b04:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   17b08:	e0bffc17 	ldw	r2,-16(fp)
   17b0c:	10800883 	ldbu	r2,34(r2)
   17b10:	10803fcc 	andi	r2,r2,255
   17b14:	108000f0 	cmpltui	r2,r2,3
   17b18:	10003a1e 	bne	r2,zero,17c04 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   17b1c:	e13ffc17 	ldw	r4,-16(fp)
   17b20:	00175f40 	call	175f4 <lcd_scroll_up>
   17b24:	00003706 	br	17c04 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   17b28:	e0bff907 	ldb	r2,-28(fp)
   17b2c:	10800218 	cmpnei	r2,r2,8
   17b30:	10000b1e 	bne	r2,zero,17b60 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   17b34:	e0bffc17 	ldw	r2,-16(fp)
   17b38:	10800843 	ldbu	r2,33(r2)
   17b3c:	10803fcc 	andi	r2,r2,255
   17b40:	10003026 	beq	r2,zero,17c04 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   17b44:	e0bffc17 	ldw	r2,-16(fp)
   17b48:	10800843 	ldbu	r2,33(r2)
   17b4c:	10bfffc4 	addi	r2,r2,-1
   17b50:	1007883a 	mov	r3,r2
   17b54:	e0bffc17 	ldw	r2,-16(fp)
   17b58:	10c00845 	stb	r3,33(r2)
   17b5c:	00002906 	br	17c04 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   17b60:	d0e01c97 	ldw	r3,-32654(gp)
   17b64:	e0bff907 	ldb	r2,-28(fp)
   17b68:	10800044 	addi	r2,r2,1
   17b6c:	1885883a 	add	r2,r3,r2
   17b70:	10800003 	ldbu	r2,0(r2)
   17b74:	10803fcc 	andi	r2,r2,255
   17b78:	1080201c 	xori	r2,r2,128
   17b7c:	10bfe004 	addi	r2,r2,-128
   17b80:	108025cc 	andi	r2,r2,151
   17b84:	10001f26 	beq	r2,zero,17c04 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   17b88:	e0bffc17 	ldw	r2,-16(fp)
   17b8c:	10800883 	ldbu	r2,34(r2)
   17b90:	10803fcc 	andi	r2,r2,255
   17b94:	108000b0 	cmpltui	r2,r2,2
   17b98:	1000021e 	bne	r2,zero,17ba4 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   17b9c:	e13ffc17 	ldw	r4,-16(fp)
   17ba0:	00175f40 	call	175f4 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   17ba4:	e0bffc17 	ldw	r2,-16(fp)
   17ba8:	10800843 	ldbu	r2,33(r2)
   17bac:	10803fcc 	andi	r2,r2,255
   17bb0:	10801428 	cmpgeui	r2,r2,80
   17bb4:	10000d1e 	bne	r2,zero,17bec <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   17bb8:	e0bffc17 	ldw	r2,-16(fp)
   17bbc:	10800883 	ldbu	r2,34(r2)
   17bc0:	10c03fcc 	andi	r3,r2,255
   17bc4:	e0bffc17 	ldw	r2,-16(fp)
   17bc8:	10800843 	ldbu	r2,33(r2)
   17bcc:	10803fcc 	andi	r2,r2,255
   17bd0:	e13ffc17 	ldw	r4,-16(fp)
   17bd4:	18c018e4 	muli	r3,r3,99
   17bd8:	20c7883a 	add	r3,r4,r3
   17bdc:	1885883a 	add	r2,r3,r2
   17be0:	10801004 	addi	r2,r2,64
   17be4:	e0fff903 	ldbu	r3,-28(fp)
   17be8:	10c00005 	stb	r3,0(r2)

      sp->x++;
   17bec:	e0bffc17 	ldw	r2,-16(fp)
   17bf0:	10800843 	ldbu	r2,33(r2)
   17bf4:	10800044 	addi	r2,r2,1
   17bf8:	1007883a 	mov	r3,r2
   17bfc:	e0bffc17 	ldw	r2,-16(fp)
   17c00:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   17c04:	e0bffd17 	ldw	r2,-12(fp)
   17c08:	10800044 	addi	r2,r2,1
   17c0c:	e0bffd15 	stw	r2,-12(fp)
   17c10:	e0fffd17 	ldw	r3,-12(fp)
   17c14:	e0bff817 	ldw	r2,-32(fp)
   17c18:	18bf6436 	bltu	r3,r2,179ac <__alt_data_end+0xf00179ac>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   17c1c:	00800404 	movi	r2,16
   17c20:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17c24:	e03ff515 	stw	zero,-44(fp)
   17c28:	00003706 	br	17d08 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   17c2c:	00801404 	movi	r2,80
   17c30:	e0bff715 	stw	r2,-36(fp)
   17c34:	00001106 	br	17c7c <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   17c38:	e0bff717 	ldw	r2,-36(fp)
   17c3c:	10bfffc4 	addi	r2,r2,-1
   17c40:	e13ffc17 	ldw	r4,-16(fp)
   17c44:	e0fff517 	ldw	r3,-44(fp)
   17c48:	18c018e4 	muli	r3,r3,99
   17c4c:	20c7883a 	add	r3,r4,r3
   17c50:	1885883a 	add	r2,r3,r2
   17c54:	10801004 	addi	r2,r2,64
   17c58:	10800003 	ldbu	r2,0(r2)
   17c5c:	10803fcc 	andi	r2,r2,255
   17c60:	1080201c 	xori	r2,r2,128
   17c64:	10bfe004 	addi	r2,r2,-128
   17c68:	10800820 	cmpeqi	r2,r2,32
   17c6c:	10000626 	beq	r2,zero,17c88 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   17c70:	e0bff717 	ldw	r2,-36(fp)
   17c74:	10bfffc4 	addi	r2,r2,-1
   17c78:	e0bff715 	stw	r2,-36(fp)
   17c7c:	e0bff717 	ldw	r2,-36(fp)
   17c80:	00bfed16 	blt	zero,r2,17c38 <__alt_data_end+0xf0017c38>
   17c84:	00000106 	br	17c8c <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   17c88:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   17c8c:	e0bff717 	ldw	r2,-36(fp)
   17c90:	10800448 	cmpgei	r2,r2,17
   17c94:	1000031e 	bne	r2,zero,17ca4 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   17c98:	00800404 	movi	r2,16
   17c9c:	e0bff715 	stw	r2,-36(fp)
   17ca0:	00000306 	br	17cb0 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   17ca4:	e0bff717 	ldw	r2,-36(fp)
   17ca8:	10800044 	addi	r2,r2,1
   17cac:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   17cb0:	e0bff717 	ldw	r2,-36(fp)
   17cb4:	1009883a 	mov	r4,r2
   17cb8:	e0fffc17 	ldw	r3,-16(fp)
   17cbc:	e0bff517 	ldw	r2,-44(fp)
   17cc0:	108018e4 	muli	r2,r2,99
   17cc4:	1885883a 	add	r2,r3,r2
   17cc8:	10802444 	addi	r2,r2,145
   17ccc:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   17cd0:	e0fff617 	ldw	r3,-40(fp)
   17cd4:	e0bff717 	ldw	r2,-36(fp)
   17cd8:	1880020e 	bge	r3,r2,17ce4 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   17cdc:	e0bff717 	ldw	r2,-36(fp)
   17ce0:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   17ce4:	e0fffc17 	ldw	r3,-16(fp)
   17ce8:	e0bff517 	ldw	r2,-44(fp)
   17cec:	108018e4 	muli	r2,r2,99
   17cf0:	1885883a 	add	r2,r3,r2
   17cf4:	10802484 	addi	r2,r2,146
   17cf8:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17cfc:	e0bff517 	ldw	r2,-44(fp)
   17d00:	10800044 	addi	r2,r2,1
   17d04:	e0bff515 	stw	r2,-44(fp)
   17d08:	e0bff517 	ldw	r2,-44(fp)
   17d0c:	10800090 	cmplti	r2,r2,2
   17d10:	103fc61e 	bne	r2,zero,17c2c <__alt_data_end+0xf0017c2c>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   17d14:	e0bff617 	ldw	r2,-40(fp)
   17d18:	10800448 	cmpgei	r2,r2,17
   17d1c:	1000031e 	bne	r2,zero,17d2c <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   17d20:	e0bffc17 	ldw	r2,-16(fp)
   17d24:	10000985 	stb	zero,38(r2)
   17d28:	00002d06 	br	17de0 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   17d2c:	e0bff617 	ldw	r2,-40(fp)
   17d30:	1085883a 	add	r2,r2,r2
   17d34:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   17d38:	e0bff617 	ldw	r2,-40(fp)
   17d3c:	1007883a 	mov	r3,r2
   17d40:	e0bffc17 	ldw	r2,-16(fp)
   17d44:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17d48:	e03ff515 	stw	zero,-44(fp)
   17d4c:	00002106 	br	17dd4 <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   17d50:	e0fffc17 	ldw	r3,-16(fp)
   17d54:	e0bff517 	ldw	r2,-44(fp)
   17d58:	108018e4 	muli	r2,r2,99
   17d5c:	1885883a 	add	r2,r3,r2
   17d60:	10802444 	addi	r2,r2,145
   17d64:	10800003 	ldbu	r2,0(r2)
   17d68:	10803fcc 	andi	r2,r2,255
   17d6c:	1080201c 	xori	r2,r2,128
   17d70:	10bfe004 	addi	r2,r2,-128
   17d74:	10800450 	cmplti	r2,r2,17
   17d78:	1000131e 	bne	r2,zero,17dc8 <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   17d7c:	e0fffc17 	ldw	r3,-16(fp)
   17d80:	e0bff517 	ldw	r2,-44(fp)
   17d84:	108018e4 	muli	r2,r2,99
   17d88:	1885883a 	add	r2,r3,r2
   17d8c:	10802444 	addi	r2,r2,145
   17d90:	10800003 	ldbu	r2,0(r2)
   17d94:	10803fcc 	andi	r2,r2,255
   17d98:	1080201c 	xori	r2,r2,128
   17d9c:	10bfe004 	addi	r2,r2,-128
   17da0:	1006923a 	slli	r3,r2,8
   17da4:	e0bff617 	ldw	r2,-40(fp)
   17da8:	1885283a 	div	r2,r3,r2
   17dac:	1009883a 	mov	r4,r2
   17db0:	e0fffc17 	ldw	r3,-16(fp)
   17db4:	e0bff517 	ldw	r2,-44(fp)
   17db8:	108018e4 	muli	r2,r2,99
   17dbc:	1885883a 	add	r2,r3,r2
   17dc0:	10802484 	addi	r2,r2,146
   17dc4:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17dc8:	e0bff517 	ldw	r2,-44(fp)
   17dcc:	10800044 	addi	r2,r2,1
   17dd0:	e0bff515 	stw	r2,-44(fp)
   17dd4:	e0bff517 	ldw	r2,-44(fp)
   17dd8:	10800090 	cmplti	r2,r2,2
   17ddc:	103fdc1e 	bne	r2,zero,17d50 <__alt_data_end+0xf0017d50>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   17de0:	e0bffc17 	ldw	r2,-16(fp)
   17de4:	10800943 	ldbu	r2,37(r2)
   17de8:	10803fcc 	andi	r2,r2,255
   17dec:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   17df0:	e13ffc17 	ldw	r4,-16(fp)
   17df4:	00174040 	call	17404 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   17df8:	e0bffc17 	ldw	r2,-16(fp)
   17dfc:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   17e00:	e0bffc17 	ldw	r2,-16(fp)
   17e04:	10800943 	ldbu	r2,37(r2)
   17e08:	10c03fcc 	andi	r3,r2,255
   17e0c:	e0bffb17 	ldw	r2,-20(fp)
   17e10:	18800426 	beq	r3,r2,17e24 <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   17e14:	e0bffc17 	ldw	r2,-16(fp)
   17e18:	00c00044 	movi	r3,1
   17e1c:	10c009c5 	stb	r3,39(r2)
  }
   17e20:	003fef06 	br	17de0 <__alt_data_end+0xf0017de0>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   17e24:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   17e28:	e0bffe17 	ldw	r2,-8(fp)
}
   17e2c:	e037883a 	mov	sp,fp
   17e30:	dfc00117 	ldw	ra,4(sp)
   17e34:	df000017 	ldw	fp,0(sp)
   17e38:	dec00204 	addi	sp,sp,8
   17e3c:	f800283a 	ret

00017e40 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   17e40:	defffc04 	addi	sp,sp,-16
   17e44:	dfc00315 	stw	ra,12(sp)
   17e48:	df000215 	stw	fp,8(sp)
   17e4c:	df000204 	addi	fp,sp,8
   17e50:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   17e54:	e0bfff17 	ldw	r2,-4(fp)
   17e58:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   17e5c:	e0bffe17 	ldw	r2,-8(fp)
   17e60:	10800943 	ldbu	r2,37(r2)
   17e64:	10803fcc 	andi	r2,r2,255
   17e68:	10c00044 	addi	r3,r2,1
   17e6c:	e0bffe17 	ldw	r2,-8(fp)
   17e70:	10800983 	ldbu	r2,38(r2)
   17e74:	10803fcc 	andi	r2,r2,255
   17e78:	18800316 	blt	r3,r2,17e88 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   17e7c:	e0bffe17 	ldw	r2,-8(fp)
   17e80:	10000945 	stb	zero,37(r2)
   17e84:	00000606 	br	17ea0 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   17e88:	e0bffe17 	ldw	r2,-8(fp)
   17e8c:	10800943 	ldbu	r2,37(r2)
   17e90:	10800044 	addi	r2,r2,1
   17e94:	1007883a 	mov	r3,r2
   17e98:	e0bffe17 	ldw	r2,-8(fp)
   17e9c:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   17ea0:	e0bffe17 	ldw	r2,-8(fp)
   17ea4:	10800983 	ldbu	r2,38(r2)
   17ea8:	10803fcc 	andi	r2,r2,255
   17eac:	10000826 	beq	r2,zero,17ed0 <alt_lcd_16207_timeout+0x90>
   17eb0:	e0bffe17 	ldw	r2,-8(fp)
   17eb4:	108009c3 	ldbu	r2,39(r2)
   17eb8:	10803fcc 	andi	r2,r2,255
   17ebc:	1080201c 	xori	r2,r2,128
   17ec0:	10bfe004 	addi	r2,r2,-128
   17ec4:	1000021e 	bne	r2,zero,17ed0 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   17ec8:	e13ffe17 	ldw	r4,-8(fp)
   17ecc:	00174040 	call	17404 <lcd_repaint_screen>

  return sp->period;
   17ed0:	e0bffe17 	ldw	r2,-8(fp)
   17ed4:	10800717 	ldw	r2,28(r2)
}
   17ed8:	e037883a 	mov	sp,fp
   17edc:	dfc00117 	ldw	ra,4(sp)
   17ee0:	df000017 	ldw	fp,0(sp)
   17ee4:	dec00204 	addi	sp,sp,8
   17ee8:	f800283a 	ret

00017eec <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   17eec:	defffc04 	addi	sp,sp,-16
   17ef0:	dfc00315 	stw	ra,12(sp)
   17ef4:	df000215 	stw	fp,8(sp)
   17ef8:	df000204 	addi	fp,sp,8
   17efc:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   17f00:	e0bfff17 	ldw	r2,-4(fp)
   17f04:	10800017 	ldw	r2,0(r2)
   17f08:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   17f0c:	e0bfff17 	ldw	r2,-4(fp)
   17f10:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   17f14:	010ea604 	movi	r4,15000
   17f18:	001b2280 	call	1b228 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17f1c:	e0bffe17 	ldw	r2,-8(fp)
   17f20:	00c00c04 	movi	r3,48
   17f24:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   17f28:	01040104 	movi	r4,4100
   17f2c:	001b2280 	call	1b228 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17f30:	e0bffe17 	ldw	r2,-8(fp)
   17f34:	00c00c04 	movi	r3,48
   17f38:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   17f3c:	0100fa04 	movi	r4,1000
   17f40:	001b2280 	call	1b228 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17f44:	e0bffe17 	ldw	r2,-8(fp)
   17f48:	00c00c04 	movi	r3,48
   17f4c:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   17f50:	01400e04 	movi	r5,56
   17f54:	e13fff17 	ldw	r4,-4(fp)
   17f58:	00171a40 	call	171a4 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   17f5c:	01400204 	movi	r5,8
   17f60:	e13fff17 	ldw	r4,-4(fp)
   17f64:	00171a40 	call	171a4 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   17f68:	e13fff17 	ldw	r4,-4(fp)
   17f6c:	00173340 	call	17334 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   17f70:	01400184 	movi	r5,6
   17f74:	e13fff17 	ldw	r4,-4(fp)
   17f78:	00171a40 	call	171a4 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   17f7c:	01400304 	movi	r5,12
   17f80:	e13fff17 	ldw	r4,-4(fp)
   17f84:	00171a40 	call	171a4 <lcd_write_command>

  sp->esccount = -1;
   17f88:	e0bfff17 	ldw	r2,-4(fp)
   17f8c:	00ffffc4 	movi	r3,-1
   17f90:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   17f94:	e0bfff17 	ldw	r2,-4(fp)
   17f98:	10800a04 	addi	r2,r2,40
   17f9c:	01800204 	movi	r6,8
   17fa0:	000b883a 	mov	r5,zero
   17fa4:	1009883a 	mov	r4,r2
   17fa8:	0009c6c0 	call	9c6c <memset>

  sp->scrollpos = 0;
   17fac:	e0bfff17 	ldw	r2,-4(fp)
   17fb0:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   17fb4:	e0bfff17 	ldw	r2,-4(fp)
   17fb8:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   17fbc:	e0bfff17 	ldw	r2,-4(fp)
   17fc0:	100009c5 	stb	zero,39(r2)
   17fc4:	d0e05897 	ldw	r3,-32414(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   17fc8:	00800284 	movi	r2,10
   17fcc:	1885203a 	divu	r2,r3,r2
   17fd0:	1007883a 	mov	r3,r2
   17fd4:	e0bfff17 	ldw	r2,-4(fp)
   17fd8:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   17fdc:	e0bfff17 	ldw	r2,-4(fp)
   17fe0:	10c00104 	addi	r3,r2,4
   17fe4:	e0bfff17 	ldw	r2,-4(fp)
   17fe8:	10800717 	ldw	r2,28(r2)
   17fec:	e1ffff17 	ldw	r7,-4(fp)
   17ff0:	01800074 	movhi	r6,1
   17ff4:	319f9004 	addi	r6,r6,32320
   17ff8:	100b883a 	mov	r5,r2
   17ffc:	1809883a 	mov	r4,r3
   18000:	001a8600 	call	1a860 <alt_alarm_start>
}
   18004:	0001883a 	nop
   18008:	e037883a 	mov	sp,fp
   1800c:	dfc00117 	ldw	ra,4(sp)
   18010:	df000017 	ldw	fp,0(sp)
   18014:	dec00204 	addi	sp,sp,8
   18018:	f800283a 	ret

0001801c <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   1801c:	defffa04 	addi	sp,sp,-24
   18020:	dfc00515 	stw	ra,20(sp)
   18024:	df000415 	stw	fp,16(sp)
   18028:	df000404 	addi	fp,sp,16
   1802c:	e13ffd15 	stw	r4,-12(fp)
   18030:	e17ffe15 	stw	r5,-8(fp)
   18034:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   18038:	e0bffd17 	ldw	r2,-12(fp)
   1803c:	10800017 	ldw	r2,0(r2)
   18040:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   18044:	e0bffc17 	ldw	r2,-16(fp)
   18048:	10c00a04 	addi	r3,r2,40
   1804c:	e0bffd17 	ldw	r2,-12(fp)
   18050:	10800217 	ldw	r2,8(r2)
   18054:	100f883a 	mov	r7,r2
   18058:	e1bfff17 	ldw	r6,-4(fp)
   1805c:	e17ffe17 	ldw	r5,-8(fp)
   18060:	1809883a 	mov	r4,r3
   18064:	001796c0 	call	1796c <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   18068:	e037883a 	mov	sp,fp
   1806c:	dfc00117 	ldw	ra,4(sp)
   18070:	df000017 	ldw	fp,0(sp)
   18074:	dec00204 	addi	sp,sp,8
   18078:	f800283a 	ret

0001807c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   1807c:	defff904 	addi	sp,sp,-28
   18080:	dfc00615 	stw	ra,24(sp)
   18084:	df000515 	stw	fp,20(sp)
   18088:	df000504 	addi	fp,sp,20
   1808c:	e13ffe15 	stw	r4,-8(fp)
   18090:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   18094:	0007883a 	mov	r3,zero
   18098:	e0bffe17 	ldw	r2,-8(fp)
   1809c:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   180a0:	e0bffe17 	ldw	r2,-8(fp)
   180a4:	10800104 	addi	r2,r2,4
   180a8:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   180ac:	0005303a 	rdctl	r2,status
   180b0:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   180b4:	e0fffc17 	ldw	r3,-16(fp)
   180b8:	00bfff84 	movi	r2,-2
   180bc:	1884703a 	and	r2,r3,r2
   180c0:	1001703a 	wrctl	status,r2
  
  return context;
   180c4:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   180c8:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   180cc:	001b1200 	call	1b120 <alt_tick>
   180d0:	e0bffb17 	ldw	r2,-20(fp)
   180d4:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   180d8:	e0bffd17 	ldw	r2,-12(fp)
   180dc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   180e0:	0001883a 	nop
   180e4:	e037883a 	mov	sp,fp
   180e8:	dfc00117 	ldw	ra,4(sp)
   180ec:	df000017 	ldw	fp,0(sp)
   180f0:	dec00204 	addi	sp,sp,8
   180f4:	f800283a 	ret

000180f8 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   180f8:	defff904 	addi	sp,sp,-28
   180fc:	dfc00615 	stw	ra,24(sp)
   18100:	df000515 	stw	fp,20(sp)
   18104:	df000504 	addi	fp,sp,20
   18108:	e13ffc15 	stw	r4,-16(fp)
   1810c:	e17ffd15 	stw	r5,-12(fp)
   18110:	e1bffe15 	stw	r6,-8(fp)
   18114:	e1ffff15 	stw	r7,-4(fp)
   18118:	e0bfff17 	ldw	r2,-4(fp)
   1811c:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   18120:	d0a05897 	ldw	r2,-32414(gp)
   18124:	1000021e 	bne	r2,zero,18130 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   18128:	e0bffb17 	ldw	r2,-20(fp)
   1812c:	d0a05895 	stw	r2,-32414(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   18130:	e0bffc17 	ldw	r2,-16(fp)
   18134:	10800104 	addi	r2,r2,4
   18138:	00c001c4 	movi	r3,7
   1813c:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   18140:	018000b4 	movhi	r6,2
   18144:	31a01f04 	addi	r6,r6,-32644
   18148:	e17ffc17 	ldw	r5,-16(fp)
   1814c:	e13ffe17 	ldw	r4,-8(fp)
   18150:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   18154:	0001883a 	nop
   18158:	e037883a 	mov	sp,fp
   1815c:	dfc00117 	ldw	ra,4(sp)
   18160:	df000017 	ldw	fp,0(sp)
   18164:	dec00204 	addi	sp,sp,8
   18168:	f800283a 	ret

0001816c <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   1816c:	defffa04 	addi	sp,sp,-24
   18170:	dfc00515 	stw	ra,20(sp)
   18174:	df000415 	stw	fp,16(sp)
   18178:	df000404 	addi	fp,sp,16
   1817c:	e13ffd15 	stw	r4,-12(fp)
   18180:	e17ffe15 	stw	r5,-8(fp)
   18184:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   18188:	e0bffd17 	ldw	r2,-12(fp)
   1818c:	10800017 	ldw	r2,0(r2)
   18190:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   18194:	e0bffc17 	ldw	r2,-16(fp)
   18198:	10c00a04 	addi	r3,r2,40
   1819c:	e0bffd17 	ldw	r2,-12(fp)
   181a0:	10800217 	ldw	r2,8(r2)
   181a4:	100f883a 	mov	r7,r2
   181a8:	e1bfff17 	ldw	r6,-4(fp)
   181ac:	e17ffe17 	ldw	r5,-8(fp)
   181b0:	1809883a 	mov	r4,r3
   181b4:	001867c0 	call	1867c <altera_avalon_uart_read>
      fd->fd_flags);
}
   181b8:	e037883a 	mov	sp,fp
   181bc:	dfc00117 	ldw	ra,4(sp)
   181c0:	df000017 	ldw	fp,0(sp)
   181c4:	dec00204 	addi	sp,sp,8
   181c8:	f800283a 	ret

000181cc <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   181cc:	defffa04 	addi	sp,sp,-24
   181d0:	dfc00515 	stw	ra,20(sp)
   181d4:	df000415 	stw	fp,16(sp)
   181d8:	df000404 	addi	fp,sp,16
   181dc:	e13ffd15 	stw	r4,-12(fp)
   181e0:	e17ffe15 	stw	r5,-8(fp)
   181e4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   181e8:	e0bffd17 	ldw	r2,-12(fp)
   181ec:	10800017 	ldw	r2,0(r2)
   181f0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   181f4:	e0bffc17 	ldw	r2,-16(fp)
   181f8:	10c00a04 	addi	r3,r2,40
   181fc:	e0bffd17 	ldw	r2,-12(fp)
   18200:	10800217 	ldw	r2,8(r2)
   18204:	100f883a 	mov	r7,r2
   18208:	e1bfff17 	ldw	r6,-4(fp)
   1820c:	e17ffe17 	ldw	r5,-8(fp)
   18210:	1809883a 	mov	r4,r3
   18214:	00188940 	call	18894 <altera_avalon_uart_write>
      fd->fd_flags);
}
   18218:	e037883a 	mov	sp,fp
   1821c:	dfc00117 	ldw	ra,4(sp)
   18220:	df000017 	ldw	fp,0(sp)
   18224:	dec00204 	addi	sp,sp,8
   18228:	f800283a 	ret

0001822c <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   1822c:	defffc04 	addi	sp,sp,-16
   18230:	dfc00315 	stw	ra,12(sp)
   18234:	df000215 	stw	fp,8(sp)
   18238:	df000204 	addi	fp,sp,8
   1823c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   18240:	e0bfff17 	ldw	r2,-4(fp)
   18244:	10800017 	ldw	r2,0(r2)
   18248:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   1824c:	e0bffe17 	ldw	r2,-8(fp)
   18250:	10c00a04 	addi	r3,r2,40
   18254:	e0bfff17 	ldw	r2,-4(fp)
   18258:	10800217 	ldw	r2,8(r2)
   1825c:	100b883a 	mov	r5,r2
   18260:	1809883a 	mov	r4,r3
   18264:	00185ec0 	call	185ec <altera_avalon_uart_close>
}
   18268:	e037883a 	mov	sp,fp
   1826c:	dfc00117 	ldw	ra,4(sp)
   18270:	df000017 	ldw	fp,0(sp)
   18274:	dec00204 	addi	sp,sp,8
   18278:	f800283a 	ret

0001827c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   1827c:	defff904 	addi	sp,sp,-28
   18280:	dfc00615 	stw	ra,24(sp)
   18284:	df000515 	stw	fp,20(sp)
   18288:	df000504 	addi	fp,sp,20
   1828c:	e13ffd15 	stw	r4,-12(fp)
   18290:	e17ffe15 	stw	r5,-8(fp)
   18294:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   18298:	e0bffd17 	ldw	r2,-12(fp)
   1829c:	10800017 	ldw	r2,0(r2)
   182a0:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   182a4:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   182a8:	1000041e 	bne	r2,zero,182bc <altera_avalon_uart_init+0x40>
   182ac:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   182b0:	1000021e 	bne	r2,zero,182bc <altera_avalon_uart_init+0x40>
   182b4:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   182b8:	10000226 	beq	r2,zero,182c4 <altera_avalon_uart_init+0x48>
   182bc:	00800044 	movi	r2,1
   182c0:	00000106 	br	182c8 <altera_avalon_uart_init+0x4c>
   182c4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   182c8:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   182cc:	e0bffc17 	ldw	r2,-16(fp)
   182d0:	10000d1e 	bne	r2,zero,18308 <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   182d4:	e0bffd17 	ldw	r2,-12(fp)
   182d8:	00c32004 	movi	r3,3200
   182dc:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   182e0:	e0bffb17 	ldw	r2,-20(fp)
   182e4:	10800304 	addi	r2,r2,12
   182e8:	e0fffd17 	ldw	r3,-12(fp)
   182ec:	18c00117 	ldw	r3,4(r3)
   182f0:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   182f4:	018000b4 	movhi	r6,2
   182f8:	31a0c804 	addi	r6,r6,-31968
   182fc:	e17ffd17 	ldw	r5,-12(fp)
   18300:	e13fff17 	ldw	r4,-4(fp)
   18304:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   18308:	0001883a 	nop
   1830c:	e037883a 	mov	sp,fp
   18310:	dfc00117 	ldw	ra,4(sp)
   18314:	df000017 	ldw	fp,0(sp)
   18318:	dec00204 	addi	sp,sp,8
   1831c:	f800283a 	ret

00018320 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   18320:	defff904 	addi	sp,sp,-28
   18324:	dfc00615 	stw	ra,24(sp)
   18328:	df000515 	stw	fp,20(sp)
   1832c:	df000504 	addi	fp,sp,20
   18330:	e13ffe15 	stw	r4,-8(fp)
   18334:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   18338:	e0bffe17 	ldw	r2,-8(fp)
   1833c:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   18340:	e0bffb17 	ldw	r2,-20(fp)
   18344:	10800017 	ldw	r2,0(r2)
   18348:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   1834c:	e0bffc17 	ldw	r2,-16(fp)
   18350:	10800204 	addi	r2,r2,8
   18354:	10800037 	ldwio	r2,0(r2)
   18358:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   1835c:	e0bffc17 	ldw	r2,-16(fp)
   18360:	10800204 	addi	r2,r2,8
   18364:	0007883a 	mov	r3,zero
   18368:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   1836c:	e0bffc17 	ldw	r2,-16(fp)
   18370:	10800204 	addi	r2,r2,8
   18374:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   18378:	e0bffd17 	ldw	r2,-12(fp)
   1837c:	1080200c 	andi	r2,r2,128
   18380:	10000326 	beq	r2,zero,18390 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   18384:	e17ffd17 	ldw	r5,-12(fp)
   18388:	e13ffb17 	ldw	r4,-20(fp)
   1838c:	00183c00 	call	183c0 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   18390:	e0bffd17 	ldw	r2,-12(fp)
   18394:	1081100c 	andi	r2,r2,1088
   18398:	10000326 	beq	r2,zero,183a8 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   1839c:	e17ffd17 	ldw	r5,-12(fp)
   183a0:	e13ffb17 	ldw	r4,-20(fp)
   183a4:	00184a40 	call	184a4 <altera_avalon_uart_txirq>
  }
  

}
   183a8:	0001883a 	nop
   183ac:	e037883a 	mov	sp,fp
   183b0:	dfc00117 	ldw	ra,4(sp)
   183b4:	df000017 	ldw	fp,0(sp)
   183b8:	dec00204 	addi	sp,sp,8
   183bc:	f800283a 	ret

000183c0 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   183c0:	defffc04 	addi	sp,sp,-16
   183c4:	df000315 	stw	fp,12(sp)
   183c8:	df000304 	addi	fp,sp,12
   183cc:	e13ffe15 	stw	r4,-8(fp)
   183d0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   183d4:	e0bfff17 	ldw	r2,-4(fp)
   183d8:	108000cc 	andi	r2,r2,3
   183dc:	10002c1e 	bne	r2,zero,18490 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   183e0:	e0bffe17 	ldw	r2,-8(fp)
   183e4:	10800317 	ldw	r2,12(r2)
   183e8:	e0bffe17 	ldw	r2,-8(fp)
   183ec:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   183f0:	e0bffe17 	ldw	r2,-8(fp)
   183f4:	10800317 	ldw	r2,12(r2)
   183f8:	10800044 	addi	r2,r2,1
   183fc:	10800fcc 	andi	r2,r2,63
   18400:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   18404:	e0bffe17 	ldw	r2,-8(fp)
   18408:	10800317 	ldw	r2,12(r2)
   1840c:	e0fffe17 	ldw	r3,-8(fp)
   18410:	18c00017 	ldw	r3,0(r3)
   18414:	18c00037 	ldwio	r3,0(r3)
   18418:	1809883a 	mov	r4,r3
   1841c:	e0fffe17 	ldw	r3,-8(fp)
   18420:	1885883a 	add	r2,r3,r2
   18424:	10800704 	addi	r2,r2,28
   18428:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   1842c:	e0bffe17 	ldw	r2,-8(fp)
   18430:	e0fffd17 	ldw	r3,-12(fp)
   18434:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   18438:	e0bffe17 	ldw	r2,-8(fp)
   1843c:	10800317 	ldw	r2,12(r2)
   18440:	10800044 	addi	r2,r2,1
   18444:	10800fcc 	andi	r2,r2,63
   18448:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   1844c:	e0bffe17 	ldw	r2,-8(fp)
   18450:	10c00217 	ldw	r3,8(r2)
   18454:	e0bffd17 	ldw	r2,-12(fp)
   18458:	18800e1e 	bne	r3,r2,18494 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1845c:	e0bffe17 	ldw	r2,-8(fp)
   18460:	10c00117 	ldw	r3,4(r2)
   18464:	00bfdfc4 	movi	r2,-129
   18468:	1886703a 	and	r3,r3,r2
   1846c:	e0bffe17 	ldw	r2,-8(fp)
   18470:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   18474:	e0bffe17 	ldw	r2,-8(fp)
   18478:	10800017 	ldw	r2,0(r2)
   1847c:	10800304 	addi	r2,r2,12
   18480:	e0fffe17 	ldw	r3,-8(fp)
   18484:	18c00117 	ldw	r3,4(r3)
   18488:	10c00035 	stwio	r3,0(r2)
   1848c:	00000106 	br	18494 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   18490:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   18494:	e037883a 	mov	sp,fp
   18498:	df000017 	ldw	fp,0(sp)
   1849c:	dec00104 	addi	sp,sp,4
   184a0:	f800283a 	ret

000184a4 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   184a4:	defffb04 	addi	sp,sp,-20
   184a8:	df000415 	stw	fp,16(sp)
   184ac:	df000404 	addi	fp,sp,16
   184b0:	e13ffc15 	stw	r4,-16(fp)
   184b4:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   184b8:	e0bffc17 	ldw	r2,-16(fp)
   184bc:	10c00417 	ldw	r3,16(r2)
   184c0:	e0bffc17 	ldw	r2,-16(fp)
   184c4:	10800517 	ldw	r2,20(r2)
   184c8:	18803226 	beq	r3,r2,18594 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   184cc:	e0bffc17 	ldw	r2,-16(fp)
   184d0:	10800617 	ldw	r2,24(r2)
   184d4:	1080008c 	andi	r2,r2,2
   184d8:	10000326 	beq	r2,zero,184e8 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   184dc:	e0bffd17 	ldw	r2,-12(fp)
   184e0:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   184e4:	10001d26 	beq	r2,zero,1855c <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   184e8:	e0bffc17 	ldw	r2,-16(fp)
   184ec:	10800417 	ldw	r2,16(r2)
   184f0:	e0bffc17 	ldw	r2,-16(fp)
   184f4:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   184f8:	e0bffc17 	ldw	r2,-16(fp)
   184fc:	10800017 	ldw	r2,0(r2)
   18500:	10800104 	addi	r2,r2,4
   18504:	e0fffc17 	ldw	r3,-16(fp)
   18508:	18c00417 	ldw	r3,16(r3)
   1850c:	e13ffc17 	ldw	r4,-16(fp)
   18510:	20c7883a 	add	r3,r4,r3
   18514:	18c01704 	addi	r3,r3,92
   18518:	18c00003 	ldbu	r3,0(r3)
   1851c:	18c03fcc 	andi	r3,r3,255
   18520:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   18524:	e0bffc17 	ldw	r2,-16(fp)
   18528:	10800417 	ldw	r2,16(r2)
   1852c:	10800044 	addi	r2,r2,1
   18530:	e0fffc17 	ldw	r3,-16(fp)
   18534:	18800415 	stw	r2,16(r3)
   18538:	10c00fcc 	andi	r3,r2,63
   1853c:	e0bffc17 	ldw	r2,-16(fp)
   18540:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   18544:	e0bffc17 	ldw	r2,-16(fp)
   18548:	10800117 	ldw	r2,4(r2)
   1854c:	10c01014 	ori	r3,r2,64
   18550:	e0bffc17 	ldw	r2,-16(fp)
   18554:	10c00115 	stw	r3,4(r2)
   18558:	00000e06 	br	18594 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   1855c:	e0bffc17 	ldw	r2,-16(fp)
   18560:	10800017 	ldw	r2,0(r2)
   18564:	10800204 	addi	r2,r2,8
   18568:	10800037 	ldwio	r2,0(r2)
   1856c:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   18570:	e0bffd17 	ldw	r2,-12(fp)
   18574:	1082000c 	andi	r2,r2,2048
   18578:	1000061e 	bne	r2,zero,18594 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   1857c:	e0bffc17 	ldw	r2,-16(fp)
   18580:	10c00117 	ldw	r3,4(r2)
   18584:	00bfefc4 	movi	r2,-65
   18588:	1886703a 	and	r3,r3,r2
   1858c:	e0bffc17 	ldw	r2,-16(fp)
   18590:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   18594:	e0bffc17 	ldw	r2,-16(fp)
   18598:	10c00417 	ldw	r3,16(r2)
   1859c:	e0bffc17 	ldw	r2,-16(fp)
   185a0:	10800517 	ldw	r2,20(r2)
   185a4:	1880061e 	bne	r3,r2,185c0 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   185a8:	e0bffc17 	ldw	r2,-16(fp)
   185ac:	10c00117 	ldw	r3,4(r2)
   185b0:	00beefc4 	movi	r2,-1089
   185b4:	1886703a 	and	r3,r3,r2
   185b8:	e0bffc17 	ldw	r2,-16(fp)
   185bc:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   185c0:	e0bffc17 	ldw	r2,-16(fp)
   185c4:	10800017 	ldw	r2,0(r2)
   185c8:	10800304 	addi	r2,r2,12
   185cc:	e0fffc17 	ldw	r3,-16(fp)
   185d0:	18c00117 	ldw	r3,4(r3)
   185d4:	10c00035 	stwio	r3,0(r2)
}
   185d8:	0001883a 	nop
   185dc:	e037883a 	mov	sp,fp
   185e0:	df000017 	ldw	fp,0(sp)
   185e4:	dec00104 	addi	sp,sp,4
   185e8:	f800283a 	ret

000185ec <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   185ec:	defffd04 	addi	sp,sp,-12
   185f0:	df000215 	stw	fp,8(sp)
   185f4:	df000204 	addi	fp,sp,8
   185f8:	e13ffe15 	stw	r4,-8(fp)
   185fc:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   18600:	00000506 	br	18618 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   18604:	e0bfff17 	ldw	r2,-4(fp)
   18608:	1090000c 	andi	r2,r2,16384
   1860c:	10000226 	beq	r2,zero,18618 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   18610:	00bffd44 	movi	r2,-11
   18614:	00000606 	br	18630 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   18618:	e0bffe17 	ldw	r2,-8(fp)
   1861c:	10c00417 	ldw	r3,16(r2)
   18620:	e0bffe17 	ldw	r2,-8(fp)
   18624:	10800517 	ldw	r2,20(r2)
   18628:	18bff61e 	bne	r3,r2,18604 <__alt_data_end+0xf0018604>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   1862c:	0005883a 	mov	r2,zero
}
   18630:	e037883a 	mov	sp,fp
   18634:	df000017 	ldw	fp,0(sp)
   18638:	dec00104 	addi	sp,sp,4
   1863c:	f800283a 	ret

00018640 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18640:	defffe04 	addi	sp,sp,-8
   18644:	dfc00115 	stw	ra,4(sp)
   18648:	df000015 	stw	fp,0(sp)
   1864c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18650:	d0a01497 	ldw	r2,-32686(gp)
   18654:	10000326 	beq	r2,zero,18664 <alt_get_errno+0x24>
   18658:	d0a01497 	ldw	r2,-32686(gp)
   1865c:	103ee83a 	callr	r2
   18660:	00000106 	br	18668 <alt_get_errno+0x28>
   18664:	d0a05284 	addi	r2,gp,-32438
}
   18668:	e037883a 	mov	sp,fp
   1866c:	dfc00117 	ldw	ra,4(sp)
   18670:	df000017 	ldw	fp,0(sp)
   18674:	dec00204 	addi	sp,sp,8
   18678:	f800283a 	ret

0001867c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   1867c:	defff204 	addi	sp,sp,-56
   18680:	dfc00d15 	stw	ra,52(sp)
   18684:	df000c15 	stw	fp,48(sp)
   18688:	df000c04 	addi	fp,sp,48
   1868c:	e13ffc15 	stw	r4,-16(fp)
   18690:	e17ffd15 	stw	r5,-12(fp)
   18694:	e1bffe15 	stw	r6,-8(fp)
   18698:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   1869c:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   186a0:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   186a4:	e0bfff17 	ldw	r2,-4(fp)
   186a8:	1090000c 	andi	r2,r2,16384
   186ac:	1005003a 	cmpeq	r2,r2,zero
   186b0:	10803fcc 	andi	r2,r2,255
   186b4:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   186b8:	00001306 	br	18708 <altera_avalon_uart_read+0x8c>
    {
      count++;
   186bc:	e0bff517 	ldw	r2,-44(fp)
   186c0:	10800044 	addi	r2,r2,1
   186c4:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   186c8:	e0bffd17 	ldw	r2,-12(fp)
   186cc:	10c00044 	addi	r3,r2,1
   186d0:	e0fffd15 	stw	r3,-12(fp)
   186d4:	e0fffc17 	ldw	r3,-16(fp)
   186d8:	18c00217 	ldw	r3,8(r3)
   186dc:	e13ffc17 	ldw	r4,-16(fp)
   186e0:	20c7883a 	add	r3,r4,r3
   186e4:	18c00704 	addi	r3,r3,28
   186e8:	18c00003 	ldbu	r3,0(r3)
   186ec:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   186f0:	e0bffc17 	ldw	r2,-16(fp)
   186f4:	10800217 	ldw	r2,8(r2)
   186f8:	10800044 	addi	r2,r2,1
   186fc:	10c00fcc 	andi	r3,r2,63
   18700:	e0bffc17 	ldw	r2,-16(fp)
   18704:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   18708:	e0fff517 	ldw	r3,-44(fp)
   1870c:	e0bffe17 	ldw	r2,-8(fp)
   18710:	1880050e 	bge	r3,r2,18728 <altera_avalon_uart_read+0xac>
   18714:	e0bffc17 	ldw	r2,-16(fp)
   18718:	10c00217 	ldw	r3,8(r2)
   1871c:	e0bffc17 	ldw	r2,-16(fp)
   18720:	10800317 	ldw	r2,12(r2)
   18724:	18bfe51e 	bne	r3,r2,186bc <__alt_data_end+0xf00186bc>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   18728:	e0bff517 	ldw	r2,-44(fp)
   1872c:	1000251e 	bne	r2,zero,187c4 <altera_avalon_uart_read+0x148>
   18730:	e0bffc17 	ldw	r2,-16(fp)
   18734:	10c00217 	ldw	r3,8(r2)
   18738:	e0bffc17 	ldw	r2,-16(fp)
   1873c:	10800317 	ldw	r2,12(r2)
   18740:	1880201e 	bne	r3,r2,187c4 <altera_avalon_uart_read+0x148>
    {
      if (!block)
   18744:	e0bff617 	ldw	r2,-40(fp)
   18748:	1000071e 	bne	r2,zero,18768 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   1874c:	00186400 	call	18640 <alt_get_errno>
   18750:	1007883a 	mov	r3,r2
   18754:	008002c4 	movi	r2,11
   18758:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   1875c:	00800044 	movi	r2,1
   18760:	e0bff405 	stb	r2,-48(fp)
        break;
   18764:	00001b06 	br	187d4 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18768:	0005303a 	rdctl	r2,status
   1876c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18770:	e0fff917 	ldw	r3,-28(fp)
   18774:	00bfff84 	movi	r2,-2
   18778:	1884703a 	and	r2,r3,r2
   1877c:	1001703a 	wrctl	status,r2
  
  return context;
   18780:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   18784:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   18788:	e0bffc17 	ldw	r2,-16(fp)
   1878c:	10800117 	ldw	r2,4(r2)
   18790:	10c02014 	ori	r3,r2,128
   18794:	e0bffc17 	ldw	r2,-16(fp)
   18798:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1879c:	e0bffc17 	ldw	r2,-16(fp)
   187a0:	10800017 	ldw	r2,0(r2)
   187a4:	10800304 	addi	r2,r2,12
   187a8:	e0fffc17 	ldw	r3,-16(fp)
   187ac:	18c00117 	ldw	r3,4(r3)
   187b0:	10c00035 	stwio	r3,0(r2)
   187b4:	e0bff817 	ldw	r2,-32(fp)
   187b8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   187bc:	e0bffa17 	ldw	r2,-24(fp)
   187c0:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   187c4:	e0bff517 	ldw	r2,-44(fp)
   187c8:	1000021e 	bne	r2,zero,187d4 <altera_avalon_uart_read+0x158>
   187cc:	e0bffe17 	ldw	r2,-8(fp)
   187d0:	103fcd1e 	bne	r2,zero,18708 <__alt_data_end+0xf0018708>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   187d4:	0005303a 	rdctl	r2,status
   187d8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   187dc:	e0fffb17 	ldw	r3,-20(fp)
   187e0:	00bfff84 	movi	r2,-2
   187e4:	1884703a 	and	r2,r3,r2
   187e8:	1001703a 	wrctl	status,r2
  
  return context;
   187ec:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   187f0:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   187f4:	e0bffc17 	ldw	r2,-16(fp)
   187f8:	10800117 	ldw	r2,4(r2)
   187fc:	10c02014 	ori	r3,r2,128
   18800:	e0bffc17 	ldw	r2,-16(fp)
   18804:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18808:	e0bffc17 	ldw	r2,-16(fp)
   1880c:	10800017 	ldw	r2,0(r2)
   18810:	10800304 	addi	r2,r2,12
   18814:	e0fffc17 	ldw	r3,-16(fp)
   18818:	18c00117 	ldw	r3,4(r3)
   1881c:	10c00035 	stwio	r3,0(r2)
   18820:	e0bff817 	ldw	r2,-32(fp)
   18824:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18828:	e0bff717 	ldw	r2,-36(fp)
   1882c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   18830:	e0bff403 	ldbu	r2,-48(fp)
   18834:	10000226 	beq	r2,zero,18840 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   18838:	00bffd44 	movi	r2,-11
   1883c:	00000106 	br	18844 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   18840:	e0bff517 	ldw	r2,-44(fp)
  }
}
   18844:	e037883a 	mov	sp,fp
   18848:	dfc00117 	ldw	ra,4(sp)
   1884c:	df000017 	ldw	fp,0(sp)
   18850:	dec00204 	addi	sp,sp,8
   18854:	f800283a 	ret

00018858 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18858:	defffe04 	addi	sp,sp,-8
   1885c:	dfc00115 	stw	ra,4(sp)
   18860:	df000015 	stw	fp,0(sp)
   18864:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18868:	d0a01497 	ldw	r2,-32686(gp)
   1886c:	10000326 	beq	r2,zero,1887c <alt_get_errno+0x24>
   18870:	d0a01497 	ldw	r2,-32686(gp)
   18874:	103ee83a 	callr	r2
   18878:	00000106 	br	18880 <alt_get_errno+0x28>
   1887c:	d0a05284 	addi	r2,gp,-32438
}
   18880:	e037883a 	mov	sp,fp
   18884:	dfc00117 	ldw	ra,4(sp)
   18888:	df000017 	ldw	fp,0(sp)
   1888c:	dec00204 	addi	sp,sp,8
   18890:	f800283a 	ret

00018894 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   18894:	defff204 	addi	sp,sp,-56
   18898:	dfc00d15 	stw	ra,52(sp)
   1889c:	df000c15 	stw	fp,48(sp)
   188a0:	df000c04 	addi	fp,sp,48
   188a4:	e13ffc15 	stw	r4,-16(fp)
   188a8:	e17ffd15 	stw	r5,-12(fp)
   188ac:	e1bffe15 	stw	r6,-8(fp)
   188b0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   188b4:	e0bffe17 	ldw	r2,-8(fp)
   188b8:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   188bc:	e0bfff17 	ldw	r2,-4(fp)
   188c0:	1090000c 	andi	r2,r2,16384
   188c4:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   188c8:	00003c06 	br	189bc <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   188cc:	e0bffc17 	ldw	r2,-16(fp)
   188d0:	10800517 	ldw	r2,20(r2)
   188d4:	10800044 	addi	r2,r2,1
   188d8:	10800fcc 	andi	r2,r2,63
   188dc:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   188e0:	e0bffc17 	ldw	r2,-16(fp)
   188e4:	10c00417 	ldw	r3,16(r2)
   188e8:	e0bff717 	ldw	r2,-36(fp)
   188ec:	1880221e 	bne	r3,r2,18978 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   188f0:	e0bff517 	ldw	r2,-44(fp)
   188f4:	10000526 	beq	r2,zero,1890c <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   188f8:	00188580 	call	18858 <alt_get_errno>
   188fc:	1007883a 	mov	r3,r2
   18900:	008002c4 	movi	r2,11
   18904:	18800015 	stw	r2,0(r3)
        break;
   18908:	00002e06 	br	189c4 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1890c:	0005303a 	rdctl	r2,status
   18910:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18914:	e0fff917 	ldw	r3,-28(fp)
   18918:	00bfff84 	movi	r2,-2
   1891c:	1884703a 	and	r2,r3,r2
   18920:	1001703a 	wrctl	status,r2
  
  return context;
   18924:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   18928:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1892c:	e0bffc17 	ldw	r2,-16(fp)
   18930:	10800117 	ldw	r2,4(r2)
   18934:	10c11014 	ori	r3,r2,1088
   18938:	e0bffc17 	ldw	r2,-16(fp)
   1893c:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18940:	e0bffc17 	ldw	r2,-16(fp)
   18944:	10800017 	ldw	r2,0(r2)
   18948:	10800304 	addi	r2,r2,12
   1894c:	e0fffc17 	ldw	r3,-16(fp)
   18950:	18c00117 	ldw	r3,4(r3)
   18954:	10c00035 	stwio	r3,0(r2)
   18958:	e0bff817 	ldw	r2,-32(fp)
   1895c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18960:	e0bff617 	ldw	r2,-40(fp)
   18964:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   18968:	e0bffc17 	ldw	r2,-16(fp)
   1896c:	10c00417 	ldw	r3,16(r2)
   18970:	e0bff717 	ldw	r2,-36(fp)
   18974:	18bffc26 	beq	r3,r2,18968 <__alt_data_end+0xf0018968>
      }
    }

    count--;
   18978:	e0bff417 	ldw	r2,-48(fp)
   1897c:	10bfffc4 	addi	r2,r2,-1
   18980:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   18984:	e0bffc17 	ldw	r2,-16(fp)
   18988:	10c00517 	ldw	r3,20(r2)
   1898c:	e0bffd17 	ldw	r2,-12(fp)
   18990:	11000044 	addi	r4,r2,1
   18994:	e13ffd15 	stw	r4,-12(fp)
   18998:	10800003 	ldbu	r2,0(r2)
   1899c:	1009883a 	mov	r4,r2
   189a0:	e0bffc17 	ldw	r2,-16(fp)
   189a4:	10c5883a 	add	r2,r2,r3
   189a8:	10801704 	addi	r2,r2,92
   189ac:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   189b0:	e0bffc17 	ldw	r2,-16(fp)
   189b4:	e0fff717 	ldw	r3,-36(fp)
   189b8:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   189bc:	e0bff417 	ldw	r2,-48(fp)
   189c0:	103fc21e 	bne	r2,zero,188cc <__alt_data_end+0xf00188cc>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   189c4:	0005303a 	rdctl	r2,status
   189c8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   189cc:	e0fffb17 	ldw	r3,-20(fp)
   189d0:	00bfff84 	movi	r2,-2
   189d4:	1884703a 	and	r2,r3,r2
   189d8:	1001703a 	wrctl	status,r2
  
  return context;
   189dc:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   189e0:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   189e4:	e0bffc17 	ldw	r2,-16(fp)
   189e8:	10800117 	ldw	r2,4(r2)
   189ec:	10c11014 	ori	r3,r2,1088
   189f0:	e0bffc17 	ldw	r2,-16(fp)
   189f4:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   189f8:	e0bffc17 	ldw	r2,-16(fp)
   189fc:	10800017 	ldw	r2,0(r2)
   18a00:	10800304 	addi	r2,r2,12
   18a04:	e0fffc17 	ldw	r3,-16(fp)
   18a08:	18c00117 	ldw	r3,4(r3)
   18a0c:	10c00035 	stwio	r3,0(r2)
   18a10:	e0bff817 	ldw	r2,-32(fp)
   18a14:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18a18:	e0bffa17 	ldw	r2,-24(fp)
   18a1c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   18a20:	e0fffe17 	ldw	r3,-8(fp)
   18a24:	e0bff417 	ldw	r2,-48(fp)
   18a28:	1885c83a 	sub	r2,r3,r2
}
   18a2c:	e037883a 	mov	sp,fp
   18a30:	dfc00117 	ldw	ra,4(sp)
   18a34:	df000017 	ldw	fp,0(sp)
   18a38:	dec00204 	addi	sp,sp,8
   18a3c:	f800283a 	ret

00018a40 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   18a40:	defffd04 	addi	sp,sp,-12
   18a44:	df000215 	stw	fp,8(sp)
   18a48:	df000204 	addi	fp,sp,8
   18a4c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   18a50:	e0bfff17 	ldw	r2,-4(fp)
   18a54:	1080400c 	andi	r2,r2,256
   18a58:	1004d23a 	srli	r2,r2,8
   18a5c:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   18a60:	e0bffe03 	ldbu	r2,-8(fp)
}
   18a64:	e037883a 	mov	sp,fp
   18a68:	df000017 	ldw	fp,0(sp)
   18a6c:	dec00104 	addi	sp,sp,4
   18a70:	f800283a 	ret

00018a74 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   18a74:	defffd04 	addi	sp,sp,-12
   18a78:	df000215 	stw	fp,8(sp)
   18a7c:	df000204 	addi	fp,sp,8
   18a80:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   18a84:	e0bfff17 	ldw	r2,-4(fp)
   18a88:	1080004c 	andi	r2,r2,1
   18a8c:	e0bffe05 	stb	r2,-8(fp)
	return re;
   18a90:	e0bffe03 	ldbu	r2,-8(fp)
}
   18a94:	e037883a 	mov	sp,fp
   18a98:	df000017 	ldw	fp,0(sp)
   18a9c:	dec00104 	addi	sp,sp,4
   18aa0:	f800283a 	ret

00018aa4 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   18aa4:	defffd04 	addi	sp,sp,-12
   18aa8:	df000215 	stw	fp,8(sp)
   18aac:	df000204 	addi	fp,sp,8
   18ab0:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   18ab4:	e0bfff17 	ldw	r2,-4(fp)
   18ab8:	1081000c 	andi	r2,r2,1024
   18abc:	1004d2ba 	srli	r2,r2,10
   18ac0:	e0bffe05 	stb	r2,-8(fp)
	return re;
   18ac4:	e0bffe03 	ldbu	r2,-8(fp)
}
   18ac8:	e037883a 	mov	sp,fp
   18acc:	df000017 	ldw	fp,0(sp)
   18ad0:	dec00104 	addi	sp,sp,4
   18ad4:	f800283a 	ret

00018ad8 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   18ad8:	defffd04 	addi	sp,sp,-12
   18adc:	df000215 	stw	fp,8(sp)
   18ae0:	df000204 	addi	fp,sp,8
   18ae4:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   18ae8:	e0bfff17 	ldw	r2,-4(fp)
   18aec:	1004d43a 	srli	r2,r2,16
   18af0:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   18af4:	e0bffe0b 	ldhu	r2,-8(fp)
}
   18af8:	e037883a 	mov	sp,fp
   18afc:	df000017 	ldw	fp,0(sp)
   18b00:	dec00104 	addi	sp,sp,4
   18b04:	f800283a 	ret

00018b08 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   18b08:	defffd04 	addi	sp,sp,-12
   18b0c:	df000215 	stw	fp,8(sp)
   18b10:	df000204 	addi	fp,sp,8
   18b14:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   18b18:	e0bfff17 	ldw	r2,-4(fp)
   18b1c:	10a0000c 	andi	r2,r2,32768
   18b20:	1004d3fa 	srli	r2,r2,15
   18b24:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   18b28:	e0bffe03 	ldbu	r2,-8(fp)
}
   18b2c:	e037883a 	mov	sp,fp
   18b30:	df000017 	ldw	fp,0(sp)
   18b34:	dec00104 	addi	sp,sp,4
   18b38:	f800283a 	ret

00018b3c <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   18b3c:	defffd04 	addi	sp,sp,-12
   18b40:	df000215 	stw	fp,8(sp)
   18b44:	df000204 	addi	fp,sp,8
   18b48:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   18b4c:	e0bfff17 	ldw	r2,-4(fp)
   18b50:	e0bffe05 	stb	r2,-8(fp)
	return data;
   18b54:	e0bffe03 	ldbu	r2,-8(fp)
}
   18b58:	e037883a 	mov	sp,fp
   18b5c:	df000017 	ldw	fp,0(sp)
   18b60:	dec00104 	addi	sp,sp,4
   18b64:	f800283a 	ret

00018b68 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   18b68:	defffb04 	addi	sp,sp,-20
   18b6c:	dfc00415 	stw	ra,16(sp)
   18b70:	df000315 	stw	fp,12(sp)
   18b74:	df000304 	addi	fp,sp,12
   18b78:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   18b7c:	01403fc4 	movi	r5,255
   18b80:	e13fff17 	ldw	r4,-4(fp)
   18b84:	0018dc80 	call	18dc8 <alt_up_ps2_write_data_byte_with_ack>
   18b88:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   18b8c:	e0bffd17 	ldw	r2,-12(fp)
   18b90:	1000211e 	bne	r2,zero,18c18 <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   18b94:	e0bffe04 	addi	r2,fp,-8
   18b98:	100b883a 	mov	r5,r2
   18b9c:	e13fff17 	ldw	r4,-4(fp)
   18ba0:	0018e2c0 	call	18e2c <alt_up_ps2_read_data_byte_timeout>
   18ba4:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   18ba8:	e0bffd17 	ldw	r2,-12(fp)
   18bac:	10001a1e 	bne	r2,zero,18c18 <alt_up_ps2_init+0xb0>
   18bb0:	e0bffe03 	ldbu	r2,-8(fp)
   18bb4:	10803fcc 	andi	r2,r2,255
   18bb8:	10802a98 	cmpnei	r2,r2,170
   18bbc:	1000161e 	bne	r2,zero,18c18 <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   18bc0:	e0bffe04 	addi	r2,fp,-8
   18bc4:	100b883a 	mov	r5,r2
   18bc8:	e13fff17 	ldw	r4,-4(fp)
   18bcc:	0018e2c0 	call	18e2c <alt_up_ps2_read_data_byte_timeout>
   18bd0:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   18bd4:	e0bffd17 	ldw	r2,-12(fp)
   18bd8:	10bfe318 	cmpnei	r2,r2,-116
   18bdc:	1000041e 	bne	r2,zero,18bf0 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   18be0:	e0bfff17 	ldw	r2,-4(fp)
   18be4:	00c00044 	movi	r3,1
   18be8:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   18bec:	00000a06 	br	18c18 <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   18bf0:	e0bffd17 	ldw	r2,-12(fp)
   18bf4:	1000081e 	bne	r2,zero,18c18 <alt_up_ps2_init+0xb0>
   18bf8:	e0bffe03 	ldbu	r2,-8(fp)
   18bfc:	10803fcc 	andi	r2,r2,255
   18c00:	1000051e 	bne	r2,zero,18c18 <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   18c04:	e0bfff17 	ldw	r2,-4(fp)
   18c08:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   18c0c:	01403d04 	movi	r5,244
   18c10:	e13fff17 	ldw	r4,-4(fp)
   18c14:	0018cec0 	call	18cec <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   18c18:	0001883a 	nop
   18c1c:	e037883a 	mov	sp,fp
   18c20:	dfc00117 	ldw	ra,4(sp)
   18c24:	df000017 	ldw	fp,0(sp)
   18c28:	dec00204 	addi	sp,sp,8
   18c2c:	f800283a 	ret

00018c30 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   18c30:	defffd04 	addi	sp,sp,-12
   18c34:	df000215 	stw	fp,8(sp)
   18c38:	df000204 	addi	fp,sp,8
   18c3c:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   18c40:	e0bfff17 	ldw	r2,-4(fp)
   18c44:	10800a17 	ldw	r2,40(r2)
   18c48:	10800104 	addi	r2,r2,4
   18c4c:	10800037 	ldwio	r2,0(r2)
   18c50:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   18c54:	e0bffe17 	ldw	r2,-8(fp)
   18c58:	10800054 	ori	r2,r2,1
   18c5c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   18c60:	e0bfff17 	ldw	r2,-4(fp)
   18c64:	10800a17 	ldw	r2,40(r2)
   18c68:	10800104 	addi	r2,r2,4
   18c6c:	1007883a 	mov	r3,r2
   18c70:	e0bffe17 	ldw	r2,-8(fp)
   18c74:	18800035 	stwio	r2,0(r3)
}
   18c78:	0001883a 	nop
   18c7c:	e037883a 	mov	sp,fp
   18c80:	df000017 	ldw	fp,0(sp)
   18c84:	dec00104 	addi	sp,sp,4
   18c88:	f800283a 	ret

00018c8c <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   18c8c:	defffd04 	addi	sp,sp,-12
   18c90:	df000215 	stw	fp,8(sp)
   18c94:	df000204 	addi	fp,sp,8
   18c98:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   18c9c:	e0bfff17 	ldw	r2,-4(fp)
   18ca0:	10800a17 	ldw	r2,40(r2)
   18ca4:	10800104 	addi	r2,r2,4
   18ca8:	10800037 	ldwio	r2,0(r2)
   18cac:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   18cb0:	e0fffe17 	ldw	r3,-8(fp)
   18cb4:	00bfff84 	movi	r2,-2
   18cb8:	1884703a 	and	r2,r3,r2
   18cbc:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   18cc0:	e0bfff17 	ldw	r2,-4(fp)
   18cc4:	10800a17 	ldw	r2,40(r2)
   18cc8:	10800104 	addi	r2,r2,4
   18ccc:	1007883a 	mov	r3,r2
   18cd0:	e0bffe17 	ldw	r2,-8(fp)
   18cd4:	18800035 	stwio	r2,0(r3)
}
   18cd8:	0001883a 	nop
   18cdc:	e037883a 	mov	sp,fp
   18ce0:	df000017 	ldw	fp,0(sp)
   18ce4:	dec00104 	addi	sp,sp,4
   18ce8:	f800283a 	ret

00018cec <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   18cec:	defffb04 	addi	sp,sp,-20
   18cf0:	dfc00415 	stw	ra,16(sp)
   18cf4:	df000315 	stw	fp,12(sp)
   18cf8:	df000304 	addi	fp,sp,12
   18cfc:	e13ffe15 	stw	r4,-8(fp)
   18d00:	2805883a 	mov	r2,r5
   18d04:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   18d08:	e0bffe17 	ldw	r2,-8(fp)
   18d0c:	10800a17 	ldw	r2,40(r2)
   18d10:	1007883a 	mov	r3,r2
   18d14:	e0bfff03 	ldbu	r2,-4(fp)
   18d18:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   18d1c:	e0bffe17 	ldw	r2,-8(fp)
   18d20:	10800a17 	ldw	r2,40(r2)
   18d24:	10800104 	addi	r2,r2,4
   18d28:	10800037 	ldwio	r2,0(r2)
   18d2c:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   18d30:	e13ffd17 	ldw	r4,-12(fp)
   18d34:	0018aa40 	call	18aa4 <read_CE_bit>
   18d38:	10803fcc 	andi	r2,r2,255
   18d3c:	10000226 	beq	r2,zero,18d48 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   18d40:	00bffec4 	movi	r2,-5
   18d44:	00000106 	br	18d4c <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   18d48:	0005883a 	mov	r2,zero
}
   18d4c:	e037883a 	mov	sp,fp
   18d50:	dfc00117 	ldw	ra,4(sp)
   18d54:	df000017 	ldw	fp,0(sp)
   18d58:	dec00204 	addi	sp,sp,8
   18d5c:	f800283a 	ret

00018d60 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   18d60:	defffc04 	addi	sp,sp,-16
   18d64:	dfc00315 	stw	ra,12(sp)
   18d68:	df000215 	stw	fp,8(sp)
   18d6c:	df000204 	addi	fp,sp,8
   18d70:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   18d74:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   18d78:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   18d7c:	e0bffe44 	addi	r2,fp,-7
   18d80:	100b883a 	mov	r5,r2
   18d84:	e13fff17 	ldw	r4,-4(fp)
   18d88:	0018e2c0 	call	18e2c <alt_up_ps2_read_data_byte_timeout>
   18d8c:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   18d90:	e0bffe03 	ldbu	r2,-8(fp)
   18d94:	1000061e 	bne	r2,zero,18db0 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   18d98:	e0bffe43 	ldbu	r2,-7(fp)
   18d9c:	10803fcc 	andi	r2,r2,255
   18da0:	10803e98 	cmpnei	r2,r2,250
   18da4:	103ff51e 	bne	r2,zero,18d7c <__alt_data_end+0xf0018d7c>
				return 0;
   18da8:	0005883a 	mov	r2,zero
   18dac:	00000106 	br	18db4 <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   18db0:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   18db4:	e037883a 	mov	sp,fp
   18db8:	dfc00117 	ldw	ra,4(sp)
   18dbc:	df000017 	ldw	fp,0(sp)
   18dc0:	dec00204 	addi	sp,sp,8
   18dc4:	f800283a 	ret

00018dc8 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   18dc8:	defffa04 	addi	sp,sp,-24
   18dcc:	dfc00515 	stw	ra,20(sp)
   18dd0:	df000415 	stw	fp,16(sp)
   18dd4:	df000404 	addi	fp,sp,16
   18dd8:	e13ffe15 	stw	r4,-8(fp)
   18ddc:	2805883a 	mov	r2,r5
   18de0:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   18de4:	e0bfff03 	ldbu	r2,-4(fp)
   18de8:	100b883a 	mov	r5,r2
   18dec:	e13ffe17 	ldw	r4,-8(fp)
   18df0:	0018cec0 	call	18cec <alt_up_ps2_write_data_byte>
   18df4:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   18df8:	e0bffc17 	ldw	r2,-16(fp)
   18dfc:	10000226 	beq	r2,zero,18e08 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   18e00:	e0bffc17 	ldw	r2,-16(fp)
   18e04:	00000406 	br	18e18 <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   18e08:	e13ffe17 	ldw	r4,-8(fp)
   18e0c:	0018d600 	call	18d60 <alt_up_ps2_wait_for_ack>
   18e10:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   18e14:	e0bffd17 	ldw	r2,-12(fp)
}
   18e18:	e037883a 	mov	sp,fp
   18e1c:	dfc00117 	ldw	ra,4(sp)
   18e20:	df000017 	ldw	fp,0(sp)
   18e24:	dec00204 	addi	sp,sp,8
   18e28:	f800283a 	ret

00018e2c <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   18e2c:	defffa04 	addi	sp,sp,-24
   18e30:	dfc00515 	stw	ra,20(sp)
   18e34:	df000415 	stw	fp,16(sp)
   18e38:	df000404 	addi	fp,sp,16
   18e3c:	e13ffe15 	stw	r4,-8(fp)
   18e40:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   18e44:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   18e48:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   18e4c:	e0bffc17 	ldw	r2,-16(fp)
   18e50:	10800044 	addi	r2,r2,1
   18e54:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18e58:	e0bffe17 	ldw	r2,-8(fp)
   18e5c:	10800a17 	ldw	r2,40(r2)
   18e60:	10800037 	ldwio	r2,0(r2)
   18e64:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   18e68:	e13ffd17 	ldw	r4,-12(fp)
   18e6c:	0018b080 	call	18b08 <read_data_valid>
   18e70:	10803fcc 	andi	r2,r2,255
   18e74:	10000726 	beq	r2,zero,18e94 <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   18e78:	e13ffd17 	ldw	r4,-12(fp)
   18e7c:	0018b3c0 	call	18b3c <read_data_byte>
   18e80:	1007883a 	mov	r3,r2
   18e84:	e0bfff17 	ldw	r2,-4(fp)
   18e88:	10c00005 	stb	r3,0(r2)
			return 0;
   18e8c:	0005883a 	mov	r2,zero
   18e90:	00000806 	br	18eb4 <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   18e94:	e0bffe17 	ldw	r2,-8(fp)
   18e98:	10800c17 	ldw	r2,48(r2)
   18e9c:	103feb26 	beq	r2,zero,18e4c <__alt_data_end+0xf0018e4c>
   18ea0:	e0bffe17 	ldw	r2,-8(fp)
   18ea4:	10c00c17 	ldw	r3,48(r2)
   18ea8:	e0bffc17 	ldw	r2,-16(fp)
   18eac:	18bfe72e 	bgeu	r3,r2,18e4c <__alt_data_end+0xf0018e4c>
		{
			return -ETIMEDOUT;
   18eb0:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   18eb4:	e037883a 	mov	sp,fp
   18eb8:	dfc00117 	ldw	ra,4(sp)
   18ebc:	df000017 	ldw	fp,0(sp)
   18ec0:	dec00204 	addi	sp,sp,8
   18ec4:	f800283a 	ret

00018ec8 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   18ec8:	defffb04 	addi	sp,sp,-20
   18ecc:	dfc00415 	stw	ra,16(sp)
   18ed0:	df000315 	stw	fp,12(sp)
   18ed4:	df000304 	addi	fp,sp,12
   18ed8:	e13ffe15 	stw	r4,-8(fp)
   18edc:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   18ee0:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18ee4:	e0bffe17 	ldw	r2,-8(fp)
   18ee8:	10800a17 	ldw	r2,40(r2)
   18eec:	10800037 	ldwio	r2,0(r2)
   18ef0:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   18ef4:	e13ffd17 	ldw	r4,-12(fp)
   18ef8:	0018b080 	call	18b08 <read_data_valid>
   18efc:	10803fcc 	andi	r2,r2,255
   18f00:	10000726 	beq	r2,zero,18f20 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   18f04:	e13ffd17 	ldw	r4,-12(fp)
   18f08:	0018b3c0 	call	18b3c <read_data_byte>
   18f0c:	1007883a 	mov	r3,r2
   18f10:	e0bfff17 	ldw	r2,-4(fp)
   18f14:	10c00005 	stb	r3,0(r2)
		return 0;
   18f18:	0005883a 	mov	r2,zero
   18f1c:	00000106 	br	18f24 <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   18f20:	00bfffc4 	movi	r2,-1
}
   18f24:	e037883a 	mov	sp,fp
   18f28:	dfc00117 	ldw	ra,4(sp)
   18f2c:	df000017 	ldw	fp,0(sp)
   18f30:	dec00204 	addi	sp,sp,8
   18f34:	f800283a 	ret

00018f38 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   18f38:	defffb04 	addi	sp,sp,-20
   18f3c:	dfc00415 	stw	ra,16(sp)
   18f40:	df000315 	stw	fp,12(sp)
   18f44:	df000304 	addi	fp,sp,12
   18f48:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   18f4c:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   18f50:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18f54:	e0bfff17 	ldw	r2,-4(fp)
   18f58:	10800a17 	ldw	r2,40(r2)
   18f5c:	10800037 	ldwio	r2,0(r2)
   18f60:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   18f64:	e13ffe17 	ldw	r4,-8(fp)
   18f68:	0018ad80 	call	18ad8 <read_num_bytes_available>
   18f6c:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   18f70:	e0bffd0b 	ldhu	r2,-12(fp)
   18f74:	103ff71e 	bne	r2,zero,18f54 <__alt_data_end+0xf0018f54>
}
   18f78:	0001883a 	nop
   18f7c:	e037883a 	mov	sp,fp
   18f80:	dfc00117 	ldw	ra,4(sp)
   18f84:	df000017 	ldw	fp,0(sp)
   18f88:	dec00204 	addi	sp,sp,8
   18f8c:	f800283a 	ret

00018f90 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   18f90:	defff804 	addi	sp,sp,-32
   18f94:	dfc00715 	stw	ra,28(sp)
   18f98:	df000615 	stw	fp,24(sp)
   18f9c:	df000604 	addi	fp,sp,24
   18fa0:	e13ffd15 	stw	r4,-12(fp)
   18fa4:	e17ffe15 	stw	r5,-8(fp)
   18fa8:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   18fac:	e0bffd17 	ldw	r2,-12(fp)
   18fb0:	10800017 	ldw	r2,0(r2)
   18fb4:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   18fb8:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   18fbc:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   18fc0:	e0fffc17 	ldw	r3,-16(fp)
   18fc4:	e0bfff17 	ldw	r2,-4(fp)
   18fc8:	18bffd16 	blt	r3,r2,18fc0 <__alt_data_end+0xf0018fc0>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   18fcc:	e0bffe17 	ldw	r2,-8(fp)
   18fd0:	10c00044 	addi	r3,r2,1
   18fd4:	e0fffe15 	stw	r3,-8(fp)
   18fd8:	100b883a 	mov	r5,r2
   18fdc:	e13ffa17 	ldw	r4,-24(fp)
   18fe0:	0018e2c0 	call	18e2c <alt_up_ps2_read_data_byte_timeout>
   18fe4:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   18fe8:	e0bffb17 	ldw	r2,-20(fp)
   18fec:	10000226 	beq	r2,zero,18ff8 <alt_up_ps2_read_fd+0x68>
			return count;
   18ff0:	e0bffc17 	ldw	r2,-16(fp)
   18ff4:	00000406 	br	19008 <alt_up_ps2_read_fd+0x78>
		count++;
   18ff8:	e0bffc17 	ldw	r2,-16(fp)
   18ffc:	10800044 	addi	r2,r2,1
   19000:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   19004:	e0bffc17 	ldw	r2,-16(fp)
}
   19008:	e037883a 	mov	sp,fp
   1900c:	dfc00117 	ldw	ra,4(sp)
   19010:	df000017 	ldw	fp,0(sp)
   19014:	dec00204 	addi	sp,sp,8
   19018:	f800283a 	ret

0001901c <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   1901c:	defff804 	addi	sp,sp,-32
   19020:	dfc00715 	stw	ra,28(sp)
   19024:	df000615 	stw	fp,24(sp)
   19028:	df000604 	addi	fp,sp,24
   1902c:	e13ffd15 	stw	r4,-12(fp)
   19030:	e17ffe15 	stw	r5,-8(fp)
   19034:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   19038:	e0bffd17 	ldw	r2,-12(fp)
   1903c:	10800017 	ldw	r2,0(r2)
   19040:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   19044:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   19048:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   1904c:	00001006 	br	19090 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   19050:	e0bffe17 	ldw	r2,-8(fp)
   19054:	10c00044 	addi	r3,r2,1
   19058:	e0fffe15 	stw	r3,-8(fp)
   1905c:	10800003 	ldbu	r2,0(r2)
   19060:	10803fcc 	andi	r2,r2,255
   19064:	100b883a 	mov	r5,r2
   19068:	e13ffb17 	ldw	r4,-20(fp)
   1906c:	0018cec0 	call	18cec <alt_up_ps2_write_data_byte>
   19070:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   19074:	e0bffc17 	ldw	r2,-16(fp)
   19078:	10000226 	beq	r2,zero,19084 <alt_up_ps2_write_fd+0x68>
			return count;
   1907c:	e0bffa17 	ldw	r2,-24(fp)
   19080:	00000706 	br	190a0 <alt_up_ps2_write_fd+0x84>
		count++;
   19084:	e0bffa17 	ldw	r2,-24(fp)
   19088:	10800044 	addi	r2,r2,1
   1908c:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   19090:	e0fffa17 	ldw	r3,-24(fp)
   19094:	e0bfff17 	ldw	r2,-4(fp)
   19098:	18bfed16 	blt	r3,r2,19050 <__alt_data_end+0xf0019050>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   1909c:	e0bffa17 	ldw	r2,-24(fp)
}
   190a0:	e037883a 	mov	sp,fp
   190a4:	dfc00117 	ldw	ra,4(sp)
   190a8:	df000017 	ldw	fp,0(sp)
   190ac:	dec00204 	addi	sp,sp,8
   190b0:	f800283a 	ret

000190b4 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   190b4:	defffc04 	addi	sp,sp,-16
   190b8:	dfc00315 	stw	ra,12(sp)
   190bc:	df000215 	stw	fp,8(sp)
   190c0:	df000204 	addi	fp,sp,8
   190c4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   190c8:	d1601184 	addi	r5,gp,-32698
   190cc:	e13fff17 	ldw	r4,-4(fp)
   190d0:	001aba40 	call	1aba4 <alt_find_dev>
   190d4:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   190d8:	e0bffe17 	ldw	r2,-8(fp)
}
   190dc:	e037883a 	mov	sp,fp
   190e0:	dfc00117 	ldw	ra,4(sp)
   190e4:	df000017 	ldw	fp,0(sp)
   190e8:	dec00204 	addi	sp,sp,8
   190ec:	f800283a 	ret

000190f0 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   190f0:	defffc04 	addi	sp,sp,-16
   190f4:	dfc00315 	stw	ra,12(sp)
   190f8:	df000215 	stw	fp,8(sp)
   190fc:	df000204 	addi	fp,sp,8
   19100:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   19104:	e0bfff17 	ldw	r2,-4(fp)
   19108:	10800217 	ldw	r2,8(r2)
   1910c:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   19110:	00000b06 	br	19140 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   19114:	01420034 	movhi	r5,2048
   19118:	2941ac04 	addi	r5,r5,1712
   1911c:	e13ffe17 	ldw	r4,-8(fp)
   19120:	00111200 	call	11120 <strcmp>
   19124:	1000031e 	bne	r2,zero,19134 <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   19128:	e0bffe17 	ldw	r2,-8(fp)
   1912c:	10000005 	stb	zero,0(r2)
			break;
   19130:	00000906 	br	19158 <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   19134:	e0bffe17 	ldw	r2,-8(fp)
   19138:	10800044 	addi	r2,r2,1
   1913c:	e0bffe15 	stw	r2,-8(fp)
   19140:	e0bffe17 	ldw	r2,-8(fp)
   19144:	10800003 	ldbu	r2,0(r2)
   19148:	10803fcc 	andi	r2,r2,255
   1914c:	1080201c 	xori	r2,r2,128
   19150:	10bfe004 	addi	r2,r2,-128
   19154:	103fef1e 	bne	r2,zero,19114 <__alt_data_end+0xf0019114>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   19158:	0001883a 	nop
}
   1915c:	e037883a 	mov	sp,fp
   19160:	dfc00117 	ldw	ra,4(sp)
   19164:	df000017 	ldw	fp,0(sp)
   19168:	dec00204 	addi	sp,sp,8
   1916c:	f800283a 	ret

00019170 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   19170:	defffc04 	addi	sp,sp,-16
   19174:	dfc00315 	stw	ra,12(sp)
   19178:	df000215 	stw	fp,8(sp)
   1917c:	df000204 	addi	fp,sp,8
   19180:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   19184:	d1601184 	addi	r5,gp,-32698
   19188:	e13fff17 	ldw	r4,-4(fp)
   1918c:	001aba40 	call	1aba4 <alt_find_dev>
   19190:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   19194:	e0bffe17 	ldw	r2,-8(fp)
}
   19198:	e037883a 	mov	sp,fp
   1919c:	dfc00117 	ldw	ra,4(sp)
   191a0:	df000017 	ldw	fp,0(sp)
   191a4:	dec00204 	addi	sp,sp,8
   191a8:	f800283a 	ret

000191ac <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   191ac:	defffa04 	addi	sp,sp,-24
   191b0:	df000515 	stw	fp,20(sp)
   191b4:	df000504 	addi	fp,sp,20
   191b8:	e13ffc15 	stw	r4,-16(fp)
   191bc:	2805883a 	mov	r2,r5
   191c0:	e1bffe15 	stw	r6,-8(fp)
   191c4:	e1ffff15 	stw	r7,-4(fp)
   191c8:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   191cc:	e0bffc17 	ldw	r2,-16(fp)
   191d0:	10800c17 	ldw	r2,48(r2)
   191d4:	e0fffe17 	ldw	r3,-8(fp)
   191d8:	1880042e 	bgeu	r3,r2,191ec <alt_up_char_buffer_draw+0x40>
   191dc:	e0bffc17 	ldw	r2,-16(fp)
   191e0:	10800d17 	ldw	r2,52(r2)
   191e4:	e0ffff17 	ldw	r3,-4(fp)
   191e8:	18800236 	bltu	r3,r2,191f4 <alt_up_char_buffer_draw+0x48>
		return -1;
   191ec:	00bfffc4 	movi	r2,-1
   191f0:	00001d06 	br	19268 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   191f4:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   191f8:	e0bffc17 	ldw	r2,-16(fp)
   191fc:	10c00f17 	ldw	r3,60(r2)
   19200:	e0bffe17 	ldw	r2,-8(fp)
   19204:	1886703a 	and	r3,r3,r2
   19208:	e0bffc17 	ldw	r2,-16(fp)
   1920c:	10800e17 	ldw	r2,56(r2)
   19210:	1884983a 	sll	r2,r3,r2
   19214:	e0fffb17 	ldw	r3,-20(fp)
   19218:	1884b03a 	or	r2,r3,r2
   1921c:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   19220:	e0bffc17 	ldw	r2,-16(fp)
   19224:	10c01117 	ldw	r3,68(r2)
   19228:	e0bfff17 	ldw	r2,-4(fp)
   1922c:	1886703a 	and	r3,r3,r2
   19230:	e0bffc17 	ldw	r2,-16(fp)
   19234:	10801017 	ldw	r2,64(r2)
   19238:	1884983a 	sll	r2,r3,r2
   1923c:	e0fffb17 	ldw	r3,-20(fp)
   19240:	1884b03a 	or	r2,r3,r2
   19244:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   19248:	e0bffc17 	ldw	r2,-16(fp)
   1924c:	10c00b17 	ldw	r3,44(r2)
   19250:	e0bffb17 	ldw	r2,-20(fp)
   19254:	1885883a 	add	r2,r3,r2
   19258:	1007883a 	mov	r3,r2
   1925c:	e0bffd03 	ldbu	r2,-12(fp)
   19260:	18800025 	stbio	r2,0(r3)

	return 0;
   19264:	0005883a 	mov	r2,zero
}
   19268:	e037883a 	mov	sp,fp
   1926c:	df000017 	ldw	fp,0(sp)
   19270:	dec00104 	addi	sp,sp,4
   19274:	f800283a 	ret

00019278 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   19278:	defffa04 	addi	sp,sp,-24
   1927c:	df000515 	stw	fp,20(sp)
   19280:	df000504 	addi	fp,sp,20
   19284:	e13ffc15 	stw	r4,-16(fp)
   19288:	e17ffd15 	stw	r5,-12(fp)
   1928c:	e1bffe15 	stw	r6,-8(fp)
   19290:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   19294:	e0bffc17 	ldw	r2,-16(fp)
   19298:	10800c17 	ldw	r2,48(r2)
   1929c:	e0fffe17 	ldw	r3,-8(fp)
   192a0:	1880042e 	bgeu	r3,r2,192b4 <alt_up_char_buffer_string+0x3c>
   192a4:	e0bffc17 	ldw	r2,-16(fp)
   192a8:	10800d17 	ldw	r2,52(r2)
   192ac:	e0ffff17 	ldw	r3,-4(fp)
   192b0:	18800236 	bltu	r3,r2,192bc <alt_up_char_buffer_string+0x44>
		return -1;
   192b4:	00bfffc4 	movi	r2,-1
   192b8:	00002a06 	br	19364 <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   192bc:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   192c0:	e0bffc17 	ldw	r2,-16(fp)
   192c4:	10801017 	ldw	r2,64(r2)
   192c8:	e0ffff17 	ldw	r3,-4(fp)
   192cc:	1886983a 	sll	r3,r3,r2
   192d0:	e0bffe17 	ldw	r2,-8(fp)
   192d4:	1885883a 	add	r2,r3,r2
   192d8:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   192dc:	00001a06 	br	19348 <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   192e0:	e0bffc17 	ldw	r2,-16(fp)
   192e4:	10c00b17 	ldw	r3,44(r2)
   192e8:	e0bffb17 	ldw	r2,-20(fp)
   192ec:	1885883a 	add	r2,r3,r2
   192f0:	1007883a 	mov	r3,r2
   192f4:	e0bffd17 	ldw	r2,-12(fp)
   192f8:	10800003 	ldbu	r2,0(r2)
   192fc:	10803fcc 	andi	r2,r2,255
   19300:	1080201c 	xori	r2,r2,128
   19304:	10bfe004 	addi	r2,r2,-128
   19308:	18800025 	stbio	r2,0(r3)
		++ptr;
   1930c:	e0bffd17 	ldw	r2,-12(fp)
   19310:	10800044 	addi	r2,r2,1
   19314:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   19318:	e0bffe17 	ldw	r2,-8(fp)
   1931c:	10800044 	addi	r2,r2,1
   19320:	e0bffe15 	stw	r2,-8(fp)
   19324:	e0bffc17 	ldw	r2,-16(fp)
   19328:	10800c17 	ldw	r2,48(r2)
   1932c:	e0fffe17 	ldw	r3,-8(fp)
   19330:	18800236 	bltu	r3,r2,1933c <alt_up_char_buffer_string+0xc4>
			return -1;
   19334:	00bfffc4 	movi	r2,-1
   19338:	00000a06 	br	19364 <alt_up_char_buffer_string+0xec>
		++offset;
   1933c:	e0bffb17 	ldw	r2,-20(fp)
   19340:	10800044 	addi	r2,r2,1
   19344:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   19348:	e0bffd17 	ldw	r2,-12(fp)
   1934c:	10800003 	ldbu	r2,0(r2)
   19350:	10803fcc 	andi	r2,r2,255
   19354:	1080201c 	xori	r2,r2,128
   19358:	10bfe004 	addi	r2,r2,-128
   1935c:	103fe01e 	bne	r2,zero,192e0 <__alt_data_end+0xf00192e0>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   19360:	0005883a 	mov	r2,zero
}
   19364:	e037883a 	mov	sp,fp
   19368:	df000017 	ldw	fp,0(sp)
   1936c:	dec00104 	addi	sp,sp,4
   19370:	f800283a 	ret

00019374 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   19374:	defffe04 	addi	sp,sp,-8
   19378:	df000115 	stw	fp,4(sp)
   1937c:	df000104 	addi	fp,sp,4
   19380:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   19384:	e0bfff17 	ldw	r2,-4(fp)
   19388:	10800a17 	ldw	r2,40(r2)
   1938c:	10800084 	addi	r2,r2,2
   19390:	1007883a 	mov	r3,r2
   19394:	00800044 	movi	r2,1
   19398:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   1939c:	0001883a 	nop
   193a0:	e0bfff17 	ldw	r2,-4(fp)
   193a4:	10800a17 	ldw	r2,40(r2)
   193a8:	10800084 	addi	r2,r2,2
   193ac:	10800023 	ldbuio	r2,0(r2)
   193b0:	10803fcc 	andi	r2,r2,255
   193b4:	1080004c 	andi	r2,r2,1
   193b8:	103ff91e 	bne	r2,zero,193a0 <__alt_data_end+0xf00193a0>
	return 0;
   193bc:	0005883a 	mov	r2,zero
}
   193c0:	e037883a 	mov	sp,fp
   193c4:	df000017 	ldw	fp,0(sp)
   193c8:	dec00104 	addi	sp,sp,4
   193cc:	f800283a 	ret

000193d0 <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
   193d0:	defffc04 	addi	sp,sp,-16
   193d4:	dfc00315 	stw	ra,12(sp)
   193d8:	df000215 	stw	fp,8(sp)
   193dc:	df000204 	addi	fp,sp,8
   193e0:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
   193e4:	d1601184 	addi	r5,gp,-32698
   193e8:	e13fff17 	ldw	r4,-4(fp)
   193ec:	001aba40 	call	1aba4 <alt_find_dev>
   193f0:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   193f4:	e0bffe17 	ldw	r2,-8(fp)
}
   193f8:	e037883a 	mov	sp,fp
   193fc:	dfc00117 	ldw	ra,4(sp)
   19400:	df000017 	ldw	fp,0(sp)
   19404:	dec00204 	addi	sp,sp,8
   19408:	f800283a 	ret

0001940c <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
   1940c:	defffa04 	addi	sp,sp,-24
   19410:	df000515 	stw	fp,20(sp)
   19414:	df000504 	addi	fp,sp,20
   19418:	e13ffc15 	stw	r4,-16(fp)
   1941c:	e17ffd15 	stw	r5,-12(fp)
   19420:	e1bffe15 	stw	r6,-8(fp)
   19424:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
   19428:	e0bffc17 	ldw	r2,-16(fp)
   1942c:	10800f17 	ldw	r2,60(r2)
   19430:	e0fffe17 	ldw	r3,-8(fp)
   19434:	1880042e 	bgeu	r3,r2,19448 <alt_up_pixel_buffer_dma_draw+0x3c>
   19438:	e0bffc17 	ldw	r2,-16(fp)
   1943c:	10801017 	ldw	r2,64(r2)
   19440:	e0ffff17 	ldw	r3,-4(fp)
   19444:	18800236 	bltu	r3,r2,19450 <alt_up_pixel_buffer_dma_draw+0x44>
		return -1;
   19448:	00bfffc4 	movi	r2,-1
   1944c:	00005006 	br	19590 <alt_up_pixel_buffer_dma_draw+0x184>

	unsigned int addr = 0;
   19450:	e03ffb15 	stw	zero,-20(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19454:	e0bffc17 	ldw	r2,-16(fp)
   19458:	10800d17 	ldw	r2,52(r2)
   1945c:	1000151e 	bne	r2,zero,194b4 <alt_up_pixel_buffer_dma_draw+0xa8>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   19460:	e0bffc17 	ldw	r2,-16(fp)
   19464:	10c01217 	ldw	r3,72(r2)
   19468:	e0bffe17 	ldw	r2,-8(fp)
   1946c:	1886703a 	and	r3,r3,r2
   19470:	e0bffc17 	ldw	r2,-16(fp)
   19474:	10801117 	ldw	r2,68(r2)
   19478:	1884983a 	sll	r2,r3,r2
   1947c:	e0fffb17 	ldw	r3,-20(fp)
   19480:	1885883a 	add	r2,r3,r2
   19484:	e0bffb15 	stw	r2,-20(fp)
		addr += ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
   19488:	e0bffc17 	ldw	r2,-16(fp)
   1948c:	10c01417 	ldw	r3,80(r2)
   19490:	e0bfff17 	ldw	r2,-4(fp)
   19494:	1886703a 	and	r3,r3,r2
   19498:	e0bffc17 	ldw	r2,-16(fp)
   1949c:	10801317 	ldw	r2,76(r2)
   194a0:	1884983a 	sll	r2,r3,r2
   194a4:	e0fffb17 	ldw	r3,-20(fp)
   194a8:	1885883a 	add	r2,r3,r2
   194ac:	e0bffb15 	stw	r2,-20(fp)
   194b0:	00001706 	br	19510 <alt_up_pixel_buffer_dma_draw+0x104>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   194b4:	e0bffc17 	ldw	r2,-16(fp)
   194b8:	10c01217 	ldw	r3,72(r2)
   194bc:	e0bffe17 	ldw	r2,-8(fp)
   194c0:	1886703a 	and	r3,r3,r2
   194c4:	e0bffc17 	ldw	r2,-16(fp)
   194c8:	10801117 	ldw	r2,68(r2)
   194cc:	1884983a 	sll	r2,r3,r2
   194d0:	e0fffb17 	ldw	r3,-20(fp)
   194d4:	1885883a 	add	r2,r3,r2
   194d8:	e0bffb15 	stw	r2,-20(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
   194dc:	e0bffc17 	ldw	r2,-16(fp)
   194e0:	10c01417 	ldw	r3,80(r2)
   194e4:	e0bfff17 	ldw	r2,-4(fp)
   194e8:	1886703a 	and	r3,r3,r2
   194ec:	e0bffc17 	ldw	r2,-16(fp)
   194f0:	10800f17 	ldw	r2,60(r2)
   194f4:	1887383a 	mul	r3,r3,r2
   194f8:	e0bffc17 	ldw	r2,-16(fp)
   194fc:	10801117 	ldw	r2,68(r2)
   19500:	1884983a 	sll	r2,r3,r2
   19504:	e0fffb17 	ldw	r3,-20(fp)
   19508:	1885883a 	add	r2,r3,r2
   1950c:	e0bffb15 	stw	r2,-20(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19510:	e0bffc17 	ldw	r2,-16(fp)
   19514:	10800e17 	ldw	r2,56(r2)
   19518:	10800058 	cmpnei	r2,r2,1
   1951c:	1000081e 	bne	r2,zero,19540 <alt_up_pixel_buffer_dma_draw+0x134>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   19520:	e0bffc17 	ldw	r2,-16(fp)
   19524:	10c00c17 	ldw	r3,48(r2)
   19528:	e0bffb17 	ldw	r2,-20(fp)
   1952c:	1885883a 	add	r2,r3,r2
   19530:	1007883a 	mov	r3,r2
   19534:	e0bffd17 	ldw	r2,-12(fp)
   19538:	18800025 	stbio	r2,0(r3)
   1953c:	00001306 	br	1958c <alt_up_pixel_buffer_dma_draw+0x180>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19540:	e0bffc17 	ldw	r2,-16(fp)
   19544:	10800e17 	ldw	r2,56(r2)
   19548:	10800098 	cmpnei	r2,r2,2
   1954c:	1000081e 	bne	r2,zero,19570 <alt_up_pixel_buffer_dma_draw+0x164>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   19550:	e0bffc17 	ldw	r2,-16(fp)
   19554:	10c00c17 	ldw	r3,48(r2)
   19558:	e0bffb17 	ldw	r2,-20(fp)
   1955c:	1885883a 	add	r2,r3,r2
   19560:	1007883a 	mov	r3,r2
   19564:	e0bffd17 	ldw	r2,-12(fp)
   19568:	1880002d 	sthio	r2,0(r3)
   1956c:	00000706 	br	1958c <alt_up_pixel_buffer_dma_draw+0x180>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   19570:	e0bffc17 	ldw	r2,-16(fp)
   19574:	10c00c17 	ldw	r3,48(r2)
   19578:	e0bffb17 	ldw	r2,-20(fp)
   1957c:	1885883a 	add	r2,r3,r2
   19580:	1007883a 	mov	r3,r2
   19584:	e0bffd17 	ldw	r2,-12(fp)
   19588:	18800035 	stwio	r2,0(r3)
	}

	return 0;
   1958c:	0005883a 	mov	r2,zero
}
   19590:	e037883a 	mov	sp,fp
   19594:	df000017 	ldw	fp,0(sp)
   19598:	dec00104 	addi	sp,sp,4
   1959c:	f800283a 	ret

000195a0 <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
   195a0:	defffd04 	addi	sp,sp,-12
   195a4:	df000215 	stw	fp,8(sp)
   195a8:	df000204 	addi	fp,sp,8
   195ac:	e13ffe15 	stw	r4,-8(fp)
   195b0:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
   195b4:	e0bffe17 	ldw	r2,-8(fp)
   195b8:	10800a17 	ldw	r2,40(r2)
   195bc:	10800104 	addi	r2,r2,4
   195c0:	1007883a 	mov	r3,r2
   195c4:	e0bfff17 	ldw	r2,-4(fp)
   195c8:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
   195cc:	e0bffe17 	ldw	r2,-8(fp)
   195d0:	10800a17 	ldw	r2,40(r2)
   195d4:	10800104 	addi	r2,r2,4
   195d8:	10800037 	ldwio	r2,0(r2)
   195dc:	1007883a 	mov	r3,r2
   195e0:	e0bffe17 	ldw	r2,-8(fp)
   195e4:	10c00c15 	stw	r3,48(r2)
	return 0;
   195e8:	0005883a 	mov	r2,zero
}
   195ec:	e037883a 	mov	sp,fp
   195f0:	df000017 	ldw	fp,0(sp)
   195f4:	dec00104 	addi	sp,sp,4
   195f8:	f800283a 	ret

000195fc <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
   195fc:	defffd04 	addi	sp,sp,-12
   19600:	df000215 	stw	fp,8(sp)
   19604:	dc000115 	stw	r16,4(sp)
   19608:	df000204 	addi	fp,sp,8
   1960c:	e13ffe15 	stw	r4,-8(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
   19610:	e0bffe17 	ldw	r2,-8(fp)
   19614:	14000c17 	ldw	r16,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
   19618:	e0bffe17 	ldw	r2,-8(fp)
   1961c:	10800a17 	ldw	r2,40(r2)
   19620:	1007883a 	mov	r3,r2
   19624:	00800044 	movi	r2,1
   19628:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
   1962c:	e0bffe17 	ldw	r2,-8(fp)
   19630:	10c00b17 	ldw	r3,44(r2)
   19634:	e0bffe17 	ldw	r2,-8(fp)
   19638:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
   1963c:	e0bffe17 	ldw	r2,-8(fp)
   19640:	14000b15 	stw	r16,44(r2)
	return 0;
   19644:	0005883a 	mov	r2,zero
}
   19648:	e6ffff04 	addi	sp,fp,-4
   1964c:	df000117 	ldw	fp,4(sp)
   19650:	dc000017 	ldw	r16,0(sp)
   19654:	dec00204 	addi	sp,sp,8
   19658:	f800283a 	ret

0001965c <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
   1965c:	defffe04 	addi	sp,sp,-8
   19660:	df000115 	stw	fp,4(sp)
   19664:	df000104 	addi	fp,sp,4
   19668:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
   1966c:	e0bfff17 	ldw	r2,-4(fp)
   19670:	10800a17 	ldw	r2,40(r2)
   19674:	10800304 	addi	r2,r2,12
   19678:	10800037 	ldwio	r2,0(r2)
   1967c:	1080004c 	andi	r2,r2,1
}
   19680:	e037883a 	mov	sp,fp
   19684:	df000017 	ldw	fp,0(sp)
   19688:	dec00104 	addi	sp,sp,4
   1968c:	f800283a 	ret

00019690 <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
   19690:	defff704 	addi	sp,sp,-36
   19694:	df000815 	stw	fp,32(sp)
   19698:	dd400715 	stw	r21,28(sp)
   1969c:	dd000615 	stw	r20,24(sp)
   196a0:	dcc00515 	stw	r19,20(sp)
   196a4:	dc800415 	stw	r18,16(sp)
   196a8:	dc400315 	stw	r17,12(sp)
   196ac:	dc000215 	stw	r16,8(sp)
   196b0:	df000804 	addi	fp,sp,32
   196b4:	e13ff815 	stw	r4,-32(fp)
   196b8:	e17ff915 	stw	r5,-28(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   196bc:	e0bff917 	ldw	r2,-28(fp)
   196c0:	10800058 	cmpnei	r2,r2,1
   196c4:	1000031e 	bne	r2,zero,196d4 <alt_up_pixel_buffer_dma_clear_screen+0x44>
		addr = pixel_buffer->back_buffer_start_address;
   196c8:	e0bff817 	ldw	r2,-32(fp)
   196cc:	14400c17 	ldw	r17,48(r2)
   196d0:	00000206 	br	196dc <alt_up_pixel_buffer_dma_clear_screen+0x4c>
	else
		addr = pixel_buffer->buffer_start_address;
   196d4:	e0bff817 	ldw	r2,-32(fp)
   196d8:	14400b17 	ldw	r17,44(r2)
	limit_x = pixel_buffer->x_resolution;
   196dc:	e0bff817 	ldw	r2,-32(fp)
   196e0:	14000f17 	ldw	r16,60(r2)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   196e4:	e0bff817 	ldw	r2,-32(fp)
   196e8:	10800e17 	ldw	r2,56(r2)
   196ec:	10800098 	cmpnei	r2,r2,2
   196f0:	1000031e 	bne	r2,zero,19700 <alt_up_pixel_buffer_dma_clear_screen+0x70>
		limit_x = limit_x << 1;
   196f4:	8405883a 	add	r2,r16,r16
   196f8:	1021883a 	mov	r16,r2
   196fc:	00000306 	br	1970c <alt_up_pixel_buffer_dma_clear_screen+0x7c>
	} else {
		limit_x = limit_x << 2;
   19700:	8405883a 	add	r2,r16,r16
   19704:	1085883a 	add	r2,r2,r2
   19708:	1021883a 	mov	r16,r2
	}	
	limit_y = pixel_buffer->y_resolution;
   1970c:	e0bff817 	ldw	r2,-32(fp)
   19710:	14801017 	ldw	r18,64(r2)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19714:	e0bff817 	ldw	r2,-32(fp)
   19718:	10800d17 	ldw	r2,52(r2)
   1971c:	1000111e 	bne	r2,zero,19764 <alt_up_pixel_buffer_dma_clear_screen+0xd4>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   19720:	e0bff817 	ldw	r2,-32(fp)
   19724:	15401317 	ldw	r21,76(r2)

		for (y = 0; y < limit_y; y++)
   19728:	0029883a 	mov	r20,zero
   1972c:	00000b06 	br	1975c <alt_up_pixel_buffer_dma_clear_screen+0xcc>
		{
			for (x = 0; x < limit_x; x = x + 4)
   19730:	0027883a 	mov	r19,zero
   19734:	00000406 	br	19748 <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
   19738:	9c45883a 	add	r2,r19,r17
   1973c:	0007883a 	mov	r3,zero
   19740:	10c00035 	stwio	r3,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
   19744:	9cc00104 	addi	r19,r19,4
   19748:	9c3ffb36 	bltu	r19,r16,19738 <__alt_data_end+0xf0019738>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
   1974c:	00800044 	movi	r2,1
   19750:	1544983a 	sll	r2,r2,r21
   19754:	88a3883a 	add	r17,r17,r2
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
   19758:	a5000044 	addi	r20,r20,1
   1975c:	a4bff436 	bltu	r20,r18,19730 <__alt_data_end+0xf0019730>
		for (x = 0; x < limit_y; x = x + 4)
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   19760:	00000a06 	br	1978c <alt_up_pixel_buffer_dma_clear_screen+0xfc>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
   19764:	9425383a 	mul	r18,r18,r16

		for (x = 0; x < limit_y; x = x + 4)
   19768:	0021883a 	mov	r16,zero
   1976c:	00000506 	br	19784 <alt_up_pixel_buffer_dma_clear_screen+0xf4>
		{
			IOWR_32DIRECT(addr, x, 0);
   19770:	8005883a 	mov	r2,r16
   19774:	1445883a 	add	r2,r2,r17
   19778:	0007883a 	mov	r3,zero
   1977c:	10c00035 	stwio	r3,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
   19780:	84000104 	addi	r16,r16,4
   19784:	8005883a 	mov	r2,r16
   19788:	14bff936 	bltu	r2,r18,19770 <__alt_data_end+0xf0019770>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   1978c:	0001883a 	nop
   19790:	e6fffa04 	addi	sp,fp,-24
   19794:	df000617 	ldw	fp,24(sp)
   19798:	dd400517 	ldw	r21,20(sp)
   1979c:	dd000417 	ldw	r20,16(sp)
   197a0:	dcc00317 	ldw	r19,12(sp)
   197a4:	dc800217 	ldw	r18,8(sp)
   197a8:	dc400117 	ldw	r17,4(sp)
   197ac:	dc000017 	ldw	r16,0(sp)
   197b0:	dec00704 	addi	sp,sp,28
   197b4:	f800283a 	ret

000197b8 <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
   197b8:	defff304 	addi	sp,sp,-52
   197bc:	df000c15 	stw	fp,48(sp)
   197c0:	ddc00b15 	stw	r23,44(sp)
   197c4:	dd800a15 	stw	r22,40(sp)
   197c8:	dd400915 	stw	r21,36(sp)
   197cc:	dd000815 	stw	r20,32(sp)
   197d0:	dcc00715 	stw	r19,28(sp)
   197d4:	dc800615 	stw	r18,24(sp)
   197d8:	dc400515 	stw	r17,20(sp)
   197dc:	dc000415 	stw	r16,16(sp)
   197e0:	df000c04 	addi	fp,sp,48
   197e4:	e13ff415 	stw	r4,-48(fp)
   197e8:	e17ff515 	stw	r5,-44(fp)
   197ec:	e1bff615 	stw	r6,-40(fp)
   197f0:	e1fff715 	stw	r7,-36(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   197f4:	e0bff417 	ldw	r2,-48(fp)
   197f8:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   197fc:	e0bff417 	ldw	r2,-48(fp)
   19800:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   19804:	e5bff517 	ldw	r22,-44(fp)
	register unsigned int r_x = x1;
   19808:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int t_y = y0;
   1980c:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int b_y = y1;
   19810:	e4c00117 	ldw	r19,4(fp)
	register unsigned int local_color = color;
   19814:	e5c00217 	ldw	r23,8(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   19818:	a580032e 	bgeu	r20,r22,19828 <alt_up_pixel_buffer_dma_draw_box+0x70>
	{
		temp = l_x;
   1981c:	b02b883a 	mov	r21,r22
		l_x = r_x;
   19820:	a02d883a 	mov	r22,r20
		r_x = temp;
   19824:	a829883a 	mov	r20,r21
	}
	if (t_y > b_y)
   19828:	9c40032e 	bgeu	r19,r17,19838 <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = t_y;
   1982c:	882b883a 	mov	r21,r17
		t_y = b_y;
   19830:	9823883a 	mov	r17,r19
		b_y = temp;
   19834:	a827883a 	mov	r19,r21
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
   19838:	b480892e 	bgeu	r22,r18,19a60 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
   1983c:	8c00882e 	bgeu	r17,r16,19a60 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   19840:	a4800136 	bltu	r20,r18,19848 <alt_up_pixel_buffer_dma_draw_box+0x90>
	{
		r_x = limit_x - 1;
   19844:	953fffc4 	addi	r20,r18,-1
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   19848:	9c000136 	bltu	r19,r16,19850 <alt_up_pixel_buffer_dma_draw_box+0x98>
	{
		b_y = limit_y - 1;
   1984c:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   19850:	e0800317 	ldw	r2,12(fp)
   19854:	10800058 	cmpnei	r2,r2,1
   19858:	1000031e 	bne	r2,zero,19868 <alt_up_pixel_buffer_dma_draw_box+0xb0>
		addr = pixel_buffer->back_buffer_start_address;
   1985c:	e0bff417 	ldw	r2,-48(fp)
   19860:	14000c17 	ldw	r16,48(r2)
   19864:	00000206 	br	19870 <alt_up_pixel_buffer_dma_draw_box+0xb8>
	else
		addr = pixel_buffer->buffer_start_address;
   19868:	e0bff417 	ldw	r2,-48(fp)
   1986c:	14000b17 	ldw	r16,44(r2)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19870:	e0bff417 	ldw	r2,-48(fp)
   19874:	10800d17 	ldw	r2,52(r2)
   19878:	10003c1e 	bne	r2,zero,1996c <alt_up_pixel_buffer_dma_draw_box+0x1b4>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   1987c:	e0bff417 	ldw	r2,-48(fp)
   19880:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   19884:	8d44983a 	sll	r2,r17,r21
   19888:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1988c:	e0bff417 	ldw	r2,-48(fp)
   19890:	10800e17 	ldw	r2,56(r2)
   19894:	10800058 	cmpnei	r2,r2,1
   19898:	10000f1e 	bne	r2,zero,198d8 <alt_up_pixel_buffer_dma_draw_box+0x120>
			for (y = t_y; y <= b_y; y++)
   1989c:	8825883a 	mov	r18,r17
   198a0:	00000b06 	br	198d0 <alt_up_pixel_buffer_dma_draw_box+0x118>
			{
				for (x = l_x; x <= r_x; x++)
   198a4:	b023883a 	mov	r17,r22
   198a8:	00000406 	br	198bc <alt_up_pixel_buffer_dma_draw_box+0x104>
				{
					IOWR_8DIRECT(addr, x, local_color);
   198ac:	8c05883a 	add	r2,r17,r16
   198b0:	b807883a 	mov	r3,r23
   198b4:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   198b8:	8c400044 	addi	r17,r17,1
   198bc:	a47ffb2e 	bgeu	r20,r17,198ac <__alt_data_end+0xf00198ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
   198c0:	00800044 	movi	r2,1
   198c4:	1544983a 	sll	r2,r2,r21
   198c8:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   198cc:	94800044 	addi	r18,r18,1
   198d0:	9cbff42e 	bgeu	r19,r18,198a4 <__alt_data_end+0xf00198a4>
   198d4:	00006306 	br	19a64 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   198d8:	e0bff417 	ldw	r2,-48(fp)
   198dc:	10800e17 	ldw	r2,56(r2)
   198e0:	10800098 	cmpnei	r2,r2,2
   198e4:	1000101e 	bne	r2,zero,19928 <alt_up_pixel_buffer_dma_draw_box+0x170>
			for (y = t_y; y <= b_y; y++)
   198e8:	8825883a 	mov	r18,r17
   198ec:	00000c06 	br	19920 <alt_up_pixel_buffer_dma_draw_box+0x168>
			{
				for (x = l_x; x <= r_x; x++)
   198f0:	b023883a 	mov	r17,r22
   198f4:	00000506 	br	1990c <alt_up_pixel_buffer_dma_draw_box+0x154>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   198f8:	8c45883a 	add	r2,r17,r17
   198fc:	1405883a 	add	r2,r2,r16
   19900:	b807883a 	mov	r3,r23
   19904:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19908:	8c400044 	addi	r17,r17,1
   1990c:	a47ffa2e 	bgeu	r20,r17,198f8 <__alt_data_end+0xf00198f8>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
   19910:	00800044 	movi	r2,1
   19914:	1544983a 	sll	r2,r2,r21
   19918:	80a1883a 	add	r16,r16,r2
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1991c:	94800044 	addi	r18,r18,1
   19920:	9cbff32e 	bgeu	r19,r18,198f0 <__alt_data_end+0xf00198f0>
   19924:	00004f06 	br	19a64 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   19928:	8825883a 	mov	r18,r17
   1992c:	00000d06 	br	19964 <alt_up_pixel_buffer_dma_draw_box+0x1ac>
			{
				for (x = l_x; x <= r_x; x++)
   19930:	b023883a 	mov	r17,r22
   19934:	00000606 	br	19950 <alt_up_pixel_buffer_dma_draw_box+0x198>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   19938:	8c45883a 	add	r2,r17,r17
   1993c:	1085883a 	add	r2,r2,r2
   19940:	1405883a 	add	r2,r2,r16
   19944:	b807883a 	mov	r3,r23
   19948:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1994c:	8c400044 	addi	r17,r17,1
   19950:	a47ff92e 	bgeu	r20,r17,19938 <__alt_data_end+0xf0019938>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
   19954:	00800044 	movi	r2,1
   19958:	1544983a 	sll	r2,r2,r21
   1995c:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   19960:	94800044 	addi	r18,r18,1
   19964:	9cbff22e 	bgeu	r19,r18,19930 <__alt_data_end+0xf0019930>
   19968:	00003e06 	br	19a64 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1996c:	e0bff417 	ldw	r2,-48(fp)
   19970:	10800e17 	ldw	r2,56(r2)
   19974:	10800058 	cmpnei	r2,r2,1
   19978:	10000f1e 	bne	r2,zero,199b8 <alt_up_pixel_buffer_dma_draw_box+0x200>
			addr = addr + t_y * limit_x;
   1997c:	8c85383a 	mul	r2,r17,r18
   19980:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19984:	882b883a 	mov	r21,r17
   19988:	00000906 	br	199b0 <alt_up_pixel_buffer_dma_draw_box+0x1f8>
			{
				for (x = l_x; x <= r_x; x++)
   1998c:	b023883a 	mov	r17,r22
   19990:	00000406 	br	199a4 <alt_up_pixel_buffer_dma_draw_box+0x1ec>
				{
					IOWR_8DIRECT(addr, x, local_color);
   19994:	8c05883a 	add	r2,r17,r16
   19998:	b807883a 	mov	r3,r23
   1999c:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   199a0:	8c400044 	addi	r17,r17,1
   199a4:	a47ffb2e 	bgeu	r20,r17,19994 <__alt_data_end+0xf0019994>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
   199a8:	84a1883a 	add	r16,r16,r18
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   199ac:	ad400044 	addi	r21,r21,1
   199b0:	9d7ff62e 	bgeu	r19,r21,1998c <__alt_data_end+0xf001998c>
   199b4:	00002b06 	br	19a64 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   199b8:	e0bff417 	ldw	r2,-48(fp)
   199bc:	10800e17 	ldw	r2,56(r2)
   199c0:	10800098 	cmpnei	r2,r2,2
   199c4:	1000121e 	bne	r2,zero,19a10 <alt_up_pixel_buffer_dma_draw_box+0x258>
			limit_x = limit_x << 1;
   199c8:	9485883a 	add	r2,r18,r18
   199cc:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   199d0:	8c85383a 	mul	r2,r17,r18
   199d4:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   199d8:	882b883a 	mov	r21,r17
   199dc:	00000a06 	br	19a08 <alt_up_pixel_buffer_dma_draw_box+0x250>
			{
				for (x = l_x; x <= r_x; x++)
   199e0:	b023883a 	mov	r17,r22
   199e4:	00000506 	br	199fc <alt_up_pixel_buffer_dma_draw_box+0x244>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   199e8:	8c45883a 	add	r2,r17,r17
   199ec:	1405883a 	add	r2,r2,r16
   199f0:	b807883a 	mov	r3,r23
   199f4:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   199f8:	8c400044 	addi	r17,r17,1
   199fc:	a47ffa2e 	bgeu	r20,r17,199e8 <__alt_data_end+0xf00199e8>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
   19a00:	84a1883a 	add	r16,r16,r18
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19a04:	ad400044 	addi	r21,r21,1
   19a08:	9d7ff52e 	bgeu	r19,r21,199e0 <__alt_data_end+0xf00199e0>
   19a0c:	00001506 	br	19a64 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   19a10:	9485883a 	add	r2,r18,r18
   19a14:	1085883a 	add	r2,r2,r2
   19a18:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   19a1c:	8c85383a 	mul	r2,r17,r18
   19a20:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19a24:	882b883a 	mov	r21,r17
   19a28:	00000b06 	br	19a58 <alt_up_pixel_buffer_dma_draw_box+0x2a0>
			{
				for (x = l_x; x <= r_x; x++)
   19a2c:	b023883a 	mov	r17,r22
   19a30:	00000606 	br	19a4c <alt_up_pixel_buffer_dma_draw_box+0x294>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   19a34:	8c45883a 	add	r2,r17,r17
   19a38:	1085883a 	add	r2,r2,r2
   19a3c:	1405883a 	add	r2,r2,r16
   19a40:	b807883a 	mov	r3,r23
   19a44:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19a48:	8c400044 	addi	r17,r17,1
   19a4c:	a47ff92e 	bgeu	r20,r17,19a34 <__alt_data_end+0xf0019a34>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
   19a50:	84a1883a 	add	r16,r16,r18
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19a54:	ad400044 	addi	r21,r21,1
   19a58:	9d7ff42e 	bgeu	r19,r21,19a2c <__alt_data_end+0xf0019a2c>
   19a5c:	00000106 	br	19a64 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
		b_y = temp;
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   19a60:	0001883a 	nop
				}
				addr = addr + limit_x;
			}
		}
	}
}
   19a64:	e6fff804 	addi	sp,fp,-32
   19a68:	df000817 	ldw	fp,32(sp)
   19a6c:	ddc00717 	ldw	r23,28(sp)
   19a70:	dd800617 	ldw	r22,24(sp)
   19a74:	dd400517 	ldw	r21,20(sp)
   19a78:	dd000417 	ldw	r20,16(sp)
   19a7c:	dcc00317 	ldw	r19,12(sp)
   19a80:	dc800217 	ldw	r18,8(sp)
   19a84:	dc400117 	ldw	r17,4(sp)
   19a88:	dc000017 	ldw	r16,0(sp)
   19a8c:	dec00904 	addi	sp,sp,36
   19a90:	f800283a 	ret

00019a94 <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
   19a94:	defff404 	addi	sp,sp,-48
   19a98:	df000b15 	stw	fp,44(sp)
   19a9c:	dd800a15 	stw	r22,40(sp)
   19aa0:	dd400915 	stw	r21,36(sp)
   19aa4:	dd000815 	stw	r20,32(sp)
   19aa8:	dcc00715 	stw	r19,28(sp)
   19aac:	dc800615 	stw	r18,24(sp)
   19ab0:	dc400515 	stw	r17,20(sp)
   19ab4:	dc000415 	stw	r16,16(sp)
   19ab8:	df000b04 	addi	fp,sp,44
   19abc:	e13ff515 	stw	r4,-44(fp)
   19ac0:	e17ff615 	stw	r5,-40(fp)
   19ac4:	e1bff715 	stw	r6,-36(fp)
   19ac8:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   19acc:	e0bff517 	ldw	r2,-44(fp)
   19ad0:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   19ad4:	e0bff517 	ldw	r2,-44(fp)
   19ad8:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   19adc:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int r_x = x1;
   19ae0:	e4fff717 	ldw	r19,-36(fp)
	register unsigned int line_y = y;
   19ae4:	e53ff817 	ldw	r20,-32(fp)
	register unsigned int local_color = color;
   19ae8:	e5400117 	ldw	r21,4(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   19aec:	9c40032e 	bgeu	r19,r17,19afc <alt_up_pixel_buffer_dma_draw_hline+0x68>
	{
		temp = l_x;
   19af0:	882d883a 	mov	r22,r17
		l_x = r_x;
   19af4:	9823883a 	mov	r17,r19
		r_x = temp;
   19af8:	b027883a 	mov	r19,r22
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
   19afc:	8c805d2e 	bgeu	r17,r18,19c74 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
   19b00:	a4005c2e 	bgeu	r20,r16,19c74 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   19b04:	9c800136 	bltu	r19,r18,19b0c <alt_up_pixel_buffer_dma_draw_hline+0x78>
	{
		r_x = limit_x - 1;
   19b08:	94ffffc4 	addi	r19,r18,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   19b0c:	e0800217 	ldw	r2,8(fp)
   19b10:	10800058 	cmpnei	r2,r2,1
   19b14:	1000031e 	bne	r2,zero,19b24 <alt_up_pixel_buffer_dma_draw_hline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   19b18:	e0bff517 	ldw	r2,-44(fp)
   19b1c:	14000c17 	ldw	r16,48(r2)
   19b20:	00000206 	br	19b2c <alt_up_pixel_buffer_dma_draw_hline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   19b24:	e0bff517 	ldw	r2,-44(fp)
   19b28:	14000b17 	ldw	r16,44(r2)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19b2c:	e0bff517 	ldw	r2,-44(fp)
   19b30:	10800d17 	ldw	r2,52(r2)
   19b34:	1000231e 	bne	r2,zero,19bc4 <alt_up_pixel_buffer_dma_draw_hline+0x130>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   19b38:	e0bff517 	ldw	r2,-44(fp)
   19b3c:	14801317 	ldw	r18,76(r2)
		addr = addr + (line_y << offset_y);
   19b40:	a484983a 	sll	r2,r20,r18
   19b44:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19b48:	e0bff517 	ldw	r2,-44(fp)
   19b4c:	10800e17 	ldw	r2,56(r2)
   19b50:	10800058 	cmpnei	r2,r2,1
   19b54:	1000071e 	bne	r2,zero,19b74 <alt_up_pixel_buffer_dma_draw_hline+0xe0>
			for (x = l_x; x <= r_x; x++)
   19b58:	00000406 	br	19b6c <alt_up_pixel_buffer_dma_draw_hline+0xd8>
			{
				IOWR_8DIRECT(addr, x, local_color);
   19b5c:	8c05883a 	add	r2,r17,r16
   19b60:	a807883a 	mov	r3,r21
   19b64:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   19b68:	8c400044 	addi	r17,r17,1
   19b6c:	9c7ffb2e 	bgeu	r19,r17,19b5c <__alt_data_end+0xf0019b5c>
   19b70:	00004106 	br	19c78 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19b74:	e0bff517 	ldw	r2,-44(fp)
   19b78:	10800e17 	ldw	r2,56(r2)
   19b7c:	10800098 	cmpnei	r2,r2,2
   19b80:	10000e1e 	bne	r2,zero,19bbc <alt_up_pixel_buffer_dma_draw_hline+0x128>
			for (x = l_x; x <= r_x; x++)
   19b84:	00000506 	br	19b9c <alt_up_pixel_buffer_dma_draw_hline+0x108>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   19b88:	8c45883a 	add	r2,r17,r17
   19b8c:	1405883a 	add	r2,r2,r16
   19b90:	a807883a 	mov	r3,r21
   19b94:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   19b98:	8c400044 	addi	r17,r17,1
   19b9c:	9c7ffa2e 	bgeu	r19,r17,19b88 <__alt_data_end+0xf0019b88>
   19ba0:	00003506 	br	19c78 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   19ba4:	8c45883a 	add	r2,r17,r17
   19ba8:	1085883a 	add	r2,r2,r2
   19bac:	1405883a 	add	r2,r2,r16
   19bb0:	a807883a 	mov	r3,r21
   19bb4:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
   19bb8:	8c400044 	addi	r17,r17,1
   19bbc:	9c7ff92e 	bgeu	r19,r17,19ba4 <__alt_data_end+0xf0019ba4>
   19bc0:	00002d06 	br	19c78 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19bc4:	e0bff517 	ldw	r2,-44(fp)
   19bc8:	10800e17 	ldw	r2,56(r2)
   19bcc:	10800058 	cmpnei	r2,r2,1
   19bd0:	1000091e 	bne	r2,zero,19bf8 <alt_up_pixel_buffer_dma_draw_hline+0x164>
			addr = addr + line_y * limit_x;
   19bd4:	a485383a 	mul	r2,r20,r18
   19bd8:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   19bdc:	00000406 	br	19bf0 <alt_up_pixel_buffer_dma_draw_hline+0x15c>
			{
				IOWR_8DIRECT(addr, x, local_color);
   19be0:	8c05883a 	add	r2,r17,r16
   19be4:	a807883a 	mov	r3,r21
   19be8:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   19bec:	8c400044 	addi	r17,r17,1
   19bf0:	9c7ffb2e 	bgeu	r19,r17,19be0 <__alt_data_end+0xf0019be0>
   19bf4:	00002006 	br	19c78 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19bf8:	e0bff517 	ldw	r2,-44(fp)
   19bfc:	10800e17 	ldw	r2,56(r2)
   19c00:	10800098 	cmpnei	r2,r2,2
   19c04:	10000c1e 	bne	r2,zero,19c38 <alt_up_pixel_buffer_dma_draw_hline+0x1a4>
			limit_x = limit_x << 1;
   19c08:	9485883a 	add	r2,r18,r18
   19c0c:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   19c10:	a485383a 	mul	r2,r20,r18
   19c14:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   19c18:	00000506 	br	19c30 <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   19c1c:	8c45883a 	add	r2,r17,r17
   19c20:	1405883a 	add	r2,r2,r16
   19c24:	a807883a 	mov	r3,r21
   19c28:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   19c2c:	8c400044 	addi	r17,r17,1
   19c30:	9c7ffa2e 	bgeu	r19,r17,19c1c <__alt_data_end+0xf0019c1c>
   19c34:	00001006 	br	19c78 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
   19c38:	9485883a 	add	r2,r18,r18
   19c3c:	1085883a 	add	r2,r2,r2
   19c40:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   19c44:	a485383a 	mul	r2,r20,r18
   19c48:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   19c4c:	00000606 	br	19c68 <alt_up_pixel_buffer_dma_draw_hline+0x1d4>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   19c50:	8c45883a 	add	r2,r17,r17
   19c54:	1085883a 	add	r2,r2,r2
   19c58:	1405883a 	add	r2,r2,r16
   19c5c:	a807883a 	mov	r3,r21
   19c60:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   19c64:	8c400044 	addi	r17,r17,1
   19c68:	9c7ff92e 	bgeu	r19,r17,19c50 <__alt_data_end+0xf0019c50>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
   19c6c:	84a1883a 	add	r16,r16,r18
   19c70:	00000106 	br	19c78 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		r_x = temp;
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   19c74:	0001883a 	nop
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
   19c78:	e6fff904 	addi	sp,fp,-28
   19c7c:	df000717 	ldw	fp,28(sp)
   19c80:	dd800617 	ldw	r22,24(sp)
   19c84:	dd400517 	ldw	r21,20(sp)
   19c88:	dd000417 	ldw	r20,16(sp)
   19c8c:	dcc00317 	ldw	r19,12(sp)
   19c90:	dc800217 	ldw	r18,8(sp)
   19c94:	dc400117 	ldw	r17,4(sp)
   19c98:	dc000017 	ldw	r16,0(sp)
   19c9c:	dec00804 	addi	sp,sp,32
   19ca0:	f800283a 	ret

00019ca4 <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
   19ca4:	defff404 	addi	sp,sp,-48
   19ca8:	df000b15 	stw	fp,44(sp)
   19cac:	dd800a15 	stw	r22,40(sp)
   19cb0:	dd400915 	stw	r21,36(sp)
   19cb4:	dd000815 	stw	r20,32(sp)
   19cb8:	dcc00715 	stw	r19,28(sp)
   19cbc:	dc800615 	stw	r18,24(sp)
   19cc0:	dc400515 	stw	r17,20(sp)
   19cc4:	dc000415 	stw	r16,16(sp)
   19cc8:	df000b04 	addi	fp,sp,44
   19ccc:	e13ff515 	stw	r4,-44(fp)
   19cd0:	e17ff615 	stw	r5,-40(fp)
   19cd4:	e1bff715 	stw	r6,-36(fp)
   19cd8:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   19cdc:	e0bff517 	ldw	r2,-44(fp)
   19ce0:	14400f17 	ldw	r17,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   19ce4:	e0bff517 	ldw	r2,-44(fp)
   19ce8:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int line_x = x;
   19cec:	e4bff617 	ldw	r18,-40(fp)
	register unsigned int t_y = y0;
   19cf0:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int b_y = y1;
   19cf4:	e4fff817 	ldw	r19,-32(fp)
	register unsigned int local_color = color;
   19cf8:	e5800117 	ldw	r22,4(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
   19cfc:	9d00032e 	bgeu	r19,r20,19d0c <alt_up_pixel_buffer_dma_draw_vline+0x68>
	{
		temp = t_y;
   19d00:	a02b883a 	mov	r21,r20
		t_y = b_y;
   19d04:	9829883a 	mov	r20,r19
		b_y = temp;
   19d08:	a827883a 	mov	r19,r21
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
   19d0c:	94406c2e 	bgeu	r18,r17,19ec0 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
   19d10:	a4006b2e 	bgeu	r20,r16,19ec0 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   19d14:	9c000136 	bltu	r19,r16,19d1c <alt_up_pixel_buffer_dma_draw_vline+0x78>
	{
		b_y = limit_y - 1;
   19d18:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   19d1c:	e0800217 	ldw	r2,8(fp)
   19d20:	10800058 	cmpnei	r2,r2,1
   19d24:	1000031e 	bne	r2,zero,19d34 <alt_up_pixel_buffer_dma_draw_vline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   19d28:	e0bff517 	ldw	r2,-44(fp)
   19d2c:	14000c17 	ldw	r16,48(r2)
   19d30:	00000206 	br	19d3c <alt_up_pixel_buffer_dma_draw_vline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   19d34:	e0bff517 	ldw	r2,-44(fp)
   19d38:	14000b17 	ldw	r16,44(r2)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19d3c:	e0bff517 	ldw	r2,-44(fp)
   19d40:	10800d17 	ldw	r2,52(r2)
   19d44:	1000301e 	bne	r2,zero,19e08 <alt_up_pixel_buffer_dma_draw_vline+0x164>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   19d48:	e0bff517 	ldw	r2,-44(fp)
   19d4c:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   19d50:	a544983a 	sll	r2,r20,r21
   19d54:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19d58:	e0bff517 	ldw	r2,-44(fp)
   19d5c:	10800e17 	ldw	r2,56(r2)
   19d60:	10800058 	cmpnei	r2,r2,1
   19d64:	10000b1e 	bne	r2,zero,19d94 <alt_up_pixel_buffer_dma_draw_vline+0xf0>
			for (y = t_y; y <= b_y; y++)
   19d68:	a023883a 	mov	r17,r20
   19d6c:	00000706 	br	19d8c <alt_up_pixel_buffer_dma_draw_vline+0xe8>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   19d70:	9405883a 	add	r2,r18,r16
   19d74:	b007883a 	mov	r3,r22
   19d78:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
   19d7c:	00800044 	movi	r2,1
   19d80:	1544983a 	sll	r2,r2,r21
   19d84:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   19d88:	8c400044 	addi	r17,r17,1
   19d8c:	9c7ff82e 	bgeu	r19,r17,19d70 <__alt_data_end+0xf0019d70>
   19d90:	00004c06 	br	19ec4 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19d94:	e0bff517 	ldw	r2,-44(fp)
   19d98:	10800e17 	ldw	r2,56(r2)
   19d9c:	10800098 	cmpnei	r2,r2,2
   19da0:	10000c1e 	bne	r2,zero,19dd4 <alt_up_pixel_buffer_dma_draw_vline+0x130>
			for (y = t_y; y <= b_y; y++)
   19da4:	a023883a 	mov	r17,r20
   19da8:	00000806 	br	19dcc <alt_up_pixel_buffer_dma_draw_vline+0x128>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   19dac:	9485883a 	add	r2,r18,r18
   19db0:	1405883a 	add	r2,r2,r16
   19db4:	b007883a 	mov	r3,r22
   19db8:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
   19dbc:	00800044 	movi	r2,1
   19dc0:	1544983a 	sll	r2,r2,r21
   19dc4:	80a1883a 	add	r16,r16,r2
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   19dc8:	8c400044 	addi	r17,r17,1
   19dcc:	9c7ff72e 	bgeu	r19,r17,19dac <__alt_data_end+0xf0019dac>
   19dd0:	00003c06 	br	19ec4 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   19dd4:	a023883a 	mov	r17,r20
   19dd8:	00000906 	br	19e00 <alt_up_pixel_buffer_dma_draw_vline+0x15c>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   19ddc:	9485883a 	add	r2,r18,r18
   19de0:	1085883a 	add	r2,r2,r2
   19de4:	1405883a 	add	r2,r2,r16
   19de8:	b007883a 	mov	r3,r22
   19dec:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
   19df0:	00800044 	movi	r2,1
   19df4:	1544983a 	sll	r2,r2,r21
   19df8:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   19dfc:	8c400044 	addi	r17,r17,1
   19e00:	9c7ff62e 	bgeu	r19,r17,19ddc <__alt_data_end+0xf0019ddc>
   19e04:	00002f06 	br	19ec4 <alt_up_pixel_buffer_dma_draw_vline+0x220>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19e08:	e0bff517 	ldw	r2,-44(fp)
   19e0c:	10800e17 	ldw	r2,56(r2)
   19e10:	10800058 	cmpnei	r2,r2,1
   19e14:	10000a1e 	bne	r2,zero,19e40 <alt_up_pixel_buffer_dma_draw_vline+0x19c>
			addr = addr + t_y * limit_x;
   19e18:	a445383a 	mul	r2,r20,r17
   19e1c:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19e20:	00000506 	br	19e38 <alt_up_pixel_buffer_dma_draw_vline+0x194>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   19e24:	9405883a 	add	r2,r18,r16
   19e28:	b007883a 	mov	r3,r22
   19e2c:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
   19e30:	8461883a 	add	r16,r16,r17
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19e34:	a5000044 	addi	r20,r20,1
   19e38:	9d3ffa2e 	bgeu	r19,r20,19e24 <__alt_data_end+0xf0019e24>
   19e3c:	00002106 	br	19ec4 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19e40:	e0bff517 	ldw	r2,-44(fp)
   19e44:	10800e17 	ldw	r2,56(r2)
   19e48:	10800098 	cmpnei	r2,r2,2
   19e4c:	10000d1e 	bne	r2,zero,19e84 <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
			limit_x = limit_x << 1;
   19e50:	8c45883a 	add	r2,r17,r17
   19e54:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   19e58:	a445383a 	mul	r2,r20,r17
   19e5c:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19e60:	00000606 	br	19e7c <alt_up_pixel_buffer_dma_draw_vline+0x1d8>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   19e64:	9485883a 	add	r2,r18,r18
   19e68:	1405883a 	add	r2,r2,r16
   19e6c:	b007883a 	mov	r3,r22
   19e70:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
   19e74:	8461883a 	add	r16,r16,r17
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19e78:	a5000044 	addi	r20,r20,1
   19e7c:	9d3ff92e 	bgeu	r19,r20,19e64 <__alt_data_end+0xf0019e64>
   19e80:	00001006 	br	19ec4 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   19e84:	8c45883a 	add	r2,r17,r17
   19e88:	1085883a 	add	r2,r2,r2
   19e8c:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   19e90:	a445383a 	mul	r2,r20,r17
   19e94:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19e98:	00000706 	br	19eb8 <alt_up_pixel_buffer_dma_draw_vline+0x214>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   19e9c:	9485883a 	add	r2,r18,r18
   19ea0:	1085883a 	add	r2,r2,r2
   19ea4:	1405883a 	add	r2,r2,r16
   19ea8:	b007883a 	mov	r3,r22
   19eac:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
   19eb0:	8461883a 	add	r16,r16,r17
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19eb4:	a5000044 	addi	r20,r20,1
   19eb8:	9d3ff82e 	bgeu	r19,r20,19e9c <__alt_data_end+0xf0019e9c>
   19ebc:	00000106 	br	19ec4 <alt_up_pixel_buffer_dma_draw_vline+0x220>
		b_y = temp;
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   19ec0:	0001883a 	nop
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
   19ec4:	e6fff904 	addi	sp,fp,-28
   19ec8:	df000717 	ldw	fp,28(sp)
   19ecc:	dd800617 	ldw	r22,24(sp)
   19ed0:	dd400517 	ldw	r21,20(sp)
   19ed4:	dd000417 	ldw	r20,16(sp)
   19ed8:	dcc00317 	ldw	r19,12(sp)
   19edc:	dc800217 	ldw	r18,8(sp)
   19ee0:	dc400117 	ldw	r17,4(sp)
   19ee4:	dc000017 	ldw	r16,0(sp)
   19ee8:	dec00804 	addi	sp,sp,32
   19eec:	f800283a 	ret

00019ef0 <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
   19ef0:	defff804 	addi	sp,sp,-32
   19ef4:	dfc00715 	stw	ra,28(sp)
   19ef8:	df000615 	stw	fp,24(sp)
   19efc:	df000604 	addi	fp,sp,24
   19f00:	e13ffc15 	stw	r4,-16(fp)
   19f04:	e17ffd15 	stw	r5,-12(fp)
   19f08:	e1bffe15 	stw	r6,-8(fp)
   19f0c:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
   19f10:	e0800417 	ldw	r2,16(fp)
   19f14:	d8800115 	stw	r2,4(sp)
   19f18:	e0800317 	ldw	r2,12(fp)
   19f1c:	d8800015 	stw	r2,0(sp)
   19f20:	e1fffe17 	ldw	r7,-8(fp)
   19f24:	e1bfff17 	ldw	r6,-4(fp)
   19f28:	e17ffd17 	ldw	r5,-12(fp)
   19f2c:	e13ffc17 	ldw	r4,-16(fp)
   19f30:	0019a940 	call	19a94 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
   19f34:	e0800417 	ldw	r2,16(fp)
   19f38:	d8800115 	stw	r2,4(sp)
   19f3c:	e0800317 	ldw	r2,12(fp)
   19f40:	d8800015 	stw	r2,0(sp)
   19f44:	e1c00217 	ldw	r7,8(fp)
   19f48:	e1bfff17 	ldw	r6,-4(fp)
   19f4c:	e17ffd17 	ldw	r5,-12(fp)
   19f50:	e13ffc17 	ldw	r4,-16(fp)
   19f54:	0019a940 	call	19a94 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
   19f58:	e0800417 	ldw	r2,16(fp)
   19f5c:	d8800115 	stw	r2,4(sp)
   19f60:	e0800317 	ldw	r2,12(fp)
   19f64:	d8800015 	stw	r2,0(sp)
   19f68:	e1c00217 	ldw	r7,8(fp)
   19f6c:	e1bffe17 	ldw	r6,-8(fp)
   19f70:	e17ffd17 	ldw	r5,-12(fp)
   19f74:	e13ffc17 	ldw	r4,-16(fp)
   19f78:	0019ca40 	call	19ca4 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
   19f7c:	e0800417 	ldw	r2,16(fp)
   19f80:	d8800115 	stw	r2,4(sp)
   19f84:	e0800317 	ldw	r2,12(fp)
   19f88:	d8800015 	stw	r2,0(sp)
   19f8c:	e1c00217 	ldw	r7,8(fp)
   19f90:	e1bffe17 	ldw	r6,-8(fp)
   19f94:	e17fff17 	ldw	r5,-4(fp)
   19f98:	e13ffc17 	ldw	r4,-16(fp)
   19f9c:	0019ca40 	call	19ca4 <alt_up_pixel_buffer_dma_draw_vline>
}
   19fa0:	0001883a 	nop
   19fa4:	e037883a 	mov	sp,fp
   19fa8:	dfc00117 	ldw	ra,4(sp)
   19fac:	df000017 	ldw	fp,0(sp)
   19fb0:	dec00204 	addi	sp,sp,8
   19fb4:	f800283a 	ret

00019fb8 <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
   19fb8:	deffff04 	addi	sp,sp,-4
   19fbc:	df000015 	stw	fp,0(sp)
   19fc0:	d839883a 	mov	fp,sp
   19fc4:	2005883a 	mov	r2,r4
   19fc8:	3007883a 	mov	r3,r6
   19fcc:	3809883a 	mov	r4,r7
   19fd0:	e1800117 	ldw	r6,4(fp)
   19fd4:	e1c00217 	ldw	r7,8(fp)
	if (mode == 0)
   19fd8:	3800051e 	bne	r7,zero,19ff0 <helper_plot_pixel+0x38>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
   19fdc:	2909383a 	mul	r4,r5,r4
   19fe0:	20c7883a 	add	r3,r4,r3
   19fe4:	1885883a 	add	r2,r3,r2
   19fe8:	11800025 	stbio	r6,0(r2)
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   19fec:	00000e06 	br	1a028 <helper_plot_pixel+0x70>
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
   19ff0:	39c00058 	cmpnei	r7,r7,1
   19ff4:	3800061e 	bne	r7,zero,1a010 <helper_plot_pixel+0x58>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
   19ff8:	2909383a 	mul	r4,r5,r4
   19ffc:	20c7883a 	add	r3,r4,r3
   1a000:	18c7883a 	add	r3,r3,r3
   1a004:	1885883a 	add	r2,r3,r2
   1a008:	1180002d 	sthio	r6,0(r2)
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   1a00c:	00000606 	br	1a028 <helper_plot_pixel+0x70>
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
   1a010:	2909383a 	mul	r4,r5,r4
   1a014:	20c7883a 	add	r3,r4,r3
   1a018:	18c7883a 	add	r3,r3,r3
   1a01c:	18c7883a 	add	r3,r3,r3
   1a020:	1885883a 	add	r2,r3,r2
   1a024:	11800035 	stwio	r6,0(r2)
}
   1a028:	0001883a 	nop
   1a02c:	e037883a 	mov	sp,fp
   1a030:	df000017 	ldw	fp,0(sp)
   1a034:	dec00104 	addi	sp,sp,4
   1a038:	f800283a 	ret

0001a03c <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
   1a03c:	deffeb04 	addi	sp,sp,-84
   1a040:	dfc01415 	stw	ra,80(sp)
   1a044:	df001315 	stw	fp,76(sp)
   1a048:	ddc01215 	stw	r23,72(sp)
   1a04c:	dd801115 	stw	r22,68(sp)
   1a050:	dd401015 	stw	r21,64(sp)
   1a054:	dd000f15 	stw	r20,60(sp)
   1a058:	dcc00e15 	stw	r19,56(sp)
   1a05c:	dc800d15 	stw	r18,52(sp)
   1a060:	dc400c15 	stw	r17,48(sp)
   1a064:	dc000b15 	stw	r16,44(sp)
   1a068:	df001304 	addi	fp,sp,76
   1a06c:	e13fef15 	stw	r4,-68(fp)
   1a070:	e17ff015 	stw	r5,-64(fp)
   1a074:	e1bff115 	stw	r6,-60(fp)
   1a078:	e1fff215 	stw	r7,-56(fp)
	register int x_0 = x0;
   1a07c:	e47ff017 	ldw	r17,-64(fp)
	register int y_0 = y0;
   1a080:	e4fff117 	ldw	r19,-60(fp)
	register int x_1 = x1;
   1a084:	e4bff217 	ldw	r18,-56(fp)
	register int y_1 = y1;
   1a088:	e5000217 	ldw	r20,8(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
   1a08c:	a4c5c83a 	sub	r2,r20,r19
   1a090:	1000010e 	bge	r2,zero,1a098 <alt_up_pixel_buffer_dma_draw_line+0x5c>
   1a094:	0085c83a 	sub	r2,zero,r2
   1a098:	1007883a 	mov	r3,r2
   1a09c:	9445c83a 	sub	r2,r18,r17
   1a0a0:	1000010e 	bge	r2,zero,1a0a8 <alt_up_pixel_buffer_dma_draw_line+0x6c>
   1a0a4:	0085c83a 	sub	r2,zero,r2
   1a0a8:	10c4803a 	cmplt	r2,r2,r3
   1a0ac:	e0bff305 	stb	r2,-52(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   1a0b0:	e0bfef17 	ldw	r2,-68(fp)
   1a0b4:	10800e17 	ldw	r2,56(r2)
   1a0b8:	10800060 	cmpeqi	r2,r2,1
   1a0bc:	1000081e 	bne	r2,zero,1a0e0 <alt_up_pixel_buffer_dma_draw_line+0xa4>
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
   1a0c0:	e0bfef17 	ldw	r2,-68(fp)
   1a0c4:	10800e17 	ldw	r2,56(r2)
   1a0c8:	10800098 	cmpnei	r2,r2,2
   1a0cc:	1000021e 	bne	r2,zero,1a0d8 <alt_up_pixel_buffer_dma_draw_line+0x9c>
   1a0d0:	00800044 	movi	r2,1
   1a0d4:	00000306 	br	1a0e4 <alt_up_pixel_buffer_dma_draw_line+0xa8>
   1a0d8:	00800084 	movi	r2,2
   1a0dc:	00000106 	br	1a0e4 <alt_up_pixel_buffer_dma_draw_line+0xa8>
	register int y_0 = y0;
	register int x_1 = x1;
	register int y_1 = y1;
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   1a0e0:	0005883a 	mov	r2,zero
   1a0e4:	e0bff415 	stw	r2,-48(fp)
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
	register int line_color = color;
   1a0e8:	e0800317 	ldw	r2,12(fp)
   1a0ec:	e0bff515 	stw	r2,-44(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
   1a0f0:	e0bfef17 	ldw	r2,-68(fp)
   1a0f4:	10800d17 	ldw	r2,52(r2)
   1a0f8:	1000071e 	bne	r2,zero,1a118 <alt_up_pixel_buffer_dma_draw_line+0xdc>
   1a0fc:	e0bfef17 	ldw	r2,-68(fp)
   1a100:	10801317 	ldw	r2,76(r2)
   1a104:	e0fff417 	ldw	r3,-48(fp)
   1a108:	10c5c83a 	sub	r2,r2,r3
   1a10c:	00c00044 	movi	r3,1
   1a110:	1884983a 	sll	r2,r3,r2
   1a114:	00000206 	br	1a120 <alt_up_pixel_buffer_dma_draw_line+0xe4>
   1a118:	e0bfef17 	ldw	r2,-68(fp)
   1a11c:	10800f17 	ldw	r2,60(r2)
   1a120:	e0bff615 	stw	r2,-40(fp)

	if (backbuffer == 1)
   1a124:	e0800417 	ldw	r2,16(fp)
   1a128:	10800058 	cmpnei	r2,r2,1
   1a12c:	1000031e 	bne	r2,zero,1a13c <alt_up_pixel_buffer_dma_draw_line+0x100>
		buffer_start = pixel_buffer->back_buffer_start_address;
   1a130:	e0bfef17 	ldw	r2,-68(fp)
   1a134:	15c00c17 	ldw	r23,48(r2)
   1a138:	00000206 	br	1a144 <alt_up_pixel_buffer_dma_draw_line+0x108>
	else
		buffer_start = pixel_buffer->buffer_start_address;
   1a13c:	e0bfef17 	ldw	r2,-68(fp)
   1a140:	15c00b17 	ldw	r23,44(r2)

	/* Preprocessing inputs */
	if (steep > 0) {
   1a144:	e0bff307 	ldb	r2,-52(fp)
   1a148:	0080060e 	bge	zero,r2,1a164 <alt_up_pixel_buffer_dma_draw_line+0x128>
		// Swap x_0 and y_0
		error = x_0;
   1a14c:	8821883a 	mov	r16,r17
		x_0 = y_0;
   1a150:	9823883a 	mov	r17,r19
		y_0 = error;
   1a154:	8027883a 	mov	r19,r16
		// Swap x_1 and y_1
		error = x_1;
   1a158:	9021883a 	mov	r16,r18
		x_1 = y_1;
   1a15c:	a025883a 	mov	r18,r20
		y_1 = error;
   1a160:	8029883a 	mov	r20,r16
	}
	if (x_0 > x_1) {
   1a164:	9440060e 	bge	r18,r17,1a180 <alt_up_pixel_buffer_dma_draw_line+0x144>
		// Swap x_0 and x_1
		error = x_0;
   1a168:	8821883a 	mov	r16,r17
		x_0 = x_1;
   1a16c:	9023883a 	mov	r17,r18
		x_1 = error;
   1a170:	8025883a 	mov	r18,r16
		// Swap y_0 and y_1
		error = y_0;
   1a174:	9821883a 	mov	r16,r19
		y_0 = y_1;
   1a178:	a027883a 	mov	r19,r20
		y_1 = error;
   1a17c:	8029883a 	mov	r20,r16
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
   1a180:	946bc83a 	sub	r21,r18,r17
	deltay = ABS(y_1 - y_0);
   1a184:	a4c5c83a 	sub	r2,r20,r19
   1a188:	1000010e 	bge	r2,zero,1a190 <alt_up_pixel_buffer_dma_draw_line+0x154>
   1a18c:	0085c83a 	sub	r2,zero,r2
   1a190:	e0bff715 	stw	r2,-36(fp)
	error = -(deltax / 2); 
   1a194:	a804d7fa 	srli	r2,r21,31
   1a198:	1545883a 	add	r2,r2,r21
   1a19c:	1005d07a 	srai	r2,r2,1
   1a1a0:	00a1c83a 	sub	r16,zero,r2
	y = y_0;
   1a1a4:	982d883a 	mov	r22,r19
	if (y_0 < y_1)
   1a1a8:	9d00020e 	bge	r19,r20,1a1b4 <alt_up_pixel_buffer_dma_draw_line+0x178>
		ystep = 1;
   1a1ac:	04c00044 	movi	r19,1
   1a1b0:	00000106 	br	1a1b8 <alt_up_pixel_buffer_dma_draw_line+0x17c>
	else
		ystep = -1;
   1a1b4:	04ffffc4 	movi	r19,-1

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
   1a1b8:	e0bff307 	ldb	r2,-52(fp)
   1a1bc:	10800058 	cmpnei	r2,r2,1
   1a1c0:	1000211e 	bne	r2,zero,1a248 <alt_up_pixel_buffer_dma_draw_line+0x20c>
	{
		for (x=x_0; x <= x_1; x++) {
   1a1c4:	00000f06 	br	1a204 <alt_up_pixel_buffer_dma_draw_line+0x1c8>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
   1a1c8:	e0bff417 	ldw	r2,-48(fp)
   1a1cc:	d8800115 	stw	r2,4(sp)
   1a1d0:	e0bff517 	ldw	r2,-44(fp)
   1a1d4:	d8800015 	stw	r2,0(sp)
   1a1d8:	880f883a 	mov	r7,r17
   1a1dc:	b00d883a 	mov	r6,r22
   1a1e0:	e17ff617 	ldw	r5,-40(fp)
   1a1e4:	b809883a 	mov	r4,r23
   1a1e8:	0019fb80 	call	19fb8 <helper_plot_pixel>
			error = error + deltay;
   1a1ec:	e0bff717 	ldw	r2,-36(fp)
   1a1f0:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   1a1f4:	0400020e 	bge	zero,r16,1a200 <alt_up_pixel_buffer_dma_draw_line+0x1c4>
				y = y + ystep;
   1a1f8:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   1a1fc:	8561c83a 	sub	r16,r16,r21

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
   1a200:	8c400044 	addi	r17,r17,1
   1a204:	947ff00e 	bge	r18,r17,1a1c8 <__alt_data_end+0xf001a1c8>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   1a208:	00001006 	br	1a24c <alt_up_pixel_buffer_dma_draw_line+0x210>
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
   1a20c:	e0bff417 	ldw	r2,-48(fp)
   1a210:	d8800115 	stw	r2,4(sp)
   1a214:	e0bff517 	ldw	r2,-44(fp)
   1a218:	d8800015 	stw	r2,0(sp)
   1a21c:	b00f883a 	mov	r7,r22
   1a220:	880d883a 	mov	r6,r17
   1a224:	e17ff617 	ldw	r5,-40(fp)
   1a228:	b809883a 	mov	r4,r23
   1a22c:	0019fb80 	call	19fb8 <helper_plot_pixel>
			error = error + deltay;
   1a230:	e0bff717 	ldw	r2,-36(fp)
   1a234:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   1a238:	0400020e 	bge	zero,r16,1a244 <alt_up_pixel_buffer_dma_draw_line+0x208>
				y = y + ystep;
   1a23c:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   1a240:	8561c83a 	sub	r16,r16,r21
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
   1a244:	8c400044 	addi	r17,r17,1
   1a248:	947ff00e 	bge	r18,r17,1a20c <__alt_data_end+0xf001a20c>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   1a24c:	0001883a 	nop
   1a250:	e6fff804 	addi	sp,fp,-32
   1a254:	dfc00917 	ldw	ra,36(sp)
   1a258:	df000817 	ldw	fp,32(sp)
   1a25c:	ddc00717 	ldw	r23,28(sp)
   1a260:	dd800617 	ldw	r22,24(sp)
   1a264:	dd400517 	ldw	r21,20(sp)
   1a268:	dd000417 	ldw	r20,16(sp)
   1a26c:	dcc00317 	ldw	r19,12(sp)
   1a270:	dc800217 	ldw	r18,8(sp)
   1a274:	dc400117 	ldw	r17,4(sp)
   1a278:	dc000017 	ldw	r16,0(sp)
   1a27c:	dec00a04 	addi	sp,sp,40
   1a280:	f800283a 	ret

0001a284 <get_multi_byte_make_code_index>:
	STATE_DONE 
} DECODE_STATE;

//helper function for get_next_state
unsigned get_multi_byte_make_code_index(alt_u8 code)
{
   1a284:	defffd04 	addi	sp,sp,-12
   1a288:	df000215 	stw	fp,8(sp)
   1a28c:	df000204 	addi	fp,sp,8
   1a290:	2005883a 	mov	r2,r4
   1a294:	e0bfff05 	stb	r2,-4(fp)
	unsigned i;
	for (i = 0; i < SCAN_CODE_NUM; i++ )
   1a298:	e03ffe15 	stw	zero,-8(fp)
   1a29c:	00000d06 	br	1a2d4 <get_multi_byte_make_code_index+0x50>
	{
		if ( multi_byte_make_code[i] == code )
   1a2a0:	00820034 	movhi	r2,2048
   1a2a4:	108b0b04 	addi	r2,r2,11308
   1a2a8:	e0fffe17 	ldw	r3,-8(fp)
   1a2ac:	10c5883a 	add	r2,r2,r3
   1a2b0:	10800003 	ldbu	r2,0(r2)
   1a2b4:	10c03fcc 	andi	r3,r2,255
   1a2b8:	e0bfff03 	ldbu	r2,-4(fp)
   1a2bc:	1880021e 	bne	r3,r2,1a2c8 <get_multi_byte_make_code_index+0x44>
			return i;
   1a2c0:	e0bffe17 	ldw	r2,-8(fp)
   1a2c4:	00000706 	br	1a2e4 <get_multi_byte_make_code_index+0x60>

//helper function for get_next_state
unsigned get_multi_byte_make_code_index(alt_u8 code)
{
	unsigned i;
	for (i = 0; i < SCAN_CODE_NUM; i++ )
   1a2c8:	e0bffe17 	ldw	r2,-8(fp)
   1a2cc:	10800044 	addi	r2,r2,1
   1a2d0:	e0bffe15 	stw	r2,-8(fp)
   1a2d4:	e0bffe17 	ldw	r2,-8(fp)
   1a2d8:	108019b0 	cmpltui	r2,r2,102
   1a2dc:	103ff01e 	bne	r2,zero,1a2a0 <__alt_data_end+0xf001a2a0>
	{
		if ( multi_byte_make_code[i] == code )
			return i;
	}
	return SCAN_CODE_NUM;
   1a2e0:	00801984 	movi	r2,102
}
   1a2e4:	e037883a 	mov	sp,fp
   1a2e8:	df000017 	ldw	fp,0(sp)
   1a2ec:	dec00104 	addi	sp,sp,4
   1a2f0:	f800283a 	ret

0001a2f4 <get_single_byte_make_code_index>:

//helper function for get_next_state
unsigned get_single_byte_make_code_index(alt_u8 code)
{
   1a2f4:	defffd04 	addi	sp,sp,-12
   1a2f8:	df000215 	stw	fp,8(sp)
   1a2fc:	df000204 	addi	fp,sp,8
   1a300:	2005883a 	mov	r2,r4
   1a304:	e0bfff05 	stb	r2,-4(fp)
	unsigned i;
	for (i = 0; i < SCAN_CODE_NUM; i++ )
   1a308:	e03ffe15 	stw	zero,-8(fp)
   1a30c:	00000d06 	br	1a344 <get_single_byte_make_code_index+0x50>
	{
		if ( single_byte_make_code[i] == code )
   1a310:	00820034 	movhi	r2,2048
   1a314:	108af184 	addi	r2,r2,11206
   1a318:	e0fffe17 	ldw	r3,-8(fp)
   1a31c:	10c5883a 	add	r2,r2,r3
   1a320:	10800003 	ldbu	r2,0(r2)
   1a324:	10c03fcc 	andi	r3,r2,255
   1a328:	e0bfff03 	ldbu	r2,-4(fp)
   1a32c:	1880021e 	bne	r3,r2,1a338 <get_single_byte_make_code_index+0x44>
			return i;
   1a330:	e0bffe17 	ldw	r2,-8(fp)
   1a334:	00000706 	br	1a354 <get_single_byte_make_code_index+0x60>

//helper function for get_next_state
unsigned get_single_byte_make_code_index(alt_u8 code)
{
	unsigned i;
	for (i = 0; i < SCAN_CODE_NUM; i++ )
   1a338:	e0bffe17 	ldw	r2,-8(fp)
   1a33c:	10800044 	addi	r2,r2,1
   1a340:	e0bffe15 	stw	r2,-8(fp)
   1a344:	e0bffe17 	ldw	r2,-8(fp)
   1a348:	108019b0 	cmpltui	r2,r2,102
   1a34c:	103ff01e 	bne	r2,zero,1a310 <__alt_data_end+0xf001a310>
	{
		if ( single_byte_make_code[i] == code )
			return i;
	}
	return SCAN_CODE_NUM;
   1a350:	00801984 	movi	r2,102
}
   1a354:	e037883a 	mov	sp,fp
   1a358:	df000017 	ldw	fp,0(sp)
   1a35c:	dec00104 	addi	sp,sp,4
   1a360:	f800283a 	ret

0001a364 <get_next_state>:
  +-------------------------------|

 */
DECODE_STATE get_next_state(DECODE_STATE state, alt_u8 byte, 
		KB_CODE_TYPE *decode_mode, alt_u8 *buf, char *ascii)
{
   1a364:	defff804 	addi	sp,sp,-32
   1a368:	dfc00715 	stw	ra,28(sp)
   1a36c:	df000615 	stw	fp,24(sp)
   1a370:	df000604 	addi	fp,sp,24
   1a374:	e13ffc15 	stw	r4,-16(fp)
   1a378:	2805883a 	mov	r2,r5
   1a37c:	e1bffe15 	stw	r6,-8(fp)
   1a380:	e1ffff15 	stw	r7,-4(fp)
   1a384:	e0bffd05 	stb	r2,-12(fp)
	DECODE_STATE next_state = STATE_INIT;
   1a388:	e03ffa15 	stw	zero,-24(fp)
	unsigned idx = SCAN_CODE_NUM;
   1a38c:	00801984 	movi	r2,102
   1a390:	e0bffb15 	stw	r2,-20(fp)
	*ascii = 0;
   1a394:	e0800217 	ldw	r2,8(fp)
   1a398:	10000005 	stb	zero,0(r2)
	switch (state)
   1a39c:	e0bffc17 	ldw	r2,-16(fp)
   1a3a0:	10c00060 	cmpeqi	r3,r2,1
   1a3a4:	1800391e 	bne	r3,zero,1a48c <get_next_state+0x128>
   1a3a8:	0080052e 	bgeu	zero,r2,1a3c0 <get_next_state+0x5c>
   1a3ac:	10c000a0 	cmpeqi	r3,r2,2
   1a3b0:	18004b1e 	bne	r3,zero,1a4e0 <get_next_state+0x17c>
   1a3b4:	108000e0 	cmpeqi	r2,r2,3
   1a3b8:	10005e1e 	bne	r2,zero,1a534 <get_next_state+0x1d0>
   1a3bc:	00007206 	br	1a588 <get_next_state+0x224>
	{
		case STATE_INIT:
			if ( byte == 0xE0 )
   1a3c0:	e0bffd03 	ldbu	r2,-12(fp)
   1a3c4:	10803818 	cmpnei	r2,r2,224
   1a3c8:	1000031e 	bne	r2,zero,1a3d8 <get_next_state+0x74>
			{	
				// this could be a long break code or a long make code
				next_state = STATE_LONG_CODE;
   1a3cc:	00800044 	movi	r2,1
   1a3d0:	e0bffa15 	stw	r2,-24(fp)
					*decode_mode = KB_BINARY_MAKE_CODE;
					*buf = byte;
				}
				next_state = STATE_DONE;
			}
			break;
   1a3d4:	00007006 	br	1a598 <get_next_state+0x234>
			if ( byte == 0xE0 )
			{	
				// this could be a long break code or a long make code
				next_state = STATE_LONG_CODE;
			}
			else if (byte == 0xF0)
   1a3d8:	e0bffd03 	ldbu	r2,-12(fp)
   1a3dc:	10803c18 	cmpnei	r2,r2,240
   1a3e0:	1000031e 	bne	r2,zero,1a3f0 <get_next_state+0x8c>
			{
				// it is a break code
				next_state = STATE_BREAK_CODE;
   1a3e4:	00800084 	movi	r2,2
   1a3e8:	e0bffa15 	stw	r2,-24(fp)
					*decode_mode = KB_BINARY_MAKE_CODE;
					*buf = byte;
				}
				next_state = STATE_DONE;
			}
			break;
   1a3ec:	00006a06 	br	1a598 <get_next_state+0x234>
				next_state = STATE_BREAK_CODE;
			}
			else
			{
				// it is a normal make code
				idx = get_single_byte_make_code_index(byte);
   1a3f0:	e0bffd03 	ldbu	r2,-12(fp)
   1a3f4:	1009883a 	mov	r4,r2
   1a3f8:	001a2f40 	call	1a2f4 <get_single_byte_make_code_index>
   1a3fc:	e0bffb15 	stw	r2,-20(fp)
				if ( (idx < 40 || idx == 68 || idx > 79) && ( idx != SCAN_CODE_NUM ) )
   1a400:	e0bffb17 	ldw	r2,-20(fp)
   1a404:	10800a30 	cmpltui	r2,r2,40
   1a408:	1000061e 	bne	r2,zero,1a424 <get_next_state+0xc0>
   1a40c:	e0bffb17 	ldw	r2,-20(fp)
   1a410:	10801120 	cmpeqi	r2,r2,68
   1a414:	1000031e 	bne	r2,zero,1a424 <get_next_state+0xc0>
   1a418:	e0bffb17 	ldw	r2,-20(fp)
   1a41c:	10801430 	cmpltui	r2,r2,80
   1a420:	1000111e 	bne	r2,zero,1a468 <get_next_state+0x104>
   1a424:	e0bffb17 	ldw	r2,-20(fp)
   1a428:	108019a0 	cmpeqi	r2,r2,102
   1a42c:	10000e1e 	bne	r2,zero,1a468 <get_next_state+0x104>
				{
					*decode_mode = KB_ASCII_MAKE_CODE;
   1a430:	e0bffe17 	ldw	r2,-8(fp)
   1a434:	00c00044 	movi	r3,1
   1a438:	10c00015 	stw	r3,0(r2)
					*ascii = ascii_codes[idx];
   1a43c:	00820034 	movhi	r2,2048
   1a440:	108ad804 	addi	r2,r2,11104
   1a444:	e0fffb17 	ldw	r3,-20(fp)
   1a448:	10c5883a 	add	r2,r2,r3
   1a44c:	10c00003 	ldbu	r3,0(r2)
   1a450:	e0800217 	ldw	r2,8(fp)
   1a454:	10c00005 	stb	r3,0(r2)
					*buf = byte;
   1a458:	e0bfff17 	ldw	r2,-4(fp)
   1a45c:	e0fffd03 	ldbu	r3,-12(fp)
   1a460:	10c00005 	stb	r3,0(r2)
   1a464:	00000606 	br	1a480 <get_next_state+0x11c>
				}
				else 
				{
					*decode_mode = KB_BINARY_MAKE_CODE;
   1a468:	e0bffe17 	ldw	r2,-8(fp)
   1a46c:	00c00084 	movi	r3,2
   1a470:	10c00015 	stw	r3,0(r2)
					*buf = byte;
   1a474:	e0bfff17 	ldw	r2,-4(fp)
   1a478:	e0fffd03 	ldbu	r3,-12(fp)
   1a47c:	10c00005 	stb	r3,0(r2)
				}
				next_state = STATE_DONE;
   1a480:	00800104 	movi	r2,4
   1a484:	e0bffa15 	stw	r2,-24(fp)
			}
			break;
   1a488:	00004306 	br	1a598 <get_next_state+0x234>
		case STATE_LONG_CODE:
			if ( byte != 0xF0 && byte!= 0xE0)
   1a48c:	e0bffd03 	ldbu	r2,-12(fp)
   1a490:	10803c20 	cmpeqi	r2,r2,240
   1a494:	10000c1e 	bne	r2,zero,1a4c8 <get_next_state+0x164>
   1a498:	e0bffd03 	ldbu	r2,-12(fp)
   1a49c:	10803820 	cmpeqi	r2,r2,224
   1a4a0:	1000091e 	bne	r2,zero,1a4c8 <get_next_state+0x164>
			{
				*decode_mode = KB_LONG_BINARY_MAKE_CODE;
   1a4a4:	e0bffe17 	ldw	r2,-8(fp)
   1a4a8:	00c000c4 	movi	r3,3
   1a4ac:	10c00015 	stw	r3,0(r2)
				*buf = byte;
   1a4b0:	e0bfff17 	ldw	r2,-4(fp)
   1a4b4:	e0fffd03 	ldbu	r3,-12(fp)
   1a4b8:	10c00005 	stb	r3,0(r2)
				next_state = STATE_DONE;
   1a4bc:	00800104 	movi	r2,4
   1a4c0:	e0bffa15 	stw	r2,-24(fp)
			else
			{
				*decode_mode = KB_BREAK_CODE;
				next_state = STATE_LONG_BREAK_CODE;
			}
			break;
   1a4c4:	00003406 	br	1a598 <get_next_state+0x234>
				*buf = byte;
				next_state = STATE_DONE;
			}
			else
			{
				*decode_mode = KB_BREAK_CODE;
   1a4c8:	e0bffe17 	ldw	r2,-8(fp)
   1a4cc:	00c00104 	movi	r3,4
   1a4d0:	10c00015 	stw	r3,0(r2)
				next_state = STATE_LONG_BREAK_CODE;
   1a4d4:	008000c4 	movi	r2,3
   1a4d8:	e0bffa15 	stw	r2,-24(fp)
			}
			break;
   1a4dc:	00002e06 	br	1a598 <get_next_state+0x234>
		case STATE_BREAK_CODE:
			if ( byte != 0xF0 && byte != 0xE0)
   1a4e0:	e0bffd03 	ldbu	r2,-12(fp)
   1a4e4:	10803c20 	cmpeqi	r2,r2,240
   1a4e8:	10000c1e 	bne	r2,zero,1a51c <get_next_state+0x1b8>
   1a4ec:	e0bffd03 	ldbu	r2,-12(fp)
   1a4f0:	10803820 	cmpeqi	r2,r2,224
   1a4f4:	1000091e 	bne	r2,zero,1a51c <get_next_state+0x1b8>
			{
				*decode_mode = KB_BREAK_CODE;
   1a4f8:	e0bffe17 	ldw	r2,-8(fp)
   1a4fc:	00c00104 	movi	r3,4
   1a500:	10c00015 	stw	r3,0(r2)
				*buf = byte;
   1a504:	e0bfff17 	ldw	r2,-4(fp)
   1a508:	e0fffd03 	ldbu	r3,-12(fp)
   1a50c:	10c00005 	stb	r3,0(r2)
				next_state = STATE_DONE;
   1a510:	00800104 	movi	r2,4
   1a514:	e0bffa15 	stw	r2,-24(fp)
			else
			{
				next_state = STATE_BREAK_CODE;
				*decode_mode = KB_BREAK_CODE;
			}
			break;
   1a518:	00001f06 	br	1a598 <get_next_state+0x234>
				*buf = byte;
				next_state = STATE_DONE;
			}
			else
			{
				next_state = STATE_BREAK_CODE;
   1a51c:	00800084 	movi	r2,2
   1a520:	e0bffa15 	stw	r2,-24(fp)
				*decode_mode = KB_BREAK_CODE;
   1a524:	e0bffe17 	ldw	r2,-8(fp)
   1a528:	00c00104 	movi	r3,4
   1a52c:	10c00015 	stw	r3,0(r2)
			}
			break;
   1a530:	00001906 	br	1a598 <get_next_state+0x234>
		case STATE_LONG_BREAK_CODE:
			if ( byte != 0xF0 && byte != 0xE0)
   1a534:	e0bffd03 	ldbu	r2,-12(fp)
   1a538:	10803c20 	cmpeqi	r2,r2,240
   1a53c:	10000c1e 	bne	r2,zero,1a570 <get_next_state+0x20c>
   1a540:	e0bffd03 	ldbu	r2,-12(fp)
   1a544:	10803820 	cmpeqi	r2,r2,224
   1a548:	1000091e 	bne	r2,zero,1a570 <get_next_state+0x20c>
			{
				*decode_mode = KB_LONG_BREAK_CODE;
   1a54c:	e0bffe17 	ldw	r2,-8(fp)
   1a550:	00c00144 	movi	r3,5
   1a554:	10c00015 	stw	r3,0(r2)
				*buf = byte;
   1a558:	e0bfff17 	ldw	r2,-4(fp)
   1a55c:	e0fffd03 	ldbu	r3,-12(fp)
   1a560:	10c00005 	stb	r3,0(r2)
				next_state = STATE_DONE;
   1a564:	00800104 	movi	r2,4
   1a568:	e0bffa15 	stw	r2,-24(fp)
			else
			{
				next_state = STATE_LONG_BREAK_CODE;
				*decode_mode = KB_LONG_BREAK_CODE;
			}
			break;
   1a56c:	00000a06 	br	1a598 <get_next_state+0x234>
				*buf = byte;
				next_state = STATE_DONE;
			}
			else
			{
				next_state = STATE_LONG_BREAK_CODE;
   1a570:	008000c4 	movi	r2,3
   1a574:	e0bffa15 	stw	r2,-24(fp)
				*decode_mode = KB_LONG_BREAK_CODE;
   1a578:	e0bffe17 	ldw	r2,-8(fp)
   1a57c:	00c00144 	movi	r3,5
   1a580:	10c00015 	stw	r3,0(r2)
			}
			break;
   1a584:	00000406 	br	1a598 <get_next_state+0x234>
		default:
			*decode_mode = KB_INVALID_CODE;
   1a588:	e0bffe17 	ldw	r2,-8(fp)
   1a58c:	00c00184 	movi	r3,6
   1a590:	10c00015 	stw	r3,0(r2)
			next_state = STATE_INIT;
   1a594:	e03ffa15 	stw	zero,-24(fp)
	}
	return next_state;
   1a598:	e0bffa17 	ldw	r2,-24(fp)
}
   1a59c:	e037883a 	mov	sp,fp
   1a5a0:	dfc00117 	ldw	ra,4(sp)
   1a5a4:	df000017 	ldw	fp,0(sp)
   1a5a8:	dec00204 	addi	sp,sp,8
   1a5ac:	f800283a 	ret

0001a5b0 <decode_scancode>:

int decode_scancode(alt_up_ps2_dev *ps2, KB_CODE_TYPE *decode_mode, alt_u8 *buf, char *ascii)
{
   1a5b0:	defff704 	addi	sp,sp,-36
   1a5b4:	dfc00815 	stw	ra,32(sp)
   1a5b8:	df000715 	stw	fp,28(sp)
   1a5bc:	df000704 	addi	fp,sp,28
   1a5c0:	e13ffc15 	stw	r4,-16(fp)
   1a5c4:	e17ffd15 	stw	r5,-12(fp)
   1a5c8:	e1bffe15 	stw	r6,-8(fp)
   1a5cc:	e1ffff15 	stw	r7,-4(fp)
	alt_u8 byte = 0;
   1a5d0:	e03ffb05 	stb	zero,-20(fp)
	int status_read =0;
   1a5d4:	e03ffa15 	stw	zero,-24(fp)
	*decode_mode = KB_INVALID_CODE;
   1a5d8:	e0bffd17 	ldw	r2,-12(fp)
   1a5dc:	00c00184 	movi	r3,6
   1a5e0:	10c00015 	stw	r3,0(r2)
	static DECODE_STATE state = STATE_INIT;
	do
	{
		status_read = alt_up_ps2_read_data_byte(ps2, &byte);
   1a5e4:	e0bffb04 	addi	r2,fp,-20
   1a5e8:	100b883a 	mov	r5,r2
   1a5ec:	e13ffc17 	ldw	r4,-16(fp)
   1a5f0:	0018ec80 	call	18ec8 <alt_up_ps2_read_data_byte>
   1a5f4:	e0bffa15 	stw	r2,-24(fp)
		//FIXME: When the user press the keyboard extremely fast, data may get
		//occasionally get lost 

		if (status_read != 0) {
   1a5f8:	e0bffa17 	ldw	r2,-24(fp)
   1a5fc:	10000626 	beq	r2,zero,1a618 <decode_scancode+0x68>
			if (state == STATE_INIT)
   1a600:	d0a05797 	ldw	r2,-32418(gp)
   1a604:	1000021e 	bne	r2,zero,1a610 <decode_scancode+0x60>
				return status_read;
   1a608:	e0bffa17 	ldw	r2,-24(fp)
   1a60c:	00001206 	br	1a658 <decode_scancode+0xa8>
			else
				return -2;
   1a610:	00bfff84 	movi	r2,-2
   1a614:	00001006 	br	1a658 <decode_scancode+0xa8>
		}

		state = get_next_state(state, byte, decode_mode, buf, ascii);
   1a618:	d0e05797 	ldw	r3,-32418(gp)
   1a61c:	e0bffb03 	ldbu	r2,-20(fp)
   1a620:	11003fcc 	andi	r4,r2,255
   1a624:	e0bfff17 	ldw	r2,-4(fp)
   1a628:	d8800015 	stw	r2,0(sp)
   1a62c:	e1fffe17 	ldw	r7,-8(fp)
   1a630:	e1bffd17 	ldw	r6,-12(fp)
   1a634:	200b883a 	mov	r5,r4
   1a638:	1809883a 	mov	r4,r3
   1a63c:	001a3640 	call	1a364 <get_next_state>
   1a640:	d0a05795 	stw	r2,-32418(gp)
	} while ( state != STATE_DONE );
   1a644:	d0a05797 	ldw	r2,-32418(gp)
   1a648:	10800118 	cmpnei	r2,r2,4
   1a64c:	103fe51e 	bne	r2,zero,1a5e4 <__alt_data_end+0xf001a5e4>

	state = STATE_INIT;
   1a650:	d0205795 	stw	zero,-32418(gp)

	return 0;
   1a654:	0005883a 	mov	r2,zero
}
   1a658:	e037883a 	mov	sp,fp
   1a65c:	dfc00117 	ldw	ra,4(sp)
   1a660:	df000017 	ldw	fp,0(sp)
   1a664:	dec00204 	addi	sp,sp,8
   1a668:	f800283a 	ret

0001a66c <set_keyboard_rate>:

alt_u32 set_keyboard_rate(alt_up_ps2_dev *ps2, alt_u8 rate)
{
   1a66c:	defffb04 	addi	sp,sp,-20
   1a670:	dfc00415 	stw	ra,16(sp)
   1a674:	df000315 	stw	fp,12(sp)
   1a678:	df000304 	addi	fp,sp,12
   1a67c:	e13ffe15 	stw	r4,-8(fp)
   1a680:	2805883a 	mov	r2,r5
   1a684:	e0bfff05 	stb	r2,-4(fp)
	// send the set keyboard rate command
	int status_send = alt_up_ps2_write_data_byte_with_ack(ps2, 0xF3);
   1a688:	01403cc4 	movi	r5,243
   1a68c:	e13ffe17 	ldw	r4,-8(fp)
   1a690:	0018dc80 	call	18dc8 <alt_up_ps2_write_data_byte_with_ack>
   1a694:	e0bffd15 	stw	r2,-12(fp)
	if ( status_send == 0)
   1a698:	e0bffd17 	ldw	r2,-12(fp)
   1a69c:	1000061e 	bne	r2,zero,1a6b8 <set_keyboard_rate+0x4c>
	{
		// we received ACK, so send out the desired rate now
		status_send = alt_up_ps2_write_data_byte_with_ack(ps2, rate & 0x1F);
   1a6a0:	e0bfff03 	ldbu	r2,-4(fp)
   1a6a4:	108007cc 	andi	r2,r2,31
   1a6a8:	100b883a 	mov	r5,r2
   1a6ac:	e13ffe17 	ldw	r4,-8(fp)
   1a6b0:	0018dc80 	call	18dc8 <alt_up_ps2_write_data_byte_with_ack>
   1a6b4:	e0bffd15 	stw	r2,-12(fp)
	}
	return status_send;
   1a6b8:	e0bffd17 	ldw	r2,-12(fp)
}
   1a6bc:	e037883a 	mov	sp,fp
   1a6c0:	dfc00117 	ldw	ra,4(sp)
   1a6c4:	df000017 	ldw	fp,0(sp)
   1a6c8:	dec00204 	addi	sp,sp,8
   1a6cc:	f800283a 	ret

0001a6d0 <translate_make_code>:

void translate_make_code(KB_CODE_TYPE decode_mode, alt_u8 makecode, char *str)
{
   1a6d0:	defffa04 	addi	sp,sp,-24
   1a6d4:	dfc00515 	stw	ra,20(sp)
   1a6d8:	df000415 	stw	fp,16(sp)
   1a6dc:	df000404 	addi	fp,sp,16
   1a6e0:	e13ffd15 	stw	r4,-12(fp)
   1a6e4:	2805883a 	mov	r2,r5
   1a6e8:	e1bfff15 	stw	r6,-4(fp)
   1a6ec:	e0bffe05 	stb	r2,-8(fp)
	unsigned idx;
	switch (decode_mode)
   1a6f0:	e0bffd17 	ldw	r2,-12(fp)
   1a6f4:	10c000a0 	cmpeqi	r3,r2,2
   1a6f8:	1800131e 	bne	r3,zero,1a748 <translate_make_code+0x78>
   1a6fc:	10c000e0 	cmpeqi	r3,r2,3
   1a700:	1800201e 	bne	r3,zero,1a784 <translate_make_code+0xb4>
   1a704:	10800060 	cmpeqi	r2,r2,1
   1a708:	10002d26 	beq	r2,zero,1a7c0 <translate_make_code+0xf0>
	{
		case KB_ASCII_MAKE_CODE:
			idx = get_single_byte_make_code_index(makecode);
   1a70c:	e0bffe03 	ldbu	r2,-8(fp)
   1a710:	1009883a 	mov	r4,r2
   1a714:	001a2f40 	call	1a2f4 <get_single_byte_make_code_index>
   1a718:	e0bffc15 	stw	r2,-16(fp)
			strcpy(str, key_table[idx]);
   1a71c:	00820034 	movhi	r2,2048
   1a720:	108a7204 	addi	r2,r2,10696
   1a724:	e0fffc17 	ldw	r3,-16(fp)
   1a728:	18c7883a 	add	r3,r3,r3
   1a72c:	18c7883a 	add	r3,r3,r3
   1a730:	10c5883a 	add	r2,r2,r3
   1a734:	10800017 	ldw	r2,0(r2)
   1a738:	100b883a 	mov	r5,r2
   1a73c:	e13fff17 	ldw	r4,-4(fp)
   1a740:	001be580 	call	1be58 <strcpy>
			break;
   1a744:	00002206 	br	1a7d0 <translate_make_code+0x100>
		case KB_BINARY_MAKE_CODE:
			idx = get_single_byte_make_code_index(makecode);
   1a748:	e0bffe03 	ldbu	r2,-8(fp)
   1a74c:	1009883a 	mov	r4,r2
   1a750:	001a2f40 	call	1a2f4 <get_single_byte_make_code_index>
   1a754:	e0bffc15 	stw	r2,-16(fp)
			strcpy(str, key_table[idx]);
   1a758:	00820034 	movhi	r2,2048
   1a75c:	108a7204 	addi	r2,r2,10696
   1a760:	e0fffc17 	ldw	r3,-16(fp)
   1a764:	18c7883a 	add	r3,r3,r3
   1a768:	18c7883a 	add	r3,r3,r3
   1a76c:	10c5883a 	add	r2,r2,r3
   1a770:	10800017 	ldw	r2,0(r2)
   1a774:	100b883a 	mov	r5,r2
   1a778:	e13fff17 	ldw	r4,-4(fp)
   1a77c:	001be580 	call	1be58 <strcpy>
			break;
   1a780:	00001306 	br	1a7d0 <translate_make_code+0x100>
		case KB_LONG_BINARY_MAKE_CODE:
			idx = get_multi_byte_make_code_index(makecode);
   1a784:	e0bffe03 	ldbu	r2,-8(fp)
   1a788:	1009883a 	mov	r4,r2
   1a78c:	001a2840 	call	1a284 <get_multi_byte_make_code_index>
   1a790:	e0bffc15 	stw	r2,-16(fp)
			strcpy(str, key_table[idx]);
   1a794:	00820034 	movhi	r2,2048
   1a798:	108a7204 	addi	r2,r2,10696
   1a79c:	e0fffc17 	ldw	r3,-16(fp)
   1a7a0:	18c7883a 	add	r3,r3,r3
   1a7a4:	18c7883a 	add	r3,r3,r3
   1a7a8:	10c5883a 	add	r2,r2,r3
   1a7ac:	10800017 	ldw	r2,0(r2)
   1a7b0:	100b883a 	mov	r5,r2
   1a7b4:	e13fff17 	ldw	r4,-4(fp)
   1a7b8:	001be580 	call	1be58 <strcpy>
			break;
   1a7bc:	00000406 	br	1a7d0 <translate_make_code+0x100>
		default:
			str = "";
   1a7c0:	00820034 	movhi	r2,2048
   1a7c4:	10824104 	addi	r2,r2,2308
   1a7c8:	e0bfff15 	stw	r2,-4(fp)
			break;
   1a7cc:	0001883a 	nop
	}
}
   1a7d0:	0001883a 	nop
   1a7d4:	e037883a 	mov	sp,fp
   1a7d8:	dfc00117 	ldw	ra,4(sp)
   1a7dc:	df000017 	ldw	fp,0(sp)
   1a7e0:	dec00204 	addi	sp,sp,8
   1a7e4:	f800283a 	ret

0001a7e8 <reset_keyboard>:


alt_u32 reset_keyboard(alt_up_ps2_dev *ps2)
{
   1a7e8:	defffb04 	addi	sp,sp,-20
   1a7ec:	dfc00415 	stw	ra,16(sp)
   1a7f0:	df000315 	stw	fp,12(sp)
   1a7f4:	df000304 	addi	fp,sp,12
   1a7f8:	e13fff15 	stw	r4,-4(fp)
	alt_u8 byte;
	// send out the reset command
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff); 
   1a7fc:	01403fc4 	movi	r5,255
   1a800:	e13fff17 	ldw	r4,-4(fp)
   1a804:	0018dc80 	call	18dc8 <alt_up_ps2_write_data_byte_with_ack>
   1a808:	e0bffd15 	stw	r2,-12(fp)
	if ( status == 0)
   1a80c:	e0bffd17 	ldw	r2,-12(fp)
   1a810:	10000d1e 	bne	r2,zero,1a848 <reset_keyboard+0x60>
	{
		// received the ACK for reset, now check the BAT result
		status = alt_up_ps2_read_data_byte(ps2, &byte);
   1a814:	e0bffe04 	addi	r2,fp,-8
   1a818:	100b883a 	mov	r5,r2
   1a81c:	e13fff17 	ldw	r4,-4(fp)
   1a820:	0018ec80 	call	18ec8 <alt_up_ps2_read_data_byte>
   1a824:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   1a828:	e0bffd17 	ldw	r2,-12(fp)
   1a82c:	1000041e 	bne	r2,zero,1a840 <reset_keyboard+0x58>
   1a830:	e0bffe03 	ldbu	r2,-8(fp)
   1a834:	10803fcc 	andi	r2,r2,255
   1a838:	10802a98 	cmpnei	r2,r2,170
   1a83c:	10000226 	beq	r2,zero,1a848 <reset_keyboard+0x60>
			// BAT succeed
		}
		else
		{
			// BAT failed
			status = -1;
   1a840:	00bfffc4 	movi	r2,-1
   1a844:	e0bffd15 	stw	r2,-12(fp)
		}
	}	
	return status;
   1a848:	e0bffd17 	ldw	r2,-12(fp)
}
   1a84c:	e037883a 	mov	sp,fp
   1a850:	dfc00117 	ldw	ra,4(sp)
   1a854:	df000017 	ldw	fp,0(sp)
   1a858:	dec00204 	addi	sp,sp,8
   1a85c:	f800283a 	ret

0001a860 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   1a860:	defff504 	addi	sp,sp,-44
   1a864:	df000a15 	stw	fp,40(sp)
   1a868:	df000a04 	addi	fp,sp,40
   1a86c:	e13ffc15 	stw	r4,-16(fp)
   1a870:	e17ffd15 	stw	r5,-12(fp)
   1a874:	e1bffe15 	stw	r6,-8(fp)
   1a878:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   1a87c:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   1a880:	d0a05897 	ldw	r2,-32414(gp)
  
  if (alt_ticks_per_second ())
   1a884:	10003c26 	beq	r2,zero,1a978 <alt_alarm_start+0x118>
  {
    if (alarm)
   1a888:	e0bffc17 	ldw	r2,-16(fp)
   1a88c:	10003826 	beq	r2,zero,1a970 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   1a890:	e0bffc17 	ldw	r2,-16(fp)
   1a894:	e0fffe17 	ldw	r3,-8(fp)
   1a898:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   1a89c:	e0bffc17 	ldw	r2,-16(fp)
   1a8a0:	e0ffff17 	ldw	r3,-4(fp)
   1a8a4:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1a8a8:	0005303a 	rdctl	r2,status
   1a8ac:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1a8b0:	e0fff917 	ldw	r3,-28(fp)
   1a8b4:	00bfff84 	movi	r2,-2
   1a8b8:	1884703a 	and	r2,r3,r2
   1a8bc:	1001703a 	wrctl	status,r2
  
  return context;
   1a8c0:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   1a8c4:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   1a8c8:	d0a05997 	ldw	r2,-32410(gp)
      
      current_nticks = alt_nticks();
   1a8cc:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   1a8d0:	e0fffd17 	ldw	r3,-12(fp)
   1a8d4:	e0bff617 	ldw	r2,-40(fp)
   1a8d8:	1885883a 	add	r2,r3,r2
   1a8dc:	10c00044 	addi	r3,r2,1
   1a8e0:	e0bffc17 	ldw	r2,-16(fp)
   1a8e4:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   1a8e8:	e0bffc17 	ldw	r2,-16(fp)
   1a8ec:	10c00217 	ldw	r3,8(r2)
   1a8f0:	e0bff617 	ldw	r2,-40(fp)
   1a8f4:	1880042e 	bgeu	r3,r2,1a908 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   1a8f8:	e0bffc17 	ldw	r2,-16(fp)
   1a8fc:	00c00044 	movi	r3,1
   1a900:	10c00405 	stb	r3,16(r2)
   1a904:	00000206 	br	1a910 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   1a908:	e0bffc17 	ldw	r2,-16(fp)
   1a90c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   1a910:	e0bffc17 	ldw	r2,-16(fp)
   1a914:	d0e01a84 	addi	r3,gp,-32662
   1a918:	e0fffa15 	stw	r3,-24(fp)
   1a91c:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1a920:	e0bffb17 	ldw	r2,-20(fp)
   1a924:	e0fffa17 	ldw	r3,-24(fp)
   1a928:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   1a92c:	e0bffa17 	ldw	r2,-24(fp)
   1a930:	10c00017 	ldw	r3,0(r2)
   1a934:	e0bffb17 	ldw	r2,-20(fp)
   1a938:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1a93c:	e0bffa17 	ldw	r2,-24(fp)
   1a940:	10800017 	ldw	r2,0(r2)
   1a944:	e0fffb17 	ldw	r3,-20(fp)
   1a948:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   1a94c:	e0bffa17 	ldw	r2,-24(fp)
   1a950:	e0fffb17 	ldw	r3,-20(fp)
   1a954:	10c00015 	stw	r3,0(r2)
   1a958:	e0bff817 	ldw	r2,-32(fp)
   1a95c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1a960:	e0bff717 	ldw	r2,-36(fp)
   1a964:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   1a968:	0005883a 	mov	r2,zero
   1a96c:	00000306 	br	1a97c <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   1a970:	00bffa84 	movi	r2,-22
   1a974:	00000106 	br	1a97c <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   1a978:	00bfde84 	movi	r2,-134
  }
}
   1a97c:	e037883a 	mov	sp,fp
   1a980:	df000017 	ldw	fp,0(sp)
   1a984:	dec00104 	addi	sp,sp,4
   1a988:	f800283a 	ret

0001a98c <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   1a98c:	defffb04 	addi	sp,sp,-20
   1a990:	df000415 	stw	fp,16(sp)
   1a994:	df000404 	addi	fp,sp,16
   1a998:	e13ffe15 	stw	r4,-8(fp)
   1a99c:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   1a9a0:	e0fffe17 	ldw	r3,-8(fp)
   1a9a4:	e0bfff17 	ldw	r2,-4(fp)
   1a9a8:	1885883a 	add	r2,r3,r2
   1a9ac:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   1a9b0:	e0bffe17 	ldw	r2,-8(fp)
   1a9b4:	e0bffc15 	stw	r2,-16(fp)
   1a9b8:	00000506 	br	1a9d0 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   1a9bc:	e0bffc17 	ldw	r2,-16(fp)
   1a9c0:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   1a9c4:	e0bffc17 	ldw	r2,-16(fp)
   1a9c8:	10800804 	addi	r2,r2,32
   1a9cc:	e0bffc15 	stw	r2,-16(fp)
   1a9d0:	e0fffc17 	ldw	r3,-16(fp)
   1a9d4:	e0bffd17 	ldw	r2,-12(fp)
   1a9d8:	18bff836 	bltu	r3,r2,1a9bc <__alt_data_end+0xf001a9bc>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   1a9dc:	e0bffe17 	ldw	r2,-8(fp)
   1a9e0:	108007cc 	andi	r2,r2,31
   1a9e4:	10000226 	beq	r2,zero,1a9f0 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   1a9e8:	e0bffc17 	ldw	r2,-16(fp)
   1a9ec:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   1a9f0:	0001883a 	nop
   1a9f4:	e037883a 	mov	sp,fp
   1a9f8:	df000017 	ldw	fp,0(sp)
   1a9fc:	dec00104 	addi	sp,sp,4
   1aa00:	f800283a 	ret

0001aa04 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1aa04:	defffe04 	addi	sp,sp,-8
   1aa08:	dfc00115 	stw	ra,4(sp)
   1aa0c:	df000015 	stw	fp,0(sp)
   1aa10:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1aa14:	d0a01497 	ldw	r2,-32686(gp)
   1aa18:	10000326 	beq	r2,zero,1aa28 <alt_get_errno+0x24>
   1aa1c:	d0a01497 	ldw	r2,-32686(gp)
   1aa20:	103ee83a 	callr	r2
   1aa24:	00000106 	br	1aa2c <alt_get_errno+0x28>
   1aa28:	d0a05284 	addi	r2,gp,-32438
}
   1aa2c:	e037883a 	mov	sp,fp
   1aa30:	dfc00117 	ldw	ra,4(sp)
   1aa34:	df000017 	ldw	fp,0(sp)
   1aa38:	dec00204 	addi	sp,sp,8
   1aa3c:	f800283a 	ret

0001aa40 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   1aa40:	defffa04 	addi	sp,sp,-24
   1aa44:	dfc00515 	stw	ra,20(sp)
   1aa48:	df000415 	stw	fp,16(sp)
   1aa4c:	df000404 	addi	fp,sp,16
   1aa50:	e13ffe15 	stw	r4,-8(fp)
   1aa54:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   1aa58:	e0bffe17 	ldw	r2,-8(fp)
   1aa5c:	10000326 	beq	r2,zero,1aa6c <alt_dev_llist_insert+0x2c>
   1aa60:	e0bffe17 	ldw	r2,-8(fp)
   1aa64:	10800217 	ldw	r2,8(r2)
   1aa68:	1000061e 	bne	r2,zero,1aa84 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   1aa6c:	001aa040 	call	1aa04 <alt_get_errno>
   1aa70:	1007883a 	mov	r3,r2
   1aa74:	00800584 	movi	r2,22
   1aa78:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   1aa7c:	00bffa84 	movi	r2,-22
   1aa80:	00001306 	br	1aad0 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   1aa84:	e0bffe17 	ldw	r2,-8(fp)
   1aa88:	e0ffff17 	ldw	r3,-4(fp)
   1aa8c:	e0fffc15 	stw	r3,-16(fp)
   1aa90:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1aa94:	e0bffd17 	ldw	r2,-12(fp)
   1aa98:	e0fffc17 	ldw	r3,-16(fp)
   1aa9c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   1aaa0:	e0bffc17 	ldw	r2,-16(fp)
   1aaa4:	10c00017 	ldw	r3,0(r2)
   1aaa8:	e0bffd17 	ldw	r2,-12(fp)
   1aaac:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1aab0:	e0bffc17 	ldw	r2,-16(fp)
   1aab4:	10800017 	ldw	r2,0(r2)
   1aab8:	e0fffd17 	ldw	r3,-12(fp)
   1aabc:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   1aac0:	e0bffc17 	ldw	r2,-16(fp)
   1aac4:	e0fffd17 	ldw	r3,-12(fp)
   1aac8:	10c00015 	stw	r3,0(r2)

  return 0;  
   1aacc:	0005883a 	mov	r2,zero
}
   1aad0:	e037883a 	mov	sp,fp
   1aad4:	dfc00117 	ldw	ra,4(sp)
   1aad8:	df000017 	ldw	fp,0(sp)
   1aadc:	dec00204 	addi	sp,sp,8
   1aae0:	f800283a 	ret

0001aae4 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   1aae4:	defffd04 	addi	sp,sp,-12
   1aae8:	dfc00215 	stw	ra,8(sp)
   1aaec:	df000115 	stw	fp,4(sp)
   1aaf0:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1aaf4:	008000b4 	movhi	r2,2
   1aaf8:	10b06c04 	addi	r2,r2,-15952
   1aafc:	e0bfff15 	stw	r2,-4(fp)
   1ab00:	00000606 	br	1ab1c <_do_ctors+0x38>
        (*ctor) (); 
   1ab04:	e0bfff17 	ldw	r2,-4(fp)
   1ab08:	10800017 	ldw	r2,0(r2)
   1ab0c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1ab10:	e0bfff17 	ldw	r2,-4(fp)
   1ab14:	10bfff04 	addi	r2,r2,-4
   1ab18:	e0bfff15 	stw	r2,-4(fp)
   1ab1c:	e0ffff17 	ldw	r3,-4(fp)
   1ab20:	008000b4 	movhi	r2,2
   1ab24:	10b06d04 	addi	r2,r2,-15948
   1ab28:	18bff62e 	bgeu	r3,r2,1ab04 <__alt_data_end+0xf001ab04>
        (*ctor) (); 
}
   1ab2c:	0001883a 	nop
   1ab30:	e037883a 	mov	sp,fp
   1ab34:	dfc00117 	ldw	ra,4(sp)
   1ab38:	df000017 	ldw	fp,0(sp)
   1ab3c:	dec00204 	addi	sp,sp,8
   1ab40:	f800283a 	ret

0001ab44 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   1ab44:	defffd04 	addi	sp,sp,-12
   1ab48:	dfc00215 	stw	ra,8(sp)
   1ab4c:	df000115 	stw	fp,4(sp)
   1ab50:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1ab54:	008000b4 	movhi	r2,2
   1ab58:	10b06c04 	addi	r2,r2,-15952
   1ab5c:	e0bfff15 	stw	r2,-4(fp)
   1ab60:	00000606 	br	1ab7c <_do_dtors+0x38>
        (*dtor) (); 
   1ab64:	e0bfff17 	ldw	r2,-4(fp)
   1ab68:	10800017 	ldw	r2,0(r2)
   1ab6c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1ab70:	e0bfff17 	ldw	r2,-4(fp)
   1ab74:	10bfff04 	addi	r2,r2,-4
   1ab78:	e0bfff15 	stw	r2,-4(fp)
   1ab7c:	e0ffff17 	ldw	r3,-4(fp)
   1ab80:	008000b4 	movhi	r2,2
   1ab84:	10b06d04 	addi	r2,r2,-15948
   1ab88:	18bff62e 	bgeu	r3,r2,1ab64 <__alt_data_end+0xf001ab64>
        (*dtor) (); 
}
   1ab8c:	0001883a 	nop
   1ab90:	e037883a 	mov	sp,fp
   1ab94:	dfc00117 	ldw	ra,4(sp)
   1ab98:	df000017 	ldw	fp,0(sp)
   1ab9c:	dec00204 	addi	sp,sp,8
   1aba0:	f800283a 	ret

0001aba4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   1aba4:	defffa04 	addi	sp,sp,-24
   1aba8:	dfc00515 	stw	ra,20(sp)
   1abac:	df000415 	stw	fp,16(sp)
   1abb0:	df000404 	addi	fp,sp,16
   1abb4:	e13ffe15 	stw	r4,-8(fp)
   1abb8:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   1abbc:	e0bfff17 	ldw	r2,-4(fp)
   1abc0:	10800017 	ldw	r2,0(r2)
   1abc4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   1abc8:	e13ffe17 	ldw	r4,-8(fp)
   1abcc:	0009ed40 	call	9ed4 <strlen>
   1abd0:	10800044 	addi	r2,r2,1
   1abd4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1abd8:	00000d06 	br	1ac10 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   1abdc:	e0bffc17 	ldw	r2,-16(fp)
   1abe0:	10800217 	ldw	r2,8(r2)
   1abe4:	e0fffd17 	ldw	r3,-12(fp)
   1abe8:	180d883a 	mov	r6,r3
   1abec:	e17ffe17 	ldw	r5,-8(fp)
   1abf0:	1009883a 	mov	r4,r2
   1abf4:	0009aa80 	call	9aa8 <memcmp>
   1abf8:	1000021e 	bne	r2,zero,1ac04 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   1abfc:	e0bffc17 	ldw	r2,-16(fp)
   1ac00:	00000706 	br	1ac20 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   1ac04:	e0bffc17 	ldw	r2,-16(fp)
   1ac08:	10800017 	ldw	r2,0(r2)
   1ac0c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1ac10:	e0fffc17 	ldw	r3,-16(fp)
   1ac14:	e0bfff17 	ldw	r2,-4(fp)
   1ac18:	18bff01e 	bne	r3,r2,1abdc <__alt_data_end+0xf001abdc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   1ac1c:	0005883a 	mov	r2,zero
}
   1ac20:	e037883a 	mov	sp,fp
   1ac24:	dfc00117 	ldw	ra,4(sp)
   1ac28:	df000017 	ldw	fp,0(sp)
   1ac2c:	dec00204 	addi	sp,sp,8
   1ac30:	f800283a 	ret

0001ac34 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   1ac34:	defffc04 	addi	sp,sp,-16
   1ac38:	dfc00315 	stw	ra,12(sp)
   1ac3c:	df000215 	stw	fp,8(sp)
   1ac40:	df000204 	addi	fp,sp,8
   1ac44:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   1ac48:	d1601884 	addi	r5,gp,-32670
   1ac4c:	e13fff17 	ldw	r4,-4(fp)
   1ac50:	001aba40 	call	1aba4 <alt_find_dev>
   1ac54:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   1ac58:	e0bffe17 	ldw	r2,-8(fp)
   1ac5c:	10000926 	beq	r2,zero,1ac84 <alt_flash_open_dev+0x50>
   1ac60:	e0bffe17 	ldw	r2,-8(fp)
   1ac64:	10800317 	ldw	r2,12(r2)
   1ac68:	10000626 	beq	r2,zero,1ac84 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   1ac6c:	e0bffe17 	ldw	r2,-8(fp)
   1ac70:	10800317 	ldw	r2,12(r2)
   1ac74:	e17fff17 	ldw	r5,-4(fp)
   1ac78:	e13ffe17 	ldw	r4,-8(fp)
   1ac7c:	103ee83a 	callr	r2
   1ac80:	00000106 	br	1ac88 <alt_flash_open_dev+0x54>
  }

  return dev;
   1ac84:	e0bffe17 	ldw	r2,-8(fp)
}
   1ac88:	e037883a 	mov	sp,fp
   1ac8c:	dfc00117 	ldw	ra,4(sp)
   1ac90:	df000017 	ldw	fp,0(sp)
   1ac94:	dec00204 	addi	sp,sp,8
   1ac98:	f800283a 	ret

0001ac9c <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   1ac9c:	defffd04 	addi	sp,sp,-12
   1aca0:	dfc00215 	stw	ra,8(sp)
   1aca4:	df000115 	stw	fp,4(sp)
   1aca8:	df000104 	addi	fp,sp,4
   1acac:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   1acb0:	e0bfff17 	ldw	r2,-4(fp)
   1acb4:	10000826 	beq	r2,zero,1acd8 <alt_flash_close_dev+0x3c>
   1acb8:	e0bfff17 	ldw	r2,-4(fp)
   1acbc:	10800417 	ldw	r2,16(r2)
   1acc0:	10000526 	beq	r2,zero,1acd8 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   1acc4:	e0bfff17 	ldw	r2,-4(fp)
   1acc8:	10800417 	ldw	r2,16(r2)
   1accc:	e13fff17 	ldw	r4,-4(fp)
   1acd0:	103ee83a 	callr	r2
  }
  return;
   1acd4:	0001883a 	nop
   1acd8:	0001883a 	nop
}
   1acdc:	e037883a 	mov	sp,fp
   1ace0:	dfc00117 	ldw	ra,4(sp)
   1ace4:	df000017 	ldw	fp,0(sp)
   1ace8:	dec00204 	addi	sp,sp,8
   1acec:	f800283a 	ret

0001acf0 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   1acf0:	defff904 	addi	sp,sp,-28
   1acf4:	dfc00615 	stw	ra,24(sp)
   1acf8:	df000515 	stw	fp,20(sp)
   1acfc:	df000504 	addi	fp,sp,20
   1ad00:	e13ffc15 	stw	r4,-16(fp)
   1ad04:	e17ffd15 	stw	r5,-12(fp)
   1ad08:	e1bffe15 	stw	r6,-8(fp)
   1ad0c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   1ad10:	e1bfff17 	ldw	r6,-4(fp)
   1ad14:	e17ffe17 	ldw	r5,-8(fp)
   1ad18:	e13ffd17 	ldw	r4,-12(fp)
   1ad1c:	001af300 	call	1af30 <open>
   1ad20:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   1ad24:	e0bffb17 	ldw	r2,-20(fp)
   1ad28:	10001c16 	blt	r2,zero,1ad9c <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   1ad2c:	00820034 	movhi	r2,2048
   1ad30:	10851504 	addi	r2,r2,5204
   1ad34:	e0fffb17 	ldw	r3,-20(fp)
   1ad38:	18c00324 	muli	r3,r3,12
   1ad3c:	10c5883a 	add	r2,r2,r3
   1ad40:	10c00017 	ldw	r3,0(r2)
   1ad44:	e0bffc17 	ldw	r2,-16(fp)
   1ad48:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   1ad4c:	00820034 	movhi	r2,2048
   1ad50:	10851504 	addi	r2,r2,5204
   1ad54:	e0fffb17 	ldw	r3,-20(fp)
   1ad58:	18c00324 	muli	r3,r3,12
   1ad5c:	10c5883a 	add	r2,r2,r3
   1ad60:	10800104 	addi	r2,r2,4
   1ad64:	10c00017 	ldw	r3,0(r2)
   1ad68:	e0bffc17 	ldw	r2,-16(fp)
   1ad6c:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   1ad70:	00820034 	movhi	r2,2048
   1ad74:	10851504 	addi	r2,r2,5204
   1ad78:	e0fffb17 	ldw	r3,-20(fp)
   1ad7c:	18c00324 	muli	r3,r3,12
   1ad80:	10c5883a 	add	r2,r2,r3
   1ad84:	10800204 	addi	r2,r2,8
   1ad88:	10c00017 	ldw	r3,0(r2)
   1ad8c:	e0bffc17 	ldw	r2,-16(fp)
   1ad90:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   1ad94:	e13ffb17 	ldw	r4,-20(fp)
   1ad98:	001445c0 	call	1445c <alt_release_fd>
  }
} 
   1ad9c:	0001883a 	nop
   1ada0:	e037883a 	mov	sp,fp
   1ada4:	dfc00117 	ldw	ra,4(sp)
   1ada8:	df000017 	ldw	fp,0(sp)
   1adac:	dec00204 	addi	sp,sp,8
   1adb0:	f800283a 	ret

0001adb4 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   1adb4:	defffb04 	addi	sp,sp,-20
   1adb8:	dfc00415 	stw	ra,16(sp)
   1adbc:	df000315 	stw	fp,12(sp)
   1adc0:	df000304 	addi	fp,sp,12
   1adc4:	e13ffd15 	stw	r4,-12(fp)
   1adc8:	e17ffe15 	stw	r5,-8(fp)
   1adcc:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   1add0:	01c07fc4 	movi	r7,511
   1add4:	01800044 	movi	r6,1
   1add8:	e17ffd17 	ldw	r5,-12(fp)
   1addc:	01020034 	movhi	r4,2048
   1ade0:	21051804 	addi	r4,r4,5216
   1ade4:	001acf00 	call	1acf0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   1ade8:	01c07fc4 	movi	r7,511
   1adec:	000d883a 	mov	r6,zero
   1adf0:	e17ffe17 	ldw	r5,-8(fp)
   1adf4:	01020034 	movhi	r4,2048
   1adf8:	21051504 	addi	r4,r4,5204
   1adfc:	001acf00 	call	1acf0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   1ae00:	01c07fc4 	movi	r7,511
   1ae04:	01800044 	movi	r6,1
   1ae08:	e17fff17 	ldw	r5,-4(fp)
   1ae0c:	01020034 	movhi	r4,2048
   1ae10:	21051b04 	addi	r4,r4,5228
   1ae14:	001acf00 	call	1acf0 <alt_open_fd>
}  
   1ae18:	0001883a 	nop
   1ae1c:	e037883a 	mov	sp,fp
   1ae20:	dfc00117 	ldw	ra,4(sp)
   1ae24:	df000017 	ldw	fp,0(sp)
   1ae28:	dec00204 	addi	sp,sp,8
   1ae2c:	f800283a 	ret

0001ae30 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1ae30:	defffe04 	addi	sp,sp,-8
   1ae34:	dfc00115 	stw	ra,4(sp)
   1ae38:	df000015 	stw	fp,0(sp)
   1ae3c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1ae40:	d0a01497 	ldw	r2,-32686(gp)
   1ae44:	10000326 	beq	r2,zero,1ae54 <alt_get_errno+0x24>
   1ae48:	d0a01497 	ldw	r2,-32686(gp)
   1ae4c:	103ee83a 	callr	r2
   1ae50:	00000106 	br	1ae58 <alt_get_errno+0x28>
   1ae54:	d0a05284 	addi	r2,gp,-32438
}
   1ae58:	e037883a 	mov	sp,fp
   1ae5c:	dfc00117 	ldw	ra,4(sp)
   1ae60:	df000017 	ldw	fp,0(sp)
   1ae64:	dec00204 	addi	sp,sp,8
   1ae68:	f800283a 	ret

0001ae6c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   1ae6c:	defffd04 	addi	sp,sp,-12
   1ae70:	df000215 	stw	fp,8(sp)
   1ae74:	df000204 	addi	fp,sp,8
   1ae78:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   1ae7c:	e0bfff17 	ldw	r2,-4(fp)
   1ae80:	10800217 	ldw	r2,8(r2)
   1ae84:	10d00034 	orhi	r3,r2,16384
   1ae88:	e0bfff17 	ldw	r2,-4(fp)
   1ae8c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   1ae90:	e03ffe15 	stw	zero,-8(fp)
   1ae94:	00001d06 	br	1af0c <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1ae98:	00820034 	movhi	r2,2048
   1ae9c:	10851504 	addi	r2,r2,5204
   1aea0:	e0fffe17 	ldw	r3,-8(fp)
   1aea4:	18c00324 	muli	r3,r3,12
   1aea8:	10c5883a 	add	r2,r2,r3
   1aeac:	10c00017 	ldw	r3,0(r2)
   1aeb0:	e0bfff17 	ldw	r2,-4(fp)
   1aeb4:	10800017 	ldw	r2,0(r2)
   1aeb8:	1880111e 	bne	r3,r2,1af00 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   1aebc:	00820034 	movhi	r2,2048
   1aec0:	10851504 	addi	r2,r2,5204
   1aec4:	e0fffe17 	ldw	r3,-8(fp)
   1aec8:	18c00324 	muli	r3,r3,12
   1aecc:	10c5883a 	add	r2,r2,r3
   1aed0:	10800204 	addi	r2,r2,8
   1aed4:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1aed8:	1000090e 	bge	r2,zero,1af00 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   1aedc:	e0bffe17 	ldw	r2,-8(fp)
   1aee0:	10c00324 	muli	r3,r2,12
   1aee4:	00820034 	movhi	r2,2048
   1aee8:	10851504 	addi	r2,r2,5204
   1aeec:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   1aef0:	e0bfff17 	ldw	r2,-4(fp)
   1aef4:	18800226 	beq	r3,r2,1af00 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   1aef8:	00bffcc4 	movi	r2,-13
   1aefc:	00000806 	br	1af20 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   1af00:	e0bffe17 	ldw	r2,-8(fp)
   1af04:	10800044 	addi	r2,r2,1
   1af08:	e0bffe15 	stw	r2,-8(fp)
   1af0c:	d0a01397 	ldw	r2,-32690(gp)
   1af10:	1007883a 	mov	r3,r2
   1af14:	e0bffe17 	ldw	r2,-8(fp)
   1af18:	18bfdf2e 	bgeu	r3,r2,1ae98 <__alt_data_end+0xf001ae98>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   1af1c:	0005883a 	mov	r2,zero
}
   1af20:	e037883a 	mov	sp,fp
   1af24:	df000017 	ldw	fp,0(sp)
   1af28:	dec00104 	addi	sp,sp,4
   1af2c:	f800283a 	ret

0001af30 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   1af30:	defff604 	addi	sp,sp,-40
   1af34:	dfc00915 	stw	ra,36(sp)
   1af38:	df000815 	stw	fp,32(sp)
   1af3c:	df000804 	addi	fp,sp,32
   1af40:	e13ffd15 	stw	r4,-12(fp)
   1af44:	e17ffe15 	stw	r5,-8(fp)
   1af48:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   1af4c:	00bfffc4 	movi	r2,-1
   1af50:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   1af54:	00bffb44 	movi	r2,-19
   1af58:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   1af5c:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   1af60:	d1601184 	addi	r5,gp,-32698
   1af64:	e13ffd17 	ldw	r4,-12(fp)
   1af68:	001aba40 	call	1aba4 <alt_find_dev>
   1af6c:	e0bff815 	stw	r2,-32(fp)
   1af70:	e0bff817 	ldw	r2,-32(fp)
   1af74:	1000051e 	bne	r2,zero,1af8c <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   1af78:	e13ffd17 	ldw	r4,-12(fp)
   1af7c:	001bc600 	call	1bc60 <alt_find_file>
   1af80:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   1af84:	00800044 	movi	r2,1
   1af88:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   1af8c:	e0bff817 	ldw	r2,-32(fp)
   1af90:	10002926 	beq	r2,zero,1b038 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   1af94:	e13ff817 	ldw	r4,-32(fp)
   1af98:	001bd680 	call	1bd68 <alt_get_fd>
   1af9c:	e0bff915 	stw	r2,-28(fp)
   1afa0:	e0bff917 	ldw	r2,-28(fp)
   1afa4:	1000030e 	bge	r2,zero,1afb4 <open+0x84>
    {
      status = index;
   1afa8:	e0bff917 	ldw	r2,-28(fp)
   1afac:	e0bffa15 	stw	r2,-24(fp)
   1afb0:	00002306 	br	1b040 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   1afb4:	e0bff917 	ldw	r2,-28(fp)
   1afb8:	10c00324 	muli	r3,r2,12
   1afbc:	00820034 	movhi	r2,2048
   1afc0:	10851504 	addi	r2,r2,5204
   1afc4:	1885883a 	add	r2,r3,r2
   1afc8:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   1afcc:	e0fffe17 	ldw	r3,-8(fp)
   1afd0:	00900034 	movhi	r2,16384
   1afd4:	10bfffc4 	addi	r2,r2,-1
   1afd8:	1886703a 	and	r3,r3,r2
   1afdc:	e0bffc17 	ldw	r2,-16(fp)
   1afe0:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   1afe4:	e0bffb17 	ldw	r2,-20(fp)
   1afe8:	1000051e 	bne	r2,zero,1b000 <open+0xd0>
   1afec:	e13ffc17 	ldw	r4,-16(fp)
   1aff0:	001ae6c0 	call	1ae6c <alt_file_locked>
   1aff4:	e0bffa15 	stw	r2,-24(fp)
   1aff8:	e0bffa17 	ldw	r2,-24(fp)
   1affc:	10001016 	blt	r2,zero,1b040 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   1b000:	e0bff817 	ldw	r2,-32(fp)
   1b004:	10800317 	ldw	r2,12(r2)
   1b008:	10000826 	beq	r2,zero,1b02c <open+0xfc>
   1b00c:	e0bff817 	ldw	r2,-32(fp)
   1b010:	10800317 	ldw	r2,12(r2)
   1b014:	e1ffff17 	ldw	r7,-4(fp)
   1b018:	e1bffe17 	ldw	r6,-8(fp)
   1b01c:	e17ffd17 	ldw	r5,-12(fp)
   1b020:	e13ffc17 	ldw	r4,-16(fp)
   1b024:	103ee83a 	callr	r2
   1b028:	00000106 	br	1b030 <open+0x100>
   1b02c:	0005883a 	mov	r2,zero
   1b030:	e0bffa15 	stw	r2,-24(fp)
   1b034:	00000206 	br	1b040 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   1b038:	00bffb44 	movi	r2,-19
   1b03c:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   1b040:	e0bffa17 	ldw	r2,-24(fp)
   1b044:	1000090e 	bge	r2,zero,1b06c <open+0x13c>
  {
    alt_release_fd (index);  
   1b048:	e13ff917 	ldw	r4,-28(fp)
   1b04c:	001445c0 	call	1445c <alt_release_fd>
    ALT_ERRNO = -status;
   1b050:	001ae300 	call	1ae30 <alt_get_errno>
   1b054:	1007883a 	mov	r3,r2
   1b058:	e0bffa17 	ldw	r2,-24(fp)
   1b05c:	0085c83a 	sub	r2,zero,r2
   1b060:	18800015 	stw	r2,0(r3)
    return -1;
   1b064:	00bfffc4 	movi	r2,-1
   1b068:	00000106 	br	1b070 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   1b06c:	e0bff917 	ldw	r2,-28(fp)
}
   1b070:	e037883a 	mov	sp,fp
   1b074:	dfc00117 	ldw	ra,4(sp)
   1b078:	df000017 	ldw	fp,0(sp)
   1b07c:	dec00204 	addi	sp,sp,8
   1b080:	f800283a 	ret

0001b084 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   1b084:	defffa04 	addi	sp,sp,-24
   1b088:	df000515 	stw	fp,20(sp)
   1b08c:	df000504 	addi	fp,sp,20
   1b090:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1b094:	0005303a 	rdctl	r2,status
   1b098:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1b09c:	e0fffc17 	ldw	r3,-16(fp)
   1b0a0:	00bfff84 	movi	r2,-2
   1b0a4:	1884703a 	and	r2,r3,r2
   1b0a8:	1001703a 	wrctl	status,r2
  
  return context;
   1b0ac:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   1b0b0:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   1b0b4:	e0bfff17 	ldw	r2,-4(fp)
   1b0b8:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   1b0bc:	e0bffd17 	ldw	r2,-12(fp)
   1b0c0:	10800017 	ldw	r2,0(r2)
   1b0c4:	e0fffd17 	ldw	r3,-12(fp)
   1b0c8:	18c00117 	ldw	r3,4(r3)
   1b0cc:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   1b0d0:	e0bffd17 	ldw	r2,-12(fp)
   1b0d4:	10800117 	ldw	r2,4(r2)
   1b0d8:	e0fffd17 	ldw	r3,-12(fp)
   1b0dc:	18c00017 	ldw	r3,0(r3)
   1b0e0:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   1b0e4:	e0bffd17 	ldw	r2,-12(fp)
   1b0e8:	e0fffd17 	ldw	r3,-12(fp)
   1b0ec:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   1b0f0:	e0bffd17 	ldw	r2,-12(fp)
   1b0f4:	e0fffd17 	ldw	r3,-12(fp)
   1b0f8:	10c00015 	stw	r3,0(r2)
   1b0fc:	e0bffb17 	ldw	r2,-20(fp)
   1b100:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1b104:	e0bffe17 	ldw	r2,-8(fp)
   1b108:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   1b10c:	0001883a 	nop
   1b110:	e037883a 	mov	sp,fp
   1b114:	df000017 	ldw	fp,0(sp)
   1b118:	dec00104 	addi	sp,sp,4
   1b11c:	f800283a 	ret

0001b120 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   1b120:	defffb04 	addi	sp,sp,-20
   1b124:	dfc00415 	stw	ra,16(sp)
   1b128:	df000315 	stw	fp,12(sp)
   1b12c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   1b130:	d0a01a97 	ldw	r2,-32662(gp)
   1b134:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   1b138:	d0a05997 	ldw	r2,-32410(gp)
   1b13c:	10800044 	addi	r2,r2,1
   1b140:	d0a05995 	stw	r2,-32410(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1b144:	00002e06 	br	1b200 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   1b148:	e0bffd17 	ldw	r2,-12(fp)
   1b14c:	10800017 	ldw	r2,0(r2)
   1b150:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   1b154:	e0bffd17 	ldw	r2,-12(fp)
   1b158:	10800403 	ldbu	r2,16(r2)
   1b15c:	10803fcc 	andi	r2,r2,255
   1b160:	10000426 	beq	r2,zero,1b174 <alt_tick+0x54>
   1b164:	d0a05997 	ldw	r2,-32410(gp)
   1b168:	1000021e 	bne	r2,zero,1b174 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   1b16c:	e0bffd17 	ldw	r2,-12(fp)
   1b170:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   1b174:	e0bffd17 	ldw	r2,-12(fp)
   1b178:	10800217 	ldw	r2,8(r2)
   1b17c:	d0e05997 	ldw	r3,-32410(gp)
   1b180:	18801d36 	bltu	r3,r2,1b1f8 <alt_tick+0xd8>
   1b184:	e0bffd17 	ldw	r2,-12(fp)
   1b188:	10800403 	ldbu	r2,16(r2)
   1b18c:	10803fcc 	andi	r2,r2,255
   1b190:	1000191e 	bne	r2,zero,1b1f8 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   1b194:	e0bffd17 	ldw	r2,-12(fp)
   1b198:	10800317 	ldw	r2,12(r2)
   1b19c:	e0fffd17 	ldw	r3,-12(fp)
   1b1a0:	18c00517 	ldw	r3,20(r3)
   1b1a4:	1809883a 	mov	r4,r3
   1b1a8:	103ee83a 	callr	r2
   1b1ac:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   1b1b0:	e0bfff17 	ldw	r2,-4(fp)
   1b1b4:	1000031e 	bne	r2,zero,1b1c4 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   1b1b8:	e13ffd17 	ldw	r4,-12(fp)
   1b1bc:	001b0840 	call	1b084 <alt_alarm_stop>
   1b1c0:	00000d06 	br	1b1f8 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   1b1c4:	e0bffd17 	ldw	r2,-12(fp)
   1b1c8:	10c00217 	ldw	r3,8(r2)
   1b1cc:	e0bfff17 	ldw	r2,-4(fp)
   1b1d0:	1887883a 	add	r3,r3,r2
   1b1d4:	e0bffd17 	ldw	r2,-12(fp)
   1b1d8:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   1b1dc:	e0bffd17 	ldw	r2,-12(fp)
   1b1e0:	10c00217 	ldw	r3,8(r2)
   1b1e4:	d0a05997 	ldw	r2,-32410(gp)
   1b1e8:	1880032e 	bgeu	r3,r2,1b1f8 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   1b1ec:	e0bffd17 	ldw	r2,-12(fp)
   1b1f0:	00c00044 	movi	r3,1
   1b1f4:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   1b1f8:	e0bffe17 	ldw	r2,-8(fp)
   1b1fc:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1b200:	e0fffd17 	ldw	r3,-12(fp)
   1b204:	d0a01a84 	addi	r2,gp,-32662
   1b208:	18bfcf1e 	bne	r3,r2,1b148 <__alt_data_end+0xf001b148>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   1b20c:	0001883a 	nop
}
   1b210:	0001883a 	nop
   1b214:	e037883a 	mov	sp,fp
   1b218:	dfc00117 	ldw	ra,4(sp)
   1b21c:	df000017 	ldw	fp,0(sp)
   1b220:	dec00204 	addi	sp,sp,8
   1b224:	f800283a 	ret

0001b228 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   1b228:	defffd04 	addi	sp,sp,-12
   1b22c:	dfc00215 	stw	ra,8(sp)
   1b230:	df000115 	stw	fp,4(sp)
   1b234:	df000104 	addi	fp,sp,4
   1b238:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   1b23c:	e13fff17 	ldw	r4,-4(fp)
   1b240:	001bb380 	call	1bb38 <alt_busy_sleep>
}
   1b244:	e037883a 	mov	sp,fp
   1b248:	dfc00117 	ldw	ra,4(sp)
   1b24c:	df000017 	ldw	fp,0(sp)
   1b250:	dec00204 	addi	sp,sp,8
   1b254:	f800283a 	ret

0001b258 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   1b258:	deffff04 	addi	sp,sp,-4
   1b25c:	df000015 	stw	fp,0(sp)
   1b260:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   1b264:	000170fa 	wrctl	ienable,zero
}
   1b268:	0001883a 	nop
   1b26c:	e037883a 	mov	sp,fp
   1b270:	df000017 	ldw	fp,0(sp)
   1b274:	dec00104 	addi	sp,sp,4
   1b278:	f800283a 	ret

0001b27c <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1b27c:	defff704 	addi	sp,sp,-36
   1b280:	dfc00815 	stw	ra,32(sp)
   1b284:	df000715 	stw	fp,28(sp)
   1b288:	df000704 	addi	fp,sp,28
   1b28c:	e13ffc15 	stw	r4,-16(fp)
   1b290:	e17ffd15 	stw	r5,-12(fp)
   1b294:	e1bffe15 	stw	r6,-8(fp)
   1b298:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1b29c:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1b2a0:	e0bffc17 	ldw	r2,-16(fp)
   1b2a4:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1b2a8:	008000b4 	movhi	r2,2
   1b2ac:	10ad8404 	addi	r2,r2,-18928
   1b2b0:	d8800015 	stw	r2,0(sp)
   1b2b4:	e1c00217 	ldw	r7,8(fp)
   1b2b8:	e1bfff17 	ldw	r6,-4(fp)
   1b2bc:	e17ffe17 	ldw	r5,-8(fp)
   1b2c0:	e13ffb17 	ldw	r4,-20(fp)
   1b2c4:	001501c0 	call	1501c <alt_flash_program_block>
   1b2c8:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   1b2cc:	e0bffa17 	ldw	r2,-24(fp)
}
   1b2d0:	e037883a 	mov	sp,fp
   1b2d4:	dfc00117 	ldw	ra,4(sp)
   1b2d8:	df000017 	ldw	fp,0(sp)
   1b2dc:	dec00204 	addi	sp,sp,8
   1b2e0:	f800283a 	ret

0001b2e4 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   1b2e4:	defff804 	addi	sp,sp,-32
   1b2e8:	dfc00715 	stw	ra,28(sp)
   1b2ec:	df000615 	stw	fp,24(sp)
   1b2f0:	df000604 	addi	fp,sp,24
   1b2f4:	e13ffe15 	stw	r4,-8(fp)
   1b2f8:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1b2fc:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1b300:	e0bffe17 	ldw	r2,-8(fp)
   1b304:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1b308:	e0bffc17 	ldw	r2,-16(fp)
   1b30c:	10803417 	ldw	r2,208(r2)
   1b310:	e0fffc17 	ldw	r3,-16(fp)
   1b314:	18c00a17 	ldw	r3,40(r3)
   1b318:	01802a84 	movi	r6,170
   1b31c:	01415544 	movi	r5,1365
   1b320:	1809883a 	mov	r4,r3
   1b324:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1b328:	e0bffc17 	ldw	r2,-16(fp)
   1b32c:	10803417 	ldw	r2,208(r2)
   1b330:	e0fffc17 	ldw	r3,-16(fp)
   1b334:	18c00a17 	ldw	r3,40(r3)
   1b338:	01801544 	movi	r6,85
   1b33c:	0140aa84 	movi	r5,682
   1b340:	1809883a 	mov	r4,r3
   1b344:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   1b348:	e0bffc17 	ldw	r2,-16(fp)
   1b34c:	10803417 	ldw	r2,208(r2)
   1b350:	e0fffc17 	ldw	r3,-16(fp)
   1b354:	18c00a17 	ldw	r3,40(r3)
   1b358:	01802004 	movi	r6,128
   1b35c:	01415544 	movi	r5,1365
   1b360:	1809883a 	mov	r4,r3
   1b364:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1b368:	e0bffc17 	ldw	r2,-16(fp)
   1b36c:	10803417 	ldw	r2,208(r2)
   1b370:	e0fffc17 	ldw	r3,-16(fp)
   1b374:	18c00a17 	ldw	r3,40(r3)
   1b378:	01802a84 	movi	r6,170
   1b37c:	01415544 	movi	r5,1365
   1b380:	1809883a 	mov	r4,r3
   1b384:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1b388:	e0bffc17 	ldw	r2,-16(fp)
   1b38c:	10803417 	ldw	r2,208(r2)
   1b390:	e0fffc17 	ldw	r3,-16(fp)
   1b394:	18c00a17 	ldw	r3,40(r3)
   1b398:	01801544 	movi	r6,85
   1b39c:	0140aa84 	movi	r5,682
   1b3a0:	1809883a 	mov	r4,r3
   1b3a4:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   1b3a8:	e0bffc17 	ldw	r2,-16(fp)
   1b3ac:	10803617 	ldw	r2,216(r2)
   1b3b0:	e0fffc17 	ldw	r3,-16(fp)
   1b3b4:	19000a17 	ldw	r4,40(r3)
   1b3b8:	e0ffff17 	ldw	r3,-4(fp)
   1b3bc:	20c7883a 	add	r3,r4,r3
   1b3c0:	01400c04 	movi	r5,48
   1b3c4:	1809883a 	mov	r4,r3
   1b3c8:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   1b3cc:	0109c404 	movi	r4,10000
   1b3d0:	001b2280 	call	1b228 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   1b3d4:	00800c84 	movi	r2,50
   1b3d8:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1b3dc:	e0bffc17 	ldw	r2,-16(fp)
   1b3e0:	10c00a17 	ldw	r3,40(r2)
   1b3e4:	e0bfff17 	ldw	r2,-4(fp)
   1b3e8:	1885883a 	add	r2,r3,r2
   1b3ec:	10800023 	ldbuio	r2,0(r2)
   1b3f0:	10803fcc 	andi	r2,r2,255
   1b3f4:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   1b3f8:	0100fa04 	movi	r4,1000
   1b3fc:	001b2280 	call	1b228 <usleep>
    timeout--;
   1b400:	e0bffb17 	ldw	r2,-20(fp)
   1b404:	10bfffc4 	addi	r2,r2,-1
   1b408:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   1b40c:	e0bffd03 	ldbu	r2,-12(fp)
   1b410:	10803fcc 	andi	r2,r2,255
   1b414:	1080020c 	andi	r2,r2,8
   1b418:	1000021e 	bne	r2,zero,1b424 <alt_erase_block_amd+0x140>
   1b41c:	e0bffb17 	ldw	r2,-20(fp)
   1b420:	00bfee16 	blt	zero,r2,1b3dc <__alt_data_end+0xf001b3dc>


  timeout = flash->erase_timeout;
   1b424:	e0bffc17 	ldw	r2,-16(fp)
   1b428:	10803217 	ldw	r2,200(r2)
   1b42c:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1b430:	00001506 	br	1b488 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1b434:	e0bffc17 	ldw	r2,-16(fp)
   1b438:	10c00a17 	ldw	r3,40(r2)
   1b43c:	e0bfff17 	ldw	r2,-4(fp)
   1b440:	1885883a 	add	r2,r3,r2
   1b444:	10800023 	ldbuio	r2,0(r2)
   1b448:	10803fcc 	andi	r2,r2,255
   1b44c:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   1b450:	e0bffd03 	ldbu	r2,-12(fp)
   1b454:	10803fcc 	andi	r2,r2,255
   1b458:	1080201c 	xori	r2,r2,128
   1b45c:	10bfe004 	addi	r2,r2,-128
   1b460:	10000b16 	blt	r2,zero,1b490 <alt_erase_block_amd+0x1ac>
   1b464:	e0bffd03 	ldbu	r2,-12(fp)
   1b468:	10803fcc 	andi	r2,r2,255
   1b46c:	1080080c 	andi	r2,r2,32
   1b470:	1000071e 	bne	r2,zero,1b490 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   1b474:	0100fa04 	movi	r4,1000
   1b478:	001b2280 	call	1b228 <usleep>
    timeout -= 1000;
   1b47c:	e0bffb17 	ldw	r2,-20(fp)
   1b480:	10bf0604 	addi	r2,r2,-1000
   1b484:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1b488:	e0bffb17 	ldw	r2,-20(fp)
   1b48c:	00bfe916 	blt	zero,r2,1b434 <__alt_data_end+0xf001b434>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   1b490:	e0bffb17 	ldw	r2,-20(fp)
   1b494:	00800316 	blt	zero,r2,1b4a4 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   1b498:	00bfe304 	movi	r2,-116
   1b49c:	e0bffa15 	stw	r2,-24(fp)
   1b4a0:	00000e06 	br	1b4dc <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1b4a4:	e0bffc17 	ldw	r2,-16(fp)
   1b4a8:	10c00a17 	ldw	r3,40(r2)
   1b4ac:	e0bfff17 	ldw	r2,-4(fp)
   1b4b0:	1885883a 	add	r2,r3,r2
   1b4b4:	10800023 	ldbuio	r2,0(r2)
   1b4b8:	10803fcc 	andi	r2,r2,255
   1b4bc:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   1b4c0:	e0bffd03 	ldbu	r2,-12(fp)
   1b4c4:	10803fcc 	andi	r2,r2,255
   1b4c8:	1080201c 	xori	r2,r2,128
   1b4cc:	10bfe004 	addi	r2,r2,-128
   1b4d0:	10000216 	blt	r2,zero,1b4dc <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   1b4d4:	00bffec4 	movi	r2,-5
   1b4d8:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   1b4dc:	e0bffa17 	ldw	r2,-24(fp)
}
   1b4e0:	e037883a 	mov	sp,fp
   1b4e4:	dfc00117 	ldw	ra,4(sp)
   1b4e8:	df000017 	ldw	fp,0(sp)
   1b4ec:	dec00204 	addi	sp,sp,8
   1b4f0:	f800283a 	ret

0001b4f4 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   1b4f4:	defff804 	addi	sp,sp,-32
   1b4f8:	dfc00715 	stw	ra,28(sp)
   1b4fc:	df000615 	stw	fp,24(sp)
   1b500:	df000604 	addi	fp,sp,24
   1b504:	e13ffd15 	stw	r4,-12(fp)
   1b508:	e17ffe15 	stw	r5,-8(fp)
   1b50c:	3005883a 	mov	r2,r6
   1b510:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   1b514:	e0bffd17 	ldw	r2,-12(fp)
   1b518:	10803117 	ldw	r2,196(r2)
   1b51c:	10801924 	muli	r2,r2,100
   1b520:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   1b524:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1b528:	e0bffd17 	ldw	r2,-12(fp)
   1b52c:	10c00a17 	ldw	r3,40(r2)
   1b530:	e0bffe17 	ldw	r2,-8(fp)
   1b534:	1885883a 	add	r2,r3,r2
   1b538:	10800023 	ldbuio	r2,0(r2)
   1b53c:	10803fcc 	andi	r2,r2,255
   1b540:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   1b544:	00001606 	br	1b5a0 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1b548:	e0bffc03 	ldbu	r2,-16(fp)
   1b54c:	10c03fcc 	andi	r3,r2,255
   1b550:	e0bfff03 	ldbu	r2,-4(fp)
   1b554:	1884f03a 	xor	r2,r3,r2
   1b558:	1080200c 	andi	r2,r2,128
   1b55c:	10001226 	beq	r2,zero,1b5a8 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   1b560:	e0bffc03 	ldbu	r2,-16(fp)
   1b564:	10803fcc 	andi	r2,r2,255
   1b568:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1b56c:	10000e1e 	bne	r2,zero,1b5a8 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   1b570:	01000044 	movi	r4,1
   1b574:	001b2280 	call	1b228 <usleep>
    timeout--;
   1b578:	e0bffa17 	ldw	r2,-24(fp)
   1b57c:	10bfffc4 	addi	r2,r2,-1
   1b580:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1b584:	e0bffd17 	ldw	r2,-12(fp)
   1b588:	10c00a17 	ldw	r3,40(r2)
   1b58c:	e0bffe17 	ldw	r2,-8(fp)
   1b590:	1885883a 	add	r2,r3,r2
   1b594:	10800023 	ldbuio	r2,0(r2)
   1b598:	10803fcc 	andi	r2,r2,255
   1b59c:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   1b5a0:	e0bffa17 	ldw	r2,-24(fp)
   1b5a4:	00bfe816 	blt	zero,r2,1b548 <__alt_data_end+0xf001b548>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   1b5a8:	e0bffa17 	ldw	r2,-24(fp)
   1b5ac:	1000031e 	bne	r2,zero,1b5bc <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   1b5b0:	00bfe304 	movi	r2,-116
   1b5b4:	e0bffb15 	stw	r2,-20(fp)
   1b5b8:	00000f06 	br	1b5f8 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1b5bc:	e0bffd17 	ldw	r2,-12(fp)
   1b5c0:	10c00a17 	ldw	r3,40(r2)
   1b5c4:	e0bffe17 	ldw	r2,-8(fp)
   1b5c8:	1885883a 	add	r2,r3,r2
   1b5cc:	10800023 	ldbuio	r2,0(r2)
   1b5d0:	10803fcc 	andi	r2,r2,255
   1b5d4:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   1b5d8:	e0bffc03 	ldbu	r2,-16(fp)
   1b5dc:	10c03fcc 	andi	r3,r2,255
   1b5e0:	e0bfff03 	ldbu	r2,-4(fp)
   1b5e4:	1884f03a 	xor	r2,r3,r2
   1b5e8:	1080200c 	andi	r2,r2,128
   1b5ec:	10000226 	beq	r2,zero,1b5f8 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   1b5f0:	00bffec4 	movi	r2,-5
   1b5f4:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   1b5f8:	e0bffb17 	ldw	r2,-20(fp)
}
   1b5fc:	e037883a 	mov	sp,fp
   1b600:	dfc00117 	ldw	ra,4(sp)
   1b604:	df000017 	ldw	fp,0(sp)
   1b608:	dec00204 	addi	sp,sp,8
   1b60c:	f800283a 	ret

0001b610 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   1b610:	defff904 	addi	sp,sp,-28
   1b614:	dfc00615 	stw	ra,24(sp)
   1b618:	df000515 	stw	fp,20(sp)
   1b61c:	df000504 	addi	fp,sp,20
   1b620:	e13ffd15 	stw	r4,-12(fp)
   1b624:	e17ffe15 	stw	r5,-8(fp)
   1b628:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1b62c:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1b630:	e0bffd17 	ldw	r2,-12(fp)
   1b634:	10803417 	ldw	r2,208(r2)
   1b638:	e0fffd17 	ldw	r3,-12(fp)
   1b63c:	18c00a17 	ldw	r3,40(r3)
   1b640:	01802a84 	movi	r6,170
   1b644:	01415544 	movi	r5,1365
   1b648:	1809883a 	mov	r4,r3
   1b64c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1b650:	e0bffd17 	ldw	r2,-12(fp)
   1b654:	10803417 	ldw	r2,208(r2)
   1b658:	e0fffd17 	ldw	r3,-12(fp)
   1b65c:	18c00a17 	ldw	r3,40(r3)
   1b660:	01801544 	movi	r6,85
   1b664:	0140aa84 	movi	r5,682
   1b668:	1809883a 	mov	r4,r3
   1b66c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   1b670:	e0bffd17 	ldw	r2,-12(fp)
   1b674:	10803417 	ldw	r2,208(r2)
   1b678:	e0fffd17 	ldw	r3,-12(fp)
   1b67c:	18c00a17 	ldw	r3,40(r3)
   1b680:	01802804 	movi	r6,160
   1b684:	01415544 	movi	r5,1365
   1b688:	1809883a 	mov	r4,r3
   1b68c:	103ee83a 	callr	r2
  
  value = *src_addr;
   1b690:	e0bfff17 	ldw	r2,-4(fp)
   1b694:	10800003 	ldbu	r2,0(r2)
   1b698:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   1b69c:	e1bfff17 	ldw	r6,-4(fp)
   1b6a0:	e17ffe17 	ldw	r5,-8(fp)
   1b6a4:	e13ffd17 	ldw	r4,-12(fp)
   1b6a8:	0014ec00 	call	14ec0 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   1b6ac:	e0bffc03 	ldbu	r2,-16(fp)
   1b6b0:	100d883a 	mov	r6,r2
   1b6b4:	e17ffe17 	ldw	r5,-8(fp)
   1b6b8:	e13ffd17 	ldw	r4,-12(fp)
   1b6bc:	001b4f40 	call	1b4f4 <alt_wait_for_command_to_complete_amd>
   1b6c0:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   1b6c4:	e0bffb17 	ldw	r2,-20(fp)
  
}
   1b6c8:	e037883a 	mov	sp,fp
   1b6cc:	dfc00117 	ldw	ra,4(sp)
   1b6d0:	df000017 	ldw	fp,0(sp)
   1b6d4:	dec00204 	addi	sp,sp,8
   1b6d8:	f800283a 	ret

0001b6dc <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1b6dc:	defff704 	addi	sp,sp,-36
   1b6e0:	dfc00815 	stw	ra,32(sp)
   1b6e4:	df000715 	stw	fp,28(sp)
   1b6e8:	df000704 	addi	fp,sp,28
   1b6ec:	e13ffc15 	stw	r4,-16(fp)
   1b6f0:	e17ffd15 	stw	r5,-12(fp)
   1b6f4:	e1bffe15 	stw	r6,-8(fp)
   1b6f8:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1b6fc:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1b700:	e0bffc17 	ldw	r2,-16(fp)
   1b704:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1b708:	e17ffd17 	ldw	r5,-12(fp)
   1b70c:	e13ffb17 	ldw	r4,-20(fp)
   1b710:	001b8e80 	call	1b8e8 <alt_unlock_block_intel>
   1b714:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1b718:	e0bffa17 	ldw	r2,-24(fp)
   1b71c:	1000091e 	bne	r2,zero,1b744 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1b720:	008000b4 	movhi	r2,2
   1b724:	10ae9904 	addi	r2,r2,-17820
   1b728:	d8800015 	stw	r2,0(sp)
   1b72c:	e1c00217 	ldw	r7,8(fp)
   1b730:	e1bfff17 	ldw	r6,-4(fp)
   1b734:	e17ffe17 	ldw	r5,-8(fp)
   1b738:	e13ffb17 	ldw	r4,-20(fp)
   1b73c:	001501c0 	call	1501c <alt_flash_program_block>
   1b740:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   1b744:	e0bffa17 	ldw	r2,-24(fp)
}
   1b748:	e037883a 	mov	sp,fp
   1b74c:	dfc00117 	ldw	ra,4(sp)
   1b750:	df000017 	ldw	fp,0(sp)
   1b754:	dec00204 	addi	sp,sp,8
   1b758:	f800283a 	ret

0001b75c <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   1b75c:	defff804 	addi	sp,sp,-32
   1b760:	dfc00715 	stw	ra,28(sp)
   1b764:	df000615 	stw	fp,24(sp)
   1b768:	df000604 	addi	fp,sp,24
   1b76c:	e13ffe15 	stw	r4,-8(fp)
   1b770:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1b774:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1b778:	e0bffe17 	ldw	r2,-8(fp)
   1b77c:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   1b780:	e0bffc17 	ldw	r2,-16(fp)
   1b784:	10803217 	ldw	r2,200(r2)
   1b788:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1b78c:	e17fff17 	ldw	r5,-4(fp)
   1b790:	e13ffc17 	ldw	r4,-16(fp)
   1b794:	001b8e80 	call	1b8e8 <alt_unlock_block_intel>
   1b798:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1b79c:	e0bffa17 	ldw	r2,-24(fp)
   1b7a0:	10004b1e 	bne	r2,zero,1b8d0 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   1b7a4:	e0bffc17 	ldw	r2,-16(fp)
   1b7a8:	10803617 	ldw	r2,216(r2)
   1b7ac:	e0fffc17 	ldw	r3,-16(fp)
   1b7b0:	19000a17 	ldw	r4,40(r3)
   1b7b4:	e0ffff17 	ldw	r3,-4(fp)
   1b7b8:	20c7883a 	add	r3,r4,r3
   1b7bc:	01401404 	movi	r5,80
   1b7c0:	1809883a 	mov	r4,r3
   1b7c4:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1b7c8:	e0bffc17 	ldw	r2,-16(fp)
   1b7cc:	10803617 	ldw	r2,216(r2)
   1b7d0:	e0fffc17 	ldw	r3,-16(fp)
   1b7d4:	19000a17 	ldw	r4,40(r3)
   1b7d8:	e0ffff17 	ldw	r3,-4(fp)
   1b7dc:	20c7883a 	add	r3,r4,r3
   1b7e0:	01400804 	movi	r5,32
   1b7e4:	1809883a 	mov	r4,r3
   1b7e8:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1b7ec:	e0bffc17 	ldw	r2,-16(fp)
   1b7f0:	10803617 	ldw	r2,216(r2)
   1b7f4:	e0fffc17 	ldw	r3,-16(fp)
   1b7f8:	19000a17 	ldw	r4,40(r3)
   1b7fc:	e0ffff17 	ldw	r3,-4(fp)
   1b800:	20c7883a 	add	r3,r4,r3
   1b804:	01403404 	movi	r5,208
   1b808:	1809883a 	mov	r4,r3
   1b80c:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1b810:	e0bffc17 	ldw	r2,-16(fp)
   1b814:	10c00a17 	ldw	r3,40(r2)
   1b818:	e0bfff17 	ldw	r2,-4(fp)
   1b81c:	1885883a 	add	r2,r3,r2
   1b820:	10800023 	ldbuio	r2,0(r2)
   1b824:	10803fcc 	andi	r2,r2,255
   1b828:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   1b82c:	e0bffd03 	ldbu	r2,-12(fp)
   1b830:	10803fcc 	andi	r2,r2,255
   1b834:	1080201c 	xori	r2,r2,128
   1b838:	10bfe004 	addi	r2,r2,-128
   1b83c:	10000816 	blt	r2,zero,1b860 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   1b840:	0100fa04 	movi	r4,1000
   1b844:	001b2280 	call	1b228 <usleep>
      timeout -= 1000;
   1b848:	e0bffb17 	ldw	r2,-20(fp)
   1b84c:	10bf0604 	addi	r2,r2,-1000
   1b850:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   1b854:	e0bffb17 	ldw	r2,-20(fp)
   1b858:	00bfed16 	blt	zero,r2,1b810 <__alt_data_end+0xf001b810>
   1b85c:	00000106 	br	1b864 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1b860:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   1b864:	e0bffb17 	ldw	r2,-20(fp)
   1b868:	00800316 	blt	zero,r2,1b878 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   1b86c:	00bfe304 	movi	r2,-116
   1b870:	e0bffa15 	stw	r2,-24(fp)
   1b874:	00000d06 	br	1b8ac <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   1b878:	e0bffd03 	ldbu	r2,-12(fp)
   1b87c:	10803fcc 	andi	r2,r2,255
   1b880:	10801fcc 	andi	r2,r2,127
   1b884:	10000926 	beq	r2,zero,1b8ac <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1b888:	00bffec4 	movi	r2,-5
   1b88c:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1b890:	e0bffc17 	ldw	r2,-16(fp)
   1b894:	10c00a17 	ldw	r3,40(r2)
   1b898:	e0bfff17 	ldw	r2,-4(fp)
   1b89c:	1885883a 	add	r2,r3,r2
   1b8a0:	10800023 	ldbuio	r2,0(r2)
   1b8a4:	10803fcc 	andi	r2,r2,255
   1b8a8:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1b8ac:	e0bffc17 	ldw	r2,-16(fp)
   1b8b0:	10803617 	ldw	r2,216(r2)
   1b8b4:	e0fffc17 	ldw	r3,-16(fp)
   1b8b8:	19000a17 	ldw	r4,40(r3)
   1b8bc:	e0ffff17 	ldw	r3,-4(fp)
   1b8c0:	20c7883a 	add	r3,r4,r3
   1b8c4:	01403fc4 	movi	r5,255
   1b8c8:	1809883a 	mov	r4,r3
   1b8cc:	103ee83a 	callr	r2
  }
  
  return ret_code;
   1b8d0:	e0bffa17 	ldw	r2,-24(fp)
}
   1b8d4:	e037883a 	mov	sp,fp
   1b8d8:	dfc00117 	ldw	ra,4(sp)
   1b8dc:	df000017 	ldw	fp,0(sp)
   1b8e0:	dec00204 	addi	sp,sp,8
   1b8e4:	f800283a 	ret

0001b8e8 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   1b8e8:	defff904 	addi	sp,sp,-28
   1b8ec:	dfc00615 	stw	ra,24(sp)
   1b8f0:	df000515 	stw	fp,20(sp)
   1b8f4:	df000504 	addi	fp,sp,20
   1b8f8:	e13ffe15 	stw	r4,-8(fp)
   1b8fc:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   1b900:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   1b904:	e0bffe17 	ldw	r2,-8(fp)
   1b908:	10803117 	ldw	r2,196(r2)
   1b90c:	10801924 	muli	r2,r2,100
   1b910:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1b914:	e0bffe17 	ldw	r2,-8(fp)
   1b918:	10803617 	ldw	r2,216(r2)
   1b91c:	e0fffe17 	ldw	r3,-8(fp)
   1b920:	19000a17 	ldw	r4,40(r3)
   1b924:	e0ffff17 	ldw	r3,-4(fp)
   1b928:	20c7883a 	add	r3,r4,r3
   1b92c:	01402404 	movi	r5,144
   1b930:	1809883a 	mov	r4,r3
   1b934:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   1b938:	e0bffe17 	ldw	r2,-8(fp)
   1b93c:	10c00a17 	ldw	r3,40(r2)
   1b940:	e0bfff17 	ldw	r2,-4(fp)
   1b944:	10800104 	addi	r2,r2,4
   1b948:	1885883a 	add	r2,r3,r2
   1b94c:	10800023 	ldbuio	r2,0(r2)
   1b950:	10803fcc 	andi	r2,r2,255
   1b954:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   1b958:	e0bffd03 	ldbu	r2,-12(fp)
   1b95c:	1080004c 	andi	r2,r2,1
   1b960:	10003126 	beq	r2,zero,1ba28 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   1b964:	e0bffe17 	ldw	r2,-8(fp)
   1b968:	10803617 	ldw	r2,216(r2)
   1b96c:	e0fffe17 	ldw	r3,-8(fp)
   1b970:	19000a17 	ldw	r4,40(r3)
   1b974:	e0ffff17 	ldw	r3,-4(fp)
   1b978:	20c7883a 	add	r3,r4,r3
   1b97c:	01401804 	movi	r5,96
   1b980:	1809883a 	mov	r4,r3
   1b984:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1b988:	e0bffe17 	ldw	r2,-8(fp)
   1b98c:	10803617 	ldw	r2,216(r2)
   1b990:	e0fffe17 	ldw	r3,-8(fp)
   1b994:	19000a17 	ldw	r4,40(r3)
   1b998:	e0ffff17 	ldw	r3,-4(fp)
   1b99c:	20c7883a 	add	r3,r4,r3
   1b9a0:	01403404 	movi	r5,208
   1b9a4:	1809883a 	mov	r4,r3
   1b9a8:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1b9ac:	e0bffe17 	ldw	r2,-8(fp)
   1b9b0:	10c00a17 	ldw	r3,40(r2)
   1b9b4:	e0bfff17 	ldw	r2,-4(fp)
   1b9b8:	1885883a 	add	r2,r3,r2
   1b9bc:	10800023 	ldbuio	r2,0(r2)
   1b9c0:	10803fcc 	andi	r2,r2,255
   1b9c4:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1b9c8:	e0bffd43 	ldbu	r2,-11(fp)
   1b9cc:	10803fcc 	andi	r2,r2,255
   1b9d0:	1080201c 	xori	r2,r2,128
   1b9d4:	10bfe004 	addi	r2,r2,-128
   1b9d8:	10000816 	blt	r2,zero,1b9fc <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   1b9dc:	e0bffc17 	ldw	r2,-16(fp)
   1b9e0:	10bfffc4 	addi	r2,r2,-1
   1b9e4:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1b9e8:	01000044 	movi	r4,1
   1b9ec:	001b2280 	call	1b228 <usleep>
    }while(timeout > 0);
   1b9f0:	e0bffc17 	ldw	r2,-16(fp)
   1b9f4:	00bfed16 	blt	zero,r2,1b9ac <__alt_data_end+0xf001b9ac>
   1b9f8:	00000106 	br	1ba00 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1b9fc:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   1ba00:	e0bffc17 	ldw	r2,-16(fp)
   1ba04:	1000031e 	bne	r2,zero,1ba14 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1ba08:	00bfe304 	movi	r2,-116
   1ba0c:	e0bffb15 	stw	r2,-20(fp)
   1ba10:	00000506 	br	1ba28 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   1ba14:	e0bffd43 	ldbu	r2,-11(fp)
   1ba18:	10801fcc 	andi	r2,r2,127
   1ba1c:	10000226 	beq	r2,zero,1ba28 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1ba20:	00bffec4 	movi	r2,-5
   1ba24:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1ba28:	e0bffe17 	ldw	r2,-8(fp)
   1ba2c:	10803617 	ldw	r2,216(r2)
   1ba30:	e0fffe17 	ldw	r3,-8(fp)
   1ba34:	19000a17 	ldw	r4,40(r3)
   1ba38:	e0ffff17 	ldw	r3,-4(fp)
   1ba3c:	20c7883a 	add	r3,r4,r3
   1ba40:	01403fc4 	movi	r5,255
   1ba44:	1809883a 	mov	r4,r3
   1ba48:	103ee83a 	callr	r2

  return ret_code;
   1ba4c:	e0bffb17 	ldw	r2,-20(fp)
}
   1ba50:	e037883a 	mov	sp,fp
   1ba54:	dfc00117 	ldw	ra,4(sp)
   1ba58:	df000017 	ldw	fp,0(sp)
   1ba5c:	dec00204 	addi	sp,sp,8
   1ba60:	f800283a 	ret

0001ba64 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1ba64:	defff904 	addi	sp,sp,-28
   1ba68:	dfc00615 	stw	ra,24(sp)
   1ba6c:	df000515 	stw	fp,20(sp)
   1ba70:	df000504 	addi	fp,sp,20
   1ba74:	e13ffd15 	stw	r4,-12(fp)
   1ba78:	e17ffe15 	stw	r5,-8(fp)
   1ba7c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1ba80:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1ba84:	e0bffd17 	ldw	r2,-12(fp)
   1ba88:	10803617 	ldw	r2,216(r2)
   1ba8c:	e0fffd17 	ldw	r3,-12(fp)
   1ba90:	19000a17 	ldw	r4,40(r3)
   1ba94:	e0fffe17 	ldw	r3,-8(fp)
   1ba98:	20c7883a 	add	r3,r4,r3
   1ba9c:	01401004 	movi	r5,64
   1baa0:	1809883a 	mov	r4,r3
   1baa4:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1baa8:	e1bfff17 	ldw	r6,-4(fp)
   1baac:	e17ffe17 	ldw	r5,-8(fp)
   1bab0:	e13ffd17 	ldw	r4,-12(fp)
   1bab4:	0014ec00 	call	14ec0 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1bab8:	e0bffd17 	ldw	r2,-12(fp)
   1babc:	10c00a17 	ldw	r3,40(r2)
   1bac0:	e0bffe17 	ldw	r2,-8(fp)
   1bac4:	1885883a 	add	r2,r3,r2
   1bac8:	10800023 	ldbuio	r2,0(r2)
   1bacc:	10803fcc 	andi	r2,r2,255
   1bad0:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1bad4:	e0bffc03 	ldbu	r2,-16(fp)
   1bad8:	10803fcc 	andi	r2,r2,255
   1badc:	1080201c 	xori	r2,r2,128
   1bae0:	10bfe004 	addi	r2,r2,-128
   1bae4:	103ff40e 	bge	r2,zero,1bab8 <__alt_data_end+0xf001bab8>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1bae8:	e0bffc03 	ldbu	r2,-16(fp)
   1baec:	10801fcc 	andi	r2,r2,127
   1baf0:	10000226 	beq	r2,zero,1bafc <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1baf4:	00bffec4 	movi	r2,-5
   1baf8:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1bafc:	e0bffd17 	ldw	r2,-12(fp)
   1bb00:	10803617 	ldw	r2,216(r2)
   1bb04:	e0fffd17 	ldw	r3,-12(fp)
   1bb08:	19000a17 	ldw	r4,40(r3)
   1bb0c:	e0fffe17 	ldw	r3,-8(fp)
   1bb10:	20c7883a 	add	r3,r4,r3
   1bb14:	01403fc4 	movi	r5,255
   1bb18:	1809883a 	mov	r4,r3
   1bb1c:	103ee83a 	callr	r2
  
  return ret_code;
   1bb20:	e0bffb17 	ldw	r2,-20(fp)
}
   1bb24:	e037883a 	mov	sp,fp
   1bb28:	dfc00117 	ldw	ra,4(sp)
   1bb2c:	df000017 	ldw	fp,0(sp)
   1bb30:	dec00204 	addi	sp,sp,8
   1bb34:	f800283a 	ret

0001bb38 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1bb38:	defffb04 	addi	sp,sp,-20
   1bb3c:	df000415 	stw	fp,16(sp)
   1bb40:	df000404 	addi	fp,sp,16
   1bb44:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1bb48:	008000c4 	movi	r2,3
   1bb4c:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1bb50:	e0fffd17 	ldw	r3,-12(fp)
   1bb54:	008003f4 	movhi	r2,15
   1bb58:	10909004 	addi	r2,r2,16960
   1bb5c:	1887383a 	mul	r3,r3,r2
   1bb60:	00817db4 	movhi	r2,1526
   1bb64:	10b84004 	addi	r2,r2,-7936
   1bb68:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1bb6c:	00a00034 	movhi	r2,32768
   1bb70:	10bfffc4 	addi	r2,r2,-1
   1bb74:	10c5203a 	divu	r2,r2,r3
   1bb78:	e0ffff17 	ldw	r3,-4(fp)
   1bb7c:	1885203a 	divu	r2,r3,r2
   1bb80:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1bb84:	e0bffe17 	ldw	r2,-8(fp)
   1bb88:	10002526 	beq	r2,zero,1bc20 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1bb8c:	e03ffc15 	stw	zero,-16(fp)
   1bb90:	00001406 	br	1bbe4 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1bb94:	00a00034 	movhi	r2,32768
   1bb98:	10bfffc4 	addi	r2,r2,-1
   1bb9c:	10bfffc4 	addi	r2,r2,-1
   1bba0:	103ffe1e 	bne	r2,zero,1bb9c <__alt_data_end+0xf001bb9c>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1bba4:	e0fffd17 	ldw	r3,-12(fp)
   1bba8:	008003f4 	movhi	r2,15
   1bbac:	10909004 	addi	r2,r2,16960
   1bbb0:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1bbb4:	00817db4 	movhi	r2,1526
   1bbb8:	10b84004 	addi	r2,r2,-7936
   1bbbc:	10c7203a 	divu	r3,r2,r3
   1bbc0:	00a00034 	movhi	r2,32768
   1bbc4:	10bfffc4 	addi	r2,r2,-1
   1bbc8:	10c5203a 	divu	r2,r2,r3
   1bbcc:	e0ffff17 	ldw	r3,-4(fp)
   1bbd0:	1885c83a 	sub	r2,r3,r2
   1bbd4:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1bbd8:	e0bffc17 	ldw	r2,-16(fp)
   1bbdc:	10800044 	addi	r2,r2,1
   1bbe0:	e0bffc15 	stw	r2,-16(fp)
   1bbe4:	e0fffc17 	ldw	r3,-16(fp)
   1bbe8:	e0bffe17 	ldw	r2,-8(fp)
   1bbec:	18bfe916 	blt	r3,r2,1bb94 <__alt_data_end+0xf001bb94>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1bbf0:	e0fffd17 	ldw	r3,-12(fp)
   1bbf4:	008003f4 	movhi	r2,15
   1bbf8:	10909004 	addi	r2,r2,16960
   1bbfc:	1887383a 	mul	r3,r3,r2
   1bc00:	00817db4 	movhi	r2,1526
   1bc04:	10b84004 	addi	r2,r2,-7936
   1bc08:	10c7203a 	divu	r3,r2,r3
   1bc0c:	e0bfff17 	ldw	r2,-4(fp)
   1bc10:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1bc14:	10bfffc4 	addi	r2,r2,-1
   1bc18:	103ffe1e 	bne	r2,zero,1bc14 <__alt_data_end+0xf001bc14>
   1bc1c:	00000b06 	br	1bc4c <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1bc20:	e0fffd17 	ldw	r3,-12(fp)
   1bc24:	008003f4 	movhi	r2,15
   1bc28:	10909004 	addi	r2,r2,16960
   1bc2c:	1887383a 	mul	r3,r3,r2
   1bc30:	00817db4 	movhi	r2,1526
   1bc34:	10b84004 	addi	r2,r2,-7936
   1bc38:	10c7203a 	divu	r3,r2,r3
   1bc3c:	e0bfff17 	ldw	r2,-4(fp)
   1bc40:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1bc44:	10bfffc4 	addi	r2,r2,-1
   1bc48:	00bffe16 	blt	zero,r2,1bc44 <__alt_data_end+0xf001bc44>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1bc4c:	0005883a 	mov	r2,zero
}
   1bc50:	e037883a 	mov	sp,fp
   1bc54:	df000017 	ldw	fp,0(sp)
   1bc58:	dec00104 	addi	sp,sp,4
   1bc5c:	f800283a 	ret

0001bc60 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1bc60:	defffb04 	addi	sp,sp,-20
   1bc64:	dfc00415 	stw	ra,16(sp)
   1bc68:	df000315 	stw	fp,12(sp)
   1bc6c:	df000304 	addi	fp,sp,12
   1bc70:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1bc74:	d0a00f97 	ldw	r2,-32706(gp)
   1bc78:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1bc7c:	00003106 	br	1bd44 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1bc80:	e0bffd17 	ldw	r2,-12(fp)
   1bc84:	10800217 	ldw	r2,8(r2)
   1bc88:	1009883a 	mov	r4,r2
   1bc8c:	0009ed40 	call	9ed4 <strlen>
   1bc90:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1bc94:	e0bffd17 	ldw	r2,-12(fp)
   1bc98:	10c00217 	ldw	r3,8(r2)
   1bc9c:	e0bffe17 	ldw	r2,-8(fp)
   1bca0:	10bfffc4 	addi	r2,r2,-1
   1bca4:	1885883a 	add	r2,r3,r2
   1bca8:	10800003 	ldbu	r2,0(r2)
   1bcac:	10803fcc 	andi	r2,r2,255
   1bcb0:	1080201c 	xori	r2,r2,128
   1bcb4:	10bfe004 	addi	r2,r2,-128
   1bcb8:	10800bd8 	cmpnei	r2,r2,47
   1bcbc:	1000031e 	bne	r2,zero,1bccc <alt_find_file+0x6c>
    {
      len -= 1;
   1bcc0:	e0bffe17 	ldw	r2,-8(fp)
   1bcc4:	10bfffc4 	addi	r2,r2,-1
   1bcc8:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1bccc:	e0bffe17 	ldw	r2,-8(fp)
   1bcd0:	e0ffff17 	ldw	r3,-4(fp)
   1bcd4:	1885883a 	add	r2,r3,r2
   1bcd8:	10800003 	ldbu	r2,0(r2)
   1bcdc:	10803fcc 	andi	r2,r2,255
   1bce0:	1080201c 	xori	r2,r2,128
   1bce4:	10bfe004 	addi	r2,r2,-128
   1bce8:	10800be0 	cmpeqi	r2,r2,47
   1bcec:	1000081e 	bne	r2,zero,1bd10 <alt_find_file+0xb0>
   1bcf0:	e0bffe17 	ldw	r2,-8(fp)
   1bcf4:	e0ffff17 	ldw	r3,-4(fp)
   1bcf8:	1885883a 	add	r2,r3,r2
   1bcfc:	10800003 	ldbu	r2,0(r2)
   1bd00:	10803fcc 	andi	r2,r2,255
   1bd04:	1080201c 	xori	r2,r2,128
   1bd08:	10bfe004 	addi	r2,r2,-128
   1bd0c:	10000a1e 	bne	r2,zero,1bd38 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1bd10:	e0bffd17 	ldw	r2,-12(fp)
   1bd14:	10800217 	ldw	r2,8(r2)
   1bd18:	e0fffe17 	ldw	r3,-8(fp)
   1bd1c:	180d883a 	mov	r6,r3
   1bd20:	e17fff17 	ldw	r5,-4(fp)
   1bd24:	1009883a 	mov	r4,r2
   1bd28:	0009aa80 	call	9aa8 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1bd2c:	1000021e 	bne	r2,zero,1bd38 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1bd30:	e0bffd17 	ldw	r2,-12(fp)
   1bd34:	00000706 	br	1bd54 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1bd38:	e0bffd17 	ldw	r2,-12(fp)
   1bd3c:	10800017 	ldw	r2,0(r2)
   1bd40:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1bd44:	e0fffd17 	ldw	r3,-12(fp)
   1bd48:	d0a00f84 	addi	r2,gp,-32706
   1bd4c:	18bfcc1e 	bne	r3,r2,1bc80 <__alt_data_end+0xf001bc80>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1bd50:	0005883a 	mov	r2,zero
}
   1bd54:	e037883a 	mov	sp,fp
   1bd58:	dfc00117 	ldw	ra,4(sp)
   1bd5c:	df000017 	ldw	fp,0(sp)
   1bd60:	dec00204 	addi	sp,sp,8
   1bd64:	f800283a 	ret

0001bd68 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1bd68:	defffc04 	addi	sp,sp,-16
   1bd6c:	df000315 	stw	fp,12(sp)
   1bd70:	df000304 	addi	fp,sp,12
   1bd74:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1bd78:	00bffa04 	movi	r2,-24
   1bd7c:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1bd80:	e03ffd15 	stw	zero,-12(fp)
   1bd84:	00001906 	br	1bdec <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1bd88:	00820034 	movhi	r2,2048
   1bd8c:	10851504 	addi	r2,r2,5204
   1bd90:	e0fffd17 	ldw	r3,-12(fp)
   1bd94:	18c00324 	muli	r3,r3,12
   1bd98:	10c5883a 	add	r2,r2,r3
   1bd9c:	10800017 	ldw	r2,0(r2)
   1bda0:	10000f1e 	bne	r2,zero,1bde0 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1bda4:	00820034 	movhi	r2,2048
   1bda8:	10851504 	addi	r2,r2,5204
   1bdac:	e0fffd17 	ldw	r3,-12(fp)
   1bdb0:	18c00324 	muli	r3,r3,12
   1bdb4:	10c5883a 	add	r2,r2,r3
   1bdb8:	e0ffff17 	ldw	r3,-4(fp)
   1bdbc:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1bdc0:	d0e01397 	ldw	r3,-32690(gp)
   1bdc4:	e0bffd17 	ldw	r2,-12(fp)
   1bdc8:	1880020e 	bge	r3,r2,1bdd4 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1bdcc:	e0bffd17 	ldw	r2,-12(fp)
   1bdd0:	d0a01395 	stw	r2,-32690(gp)
      }
      rc = i;
   1bdd4:	e0bffd17 	ldw	r2,-12(fp)
   1bdd8:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1bddc:	00000606 	br	1bdf8 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1bde0:	e0bffd17 	ldw	r2,-12(fp)
   1bde4:	10800044 	addi	r2,r2,1
   1bde8:	e0bffd15 	stw	r2,-12(fp)
   1bdec:	e0bffd17 	ldw	r2,-12(fp)
   1bdf0:	10800810 	cmplti	r2,r2,32
   1bdf4:	103fe41e 	bne	r2,zero,1bd88 <__alt_data_end+0xf001bd88>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1bdf8:	e0bffe17 	ldw	r2,-8(fp)
}
   1bdfc:	e037883a 	mov	sp,fp
   1be00:	df000017 	ldw	fp,0(sp)
   1be04:	dec00104 	addi	sp,sp,4
   1be08:	f800283a 	ret

0001be0c <atexit>:
   1be0c:	200b883a 	mov	r5,r4
   1be10:	000f883a 	mov	r7,zero
   1be14:	000d883a 	mov	r6,zero
   1be18:	0009883a 	mov	r4,zero
   1be1c:	001bee81 	jmpi	1bee8 <__register_exitproc>

0001be20 <exit>:
   1be20:	defffe04 	addi	sp,sp,-8
   1be24:	000b883a 	mov	r5,zero
   1be28:	dc000015 	stw	r16,0(sp)
   1be2c:	dfc00115 	stw	ra,4(sp)
   1be30:	2021883a 	mov	r16,r4
   1be34:	001c0000 	call	1c000 <__call_exitprocs>
   1be38:	00820034 	movhi	r2,2048
   1be3c:	108b2e04 	addi	r2,r2,11448
   1be40:	11000017 	ldw	r4,0(r2)
   1be44:	20800f17 	ldw	r2,60(r4)
   1be48:	10000126 	beq	r2,zero,1be50 <exit+0x30>
   1be4c:	103ee83a 	callr	r2
   1be50:	8009883a 	mov	r4,r16
   1be54:	001c1800 	call	1c180 <_exit>

0001be58 <strcpy>:
   1be58:	2906b03a 	or	r3,r5,r4
   1be5c:	18c000cc 	andi	r3,r3,3
   1be60:	2005883a 	mov	r2,r4
   1be64:	1800161e 	bne	r3,zero,1bec0 <strcpy+0x68>
   1be68:	29c00017 	ldw	r7,0(r5)
   1be6c:	02ffbff4 	movhi	r11,65279
   1be70:	5affbfc4 	addi	r11,r11,-257
   1be74:	02a02074 	movhi	r10,32897
   1be78:	01c6303a 	nor	r3,zero,r7
   1be7c:	3ac9883a 	add	r4,r7,r11
   1be80:	52a02004 	addi	r10,r10,-32640
   1be84:	20c6703a 	and	r3,r4,r3
   1be88:	1a86703a 	and	r3,r3,r10
   1be8c:	18000c1e 	bne	r3,zero,1bec0 <strcpy+0x68>
   1be90:	1011883a 	mov	r8,r2
   1be94:	41c00015 	stw	r7,0(r8)
   1be98:	29400104 	addi	r5,r5,4
   1be9c:	29c00017 	ldw	r7,0(r5)
   1bea0:	41800104 	addi	r6,r8,4
   1bea4:	3011883a 	mov	r8,r6
   1bea8:	3ad3883a 	add	r9,r7,r11
   1beac:	01c6303a 	nor	r3,zero,r7
   1beb0:	48c6703a 	and	r3,r9,r3
   1beb4:	1a86703a 	and	r3,r3,r10
   1beb8:	183ff626 	beq	r3,zero,1be94 <__alt_data_end+0xf001be94>
   1bebc:	00000106 	br	1bec4 <strcpy+0x6c>
   1bec0:	100d883a 	mov	r6,r2
   1bec4:	28c00003 	ldbu	r3,0(r5)
   1bec8:	31800044 	addi	r6,r6,1
   1becc:	29400044 	addi	r5,r5,1
   1bed0:	30ffffc5 	stb	r3,-1(r6)
   1bed4:	18c03fcc 	andi	r3,r3,255
   1bed8:	18c0201c 	xori	r3,r3,128
   1bedc:	18ffe004 	addi	r3,r3,-128
   1bee0:	183ff81e 	bne	r3,zero,1bec4 <__alt_data_end+0xf001bec4>
   1bee4:	f800283a 	ret

0001bee8 <__register_exitproc>:
   1bee8:	defffa04 	addi	sp,sp,-24
   1beec:	dc000315 	stw	r16,12(sp)
   1bef0:	04020034 	movhi	r16,2048
   1bef4:	840b2e04 	addi	r16,r16,11448
   1bef8:	80c00017 	ldw	r3,0(r16)
   1befc:	dc400415 	stw	r17,16(sp)
   1bf00:	dfc00515 	stw	ra,20(sp)
   1bf04:	18805217 	ldw	r2,328(r3)
   1bf08:	2023883a 	mov	r17,r4
   1bf0c:	10003726 	beq	r2,zero,1bfec <__register_exitproc+0x104>
   1bf10:	10c00117 	ldw	r3,4(r2)
   1bf14:	010007c4 	movi	r4,31
   1bf18:	20c00e16 	blt	r4,r3,1bf54 <__register_exitproc+0x6c>
   1bf1c:	1a000044 	addi	r8,r3,1
   1bf20:	8800221e 	bne	r17,zero,1bfac <__register_exitproc+0xc4>
   1bf24:	18c00084 	addi	r3,r3,2
   1bf28:	18c7883a 	add	r3,r3,r3
   1bf2c:	18c7883a 	add	r3,r3,r3
   1bf30:	12000115 	stw	r8,4(r2)
   1bf34:	10c7883a 	add	r3,r2,r3
   1bf38:	19400015 	stw	r5,0(r3)
   1bf3c:	0005883a 	mov	r2,zero
   1bf40:	dfc00517 	ldw	ra,20(sp)
   1bf44:	dc400417 	ldw	r17,16(sp)
   1bf48:	dc000317 	ldw	r16,12(sp)
   1bf4c:	dec00604 	addi	sp,sp,24
   1bf50:	f800283a 	ret
   1bf54:	00800034 	movhi	r2,0
   1bf58:	10800004 	addi	r2,r2,0
   1bf5c:	10002626 	beq	r2,zero,1bff8 <__register_exitproc+0x110>
   1bf60:	01006404 	movi	r4,400
   1bf64:	d9400015 	stw	r5,0(sp)
   1bf68:	d9800115 	stw	r6,4(sp)
   1bf6c:	d9c00215 	stw	r7,8(sp)
   1bf70:	00000000 	call	0 <__alt_mem_onchip_memory>
   1bf74:	d9400017 	ldw	r5,0(sp)
   1bf78:	d9800117 	ldw	r6,4(sp)
   1bf7c:	d9c00217 	ldw	r7,8(sp)
   1bf80:	10001d26 	beq	r2,zero,1bff8 <__register_exitproc+0x110>
   1bf84:	81000017 	ldw	r4,0(r16)
   1bf88:	10000115 	stw	zero,4(r2)
   1bf8c:	02000044 	movi	r8,1
   1bf90:	22405217 	ldw	r9,328(r4)
   1bf94:	0007883a 	mov	r3,zero
   1bf98:	12400015 	stw	r9,0(r2)
   1bf9c:	20805215 	stw	r2,328(r4)
   1bfa0:	10006215 	stw	zero,392(r2)
   1bfa4:	10006315 	stw	zero,396(r2)
   1bfa8:	883fde26 	beq	r17,zero,1bf24 <__alt_data_end+0xf001bf24>
   1bfac:	18c9883a 	add	r4,r3,r3
   1bfb0:	2109883a 	add	r4,r4,r4
   1bfb4:	1109883a 	add	r4,r2,r4
   1bfb8:	21802215 	stw	r6,136(r4)
   1bfbc:	01800044 	movi	r6,1
   1bfc0:	12406217 	ldw	r9,392(r2)
   1bfc4:	30cc983a 	sll	r6,r6,r3
   1bfc8:	4992b03a 	or	r9,r9,r6
   1bfcc:	12406215 	stw	r9,392(r2)
   1bfd0:	21c04215 	stw	r7,264(r4)
   1bfd4:	01000084 	movi	r4,2
   1bfd8:	893fd21e 	bne	r17,r4,1bf24 <__alt_data_end+0xf001bf24>
   1bfdc:	11006317 	ldw	r4,396(r2)
   1bfe0:	218cb03a 	or	r6,r4,r6
   1bfe4:	11806315 	stw	r6,396(r2)
   1bfe8:	003fce06 	br	1bf24 <__alt_data_end+0xf001bf24>
   1bfec:	18805304 	addi	r2,r3,332
   1bff0:	18805215 	stw	r2,328(r3)
   1bff4:	003fc606 	br	1bf10 <__alt_data_end+0xf001bf10>
   1bff8:	00bfffc4 	movi	r2,-1
   1bffc:	003fd006 	br	1bf40 <__alt_data_end+0xf001bf40>

0001c000 <__call_exitprocs>:
   1c000:	defff504 	addi	sp,sp,-44
   1c004:	df000915 	stw	fp,36(sp)
   1c008:	dd400615 	stw	r21,24(sp)
   1c00c:	dc800315 	stw	r18,12(sp)
   1c010:	dfc00a15 	stw	ra,40(sp)
   1c014:	ddc00815 	stw	r23,32(sp)
   1c018:	dd800715 	stw	r22,28(sp)
   1c01c:	dd000515 	stw	r20,20(sp)
   1c020:	dcc00415 	stw	r19,16(sp)
   1c024:	dc400215 	stw	r17,8(sp)
   1c028:	dc000115 	stw	r16,4(sp)
   1c02c:	d9000015 	stw	r4,0(sp)
   1c030:	2839883a 	mov	fp,r5
   1c034:	04800044 	movi	r18,1
   1c038:	057fffc4 	movi	r21,-1
   1c03c:	00820034 	movhi	r2,2048
   1c040:	108b2e04 	addi	r2,r2,11448
   1c044:	12000017 	ldw	r8,0(r2)
   1c048:	45005217 	ldw	r20,328(r8)
   1c04c:	44c05204 	addi	r19,r8,328
   1c050:	a0001c26 	beq	r20,zero,1c0c4 <__call_exitprocs+0xc4>
   1c054:	a0800117 	ldw	r2,4(r20)
   1c058:	15ffffc4 	addi	r23,r2,-1
   1c05c:	b8000d16 	blt	r23,zero,1c094 <__call_exitprocs+0x94>
   1c060:	14000044 	addi	r16,r2,1
   1c064:	8421883a 	add	r16,r16,r16
   1c068:	8421883a 	add	r16,r16,r16
   1c06c:	84402004 	addi	r17,r16,128
   1c070:	a463883a 	add	r17,r20,r17
   1c074:	a421883a 	add	r16,r20,r16
   1c078:	e0001e26 	beq	fp,zero,1c0f4 <__call_exitprocs+0xf4>
   1c07c:	80804017 	ldw	r2,256(r16)
   1c080:	e0801c26 	beq	fp,r2,1c0f4 <__call_exitprocs+0xf4>
   1c084:	bdffffc4 	addi	r23,r23,-1
   1c088:	843fff04 	addi	r16,r16,-4
   1c08c:	8c7fff04 	addi	r17,r17,-4
   1c090:	bd7ff91e 	bne	r23,r21,1c078 <__alt_data_end+0xf001c078>
   1c094:	00800034 	movhi	r2,0
   1c098:	10800004 	addi	r2,r2,0
   1c09c:	10000926 	beq	r2,zero,1c0c4 <__call_exitprocs+0xc4>
   1c0a0:	a0800117 	ldw	r2,4(r20)
   1c0a4:	1000301e 	bne	r2,zero,1c168 <__call_exitprocs+0x168>
   1c0a8:	a0800017 	ldw	r2,0(r20)
   1c0ac:	10003226 	beq	r2,zero,1c178 <__call_exitprocs+0x178>
   1c0b0:	a009883a 	mov	r4,r20
   1c0b4:	98800015 	stw	r2,0(r19)
   1c0b8:	00000000 	call	0 <__alt_mem_onchip_memory>
   1c0bc:	9d000017 	ldw	r20,0(r19)
   1c0c0:	a03fe41e 	bne	r20,zero,1c054 <__alt_data_end+0xf001c054>
   1c0c4:	dfc00a17 	ldw	ra,40(sp)
   1c0c8:	df000917 	ldw	fp,36(sp)
   1c0cc:	ddc00817 	ldw	r23,32(sp)
   1c0d0:	dd800717 	ldw	r22,28(sp)
   1c0d4:	dd400617 	ldw	r21,24(sp)
   1c0d8:	dd000517 	ldw	r20,20(sp)
   1c0dc:	dcc00417 	ldw	r19,16(sp)
   1c0e0:	dc800317 	ldw	r18,12(sp)
   1c0e4:	dc400217 	ldw	r17,8(sp)
   1c0e8:	dc000117 	ldw	r16,4(sp)
   1c0ec:	dec00b04 	addi	sp,sp,44
   1c0f0:	f800283a 	ret
   1c0f4:	a0800117 	ldw	r2,4(r20)
   1c0f8:	80c00017 	ldw	r3,0(r16)
   1c0fc:	10bfffc4 	addi	r2,r2,-1
   1c100:	15c01426 	beq	r2,r23,1c154 <__call_exitprocs+0x154>
   1c104:	80000015 	stw	zero,0(r16)
   1c108:	183fde26 	beq	r3,zero,1c084 <__alt_data_end+0xf001c084>
   1c10c:	95c8983a 	sll	r4,r18,r23
   1c110:	a0806217 	ldw	r2,392(r20)
   1c114:	a5800117 	ldw	r22,4(r20)
   1c118:	2084703a 	and	r2,r4,r2
   1c11c:	10000b26 	beq	r2,zero,1c14c <__call_exitprocs+0x14c>
   1c120:	a0806317 	ldw	r2,396(r20)
   1c124:	2088703a 	and	r4,r4,r2
   1c128:	20000c1e 	bne	r4,zero,1c15c <__call_exitprocs+0x15c>
   1c12c:	89400017 	ldw	r5,0(r17)
   1c130:	d9000017 	ldw	r4,0(sp)
   1c134:	183ee83a 	callr	r3
   1c138:	a0800117 	ldw	r2,4(r20)
   1c13c:	15bfbf1e 	bne	r2,r22,1c03c <__alt_data_end+0xf001c03c>
   1c140:	98800017 	ldw	r2,0(r19)
   1c144:	153fcf26 	beq	r2,r20,1c084 <__alt_data_end+0xf001c084>
   1c148:	003fbc06 	br	1c03c <__alt_data_end+0xf001c03c>
   1c14c:	183ee83a 	callr	r3
   1c150:	003ff906 	br	1c138 <__alt_data_end+0xf001c138>
   1c154:	a5c00115 	stw	r23,4(r20)
   1c158:	003feb06 	br	1c108 <__alt_data_end+0xf001c108>
   1c15c:	89000017 	ldw	r4,0(r17)
   1c160:	183ee83a 	callr	r3
   1c164:	003ff406 	br	1c138 <__alt_data_end+0xf001c138>
   1c168:	a0800017 	ldw	r2,0(r20)
   1c16c:	a027883a 	mov	r19,r20
   1c170:	1029883a 	mov	r20,r2
   1c174:	003fb606 	br	1c050 <__alt_data_end+0xf001c050>
   1c178:	0005883a 	mov	r2,zero
   1c17c:	003ffb06 	br	1c16c <__alt_data_end+0xf001c16c>

0001c180 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1c180:	defffd04 	addi	sp,sp,-12
   1c184:	df000215 	stw	fp,8(sp)
   1c188:	df000204 	addi	fp,sp,8
   1c18c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1c190:	0001883a 	nop
   1c194:	e0bfff17 	ldw	r2,-4(fp)
   1c198:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1c19c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1c1a0:	10000226 	beq	r2,zero,1c1ac <_exit+0x2c>
    ALT_SIM_FAIL();
   1c1a4:	002af070 	cmpltui	zero,zero,43969
   1c1a8:	00000106 	br	1c1b0 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1c1ac:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1c1b0:	003fff06 	br	1c1b0 <__alt_data_end+0xf001c1b0>
