

================================================================
== Vitis HLS Report for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3'
================================================================
* Date:           Sun May  2 18:23:11 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        Lab3B_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18963|    18963|  0.190 ms|  0.190 ms|  18963|  18963|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_20_2_VITIS_LOOP_22_3  |    18961|    18961|         3|          1|          1|  18960|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     92|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     132|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     132|    173|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln20_1_fu_337_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln20_fu_288_p2                |         +|   0|  0|  22|          15|           1|
    |add_ln22_fu_364_p2                |         +|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_fu_282_p2               |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln22_fu_323_p2               |      icmp|   0|  0|   8|           2|           2|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln20_1_fu_343_p3           |    select|   0|  0|  13|           1|          13|
    |select_ln20_fu_329_p3             |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  92|          52|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |P1_DRAM_blk_n_R                       |   9|          2|    1|          2|
    |P2_DRAM_blk_n_R                       |   9|          2|    1|          2|
    |P3_DRAM_blk_n_R                       |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |i_fu_94                               |   9|          2|   13|         26|
    |indvar_flatten_fu_98                  |   9|          2|   15|         30|
    |j_fu_90                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   50|        100|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |P1_DRAM_addr_read_reg_420         |  32|   0|   32|          0|
    |P2_DRAM_addr_read_reg_427         |  32|   0|   32|          0|
    |P3_DRAM_addr_read_reg_434         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_94                           |  13|   0|   13|          0|
    |icmp_ln20_reg_416                 |   1|   0|    1|          0|
    |indvar_flatten_fu_98              |  15|   0|   15|          0|
    |j_fu_90                           |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 132|   0|  132|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3|  return value|
|m_axi_P1_DRAM_AWVALID   |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWREADY   |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWADDR    |  out|   64|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWID      |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWLEN     |  out|   32|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWSIZE    |  out|    3|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWBURST   |  out|    2|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWLOCK    |  out|    2|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWCACHE   |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWPROT    |  out|    3|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWQOS     |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWREGION  |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWUSER    |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WVALID    |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WREADY    |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WDATA     |  out|   32|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WSTRB     |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WLAST     |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WID       |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WUSER     |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARVALID   |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARREADY   |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARADDR    |  out|   64|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARID      |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARLEN     |  out|   32|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARSIZE    |  out|    3|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARBURST   |  out|    2|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARLOCK    |  out|    2|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARCACHE   |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARPROT    |  out|    3|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARQOS     |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARREGION  |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARUSER    |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RVALID    |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RREADY    |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RDATA     |   in|   32|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RLAST     |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RID       |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RUSER     |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RRESP     |   in|    2|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_BVALID    |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_BREADY    |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_BRESP     |   in|    2|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_BID       |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_BUSER     |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P2_DRAM_AWVALID   |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWREADY   |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWADDR    |  out|   64|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWID      |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWLEN     |  out|   32|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWSIZE    |  out|    3|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWBURST   |  out|    2|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWLOCK    |  out|    2|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWCACHE   |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWPROT    |  out|    3|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWQOS     |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWREGION  |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWUSER    |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WVALID    |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WREADY    |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WDATA     |  out|   32|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WSTRB     |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WLAST     |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WID       |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WUSER     |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARVALID   |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARREADY   |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARADDR    |  out|   64|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARID      |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARLEN     |  out|   32|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARSIZE    |  out|    3|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARBURST   |  out|    2|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARLOCK    |  out|    2|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARCACHE   |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARPROT    |  out|    3|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARQOS     |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARREGION  |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARUSER    |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RVALID    |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RREADY    |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RDATA     |   in|   32|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RLAST     |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RID       |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RUSER     |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RRESP     |   in|    2|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_BVALID    |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_BREADY    |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_BRESP     |   in|    2|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_BID       |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_BUSER     |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P3_DRAM_AWVALID   |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWREADY   |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWADDR    |  out|   64|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWID      |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWLEN     |  out|   32|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWSIZE    |  out|    3|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWBURST   |  out|    2|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWLOCK    |  out|    2|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWCACHE   |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWPROT    |  out|    3|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWQOS     |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWREGION  |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWUSER    |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WVALID    |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WREADY    |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WDATA     |  out|   32|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WSTRB     |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WLAST     |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WID       |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WUSER     |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARVALID   |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARREADY   |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARADDR    |  out|   64|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARID      |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARLEN     |  out|   32|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARSIZE    |  out|    3|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARBURST   |  out|    2|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARLOCK    |  out|    2|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARCACHE   |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARPROT    |  out|    3|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARQOS     |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARREGION  |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARUSER    |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RVALID    |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RREADY    |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RDATA     |   in|   32|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RLAST     |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RID       |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RUSER     |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RRESP     |   in|    2|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_BVALID    |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_BREADY    |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_BRESP     |   in|    2|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_BID       |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_BUSER     |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|sext_ln20_2             |   in|   62|     ap_none|                                                    sext_ln20_2|        scalar|
|sext_ln20_1             |   in|   62|     ap_none|                                                    sext_ln20_1|        scalar|
|sext_ln20               |   in|   62|     ap_none|                                                      sext_ln20|        scalar|
|P1_V_0_address0         |  out|   13|   ap_memory|                                                         P1_V_0|         array|
|P1_V_0_ce0              |  out|    1|   ap_memory|                                                         P1_V_0|         array|
|P1_V_0_we0              |  out|    1|   ap_memory|                                                         P1_V_0|         array|
|P1_V_0_d0               |  out|   32|   ap_memory|                                                         P1_V_0|         array|
|P2_V_0_address0         |  out|   13|   ap_memory|                                                         P2_V_0|         array|
|P2_V_0_ce0              |  out|    1|   ap_memory|                                                         P2_V_0|         array|
|P2_V_0_we0              |  out|    1|   ap_memory|                                                         P2_V_0|         array|
|P2_V_0_d0               |  out|   32|   ap_memory|                                                         P2_V_0|         array|
|P3_V_0_address0         |  out|   13|   ap_memory|                                                         P3_V_0|         array|
|P3_V_0_ce0              |  out|    1|   ap_memory|                                                         P3_V_0|         array|
|P3_V_0_we0              |  out|    1|   ap_memory|                                                         P3_V_0|         array|
|P3_V_0_d0               |  out|   32|   ap_memory|                                                         P3_V_0|         array|
|P1_V_1_address0         |  out|   13|   ap_memory|                                                         P1_V_1|         array|
|P1_V_1_ce0              |  out|    1|   ap_memory|                                                         P1_V_1|         array|
|P1_V_1_we0              |  out|    1|   ap_memory|                                                         P1_V_1|         array|
|P1_V_1_d0               |  out|   32|   ap_memory|                                                         P1_V_1|         array|
|P2_V_1_address0         |  out|   13|   ap_memory|                                                         P2_V_1|         array|
|P2_V_1_ce0              |  out|    1|   ap_memory|                                                         P2_V_1|         array|
|P2_V_1_we0              |  out|    1|   ap_memory|                                                         P2_V_1|         array|
|P2_V_1_d0               |  out|   32|   ap_memory|                                                         P2_V_1|         array|
|P3_V_1_address0         |  out|   13|   ap_memory|                                                         P3_V_1|         array|
|P3_V_1_ce0              |  out|    1|   ap_memory|                                                         P3_V_1|         array|
|P3_V_1_we0              |  out|    1|   ap_memory|                                                         P3_V_1|         array|
|P3_V_1_d0               |  out|   32|   ap_memory|                                                         P3_V_1|         array|
|P1_V_2_address0         |  out|   13|   ap_memory|                                                         P1_V_2|         array|
|P1_V_2_ce0              |  out|    1|   ap_memory|                                                         P1_V_2|         array|
|P1_V_2_we0              |  out|    1|   ap_memory|                                                         P1_V_2|         array|
|P1_V_2_d0               |  out|   32|   ap_memory|                                                         P1_V_2|         array|
|P2_V_2_address0         |  out|   13|   ap_memory|                                                         P2_V_2|         array|
|P2_V_2_ce0              |  out|    1|   ap_memory|                                                         P2_V_2|         array|
|P2_V_2_we0              |  out|    1|   ap_memory|                                                         P2_V_2|         array|
|P2_V_2_d0               |  out|   32|   ap_memory|                                                         P2_V_2|         array|
|P3_V_2_address0         |  out|   13|   ap_memory|                                                         P3_V_2|         array|
|P3_V_2_ce0              |  out|    1|   ap_memory|                                                         P3_V_2|         array|
|P3_V_2_we0              |  out|    1|   ap_memory|                                                         P3_V_2|         array|
|P3_V_2_d0               |  out|   32|   ap_memory|                                                         P3_V_2|         array|
+------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.49>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln20_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln20"   --->   Operation 9 'read' 'sext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln20_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln20_1"   --->   Operation 10 'read' 'sext_ln20_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln20_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln20_2"   --->   Operation 11 'read' 'sext_ln20_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln20_cast = sext i62 %sext_ln20_read"   --->   Operation 12 'sext' 'sext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln20_1_cast = sext i62 %sext_ln20_1_read"   --->   Operation 13 'sext' 'sext_ln20_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln20_2_cast = sext i62 %sext_ln20_2_read"   --->   Operation 14 'sext' 'sext_ln20_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P3_DRAM, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 18960, void @empty_16, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P2_DRAM, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 18960, void @empty_10, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P1_DRAM, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 18960, void @empty_12, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [raytriangleintersect.cpp:20]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.86ns)   --->   "%icmp_ln20 = icmp_eq  i15 %indvar_flatten_load, i15 18960" [raytriangleintersect.cpp:20]   --->   Operation 23 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%add_ln20 = add i15 %indvar_flatten_load, i15 1" [raytriangleintersect.cpp:20]   --->   Operation 24 'add' 'add_ln20' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split8, void %_Z14copyDRAMtoBRAMP8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA3_S2_S5_S5_S3_S5_S5_S5_.exit.exitStub" [raytriangleintersect.cpp:20]   --->   Operation 25 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln20 = store i15 %add_ln20, i15 %indvar_flatten" [raytriangleintersect.cpp:20]   --->   Operation 26 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%P3_DRAM_addr = getelementptr i32 %P3_DRAM, i64 %sext_ln20_2_cast" [raytriangleintersect.cpp:20]   --->   Operation 27 'getelementptr' 'P3_DRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%P2_DRAM_addr = getelementptr i32 %P2_DRAM, i64 %sext_ln20_1_cast" [raytriangleintersect.cpp:20]   --->   Operation 28 'getelementptr' 'P2_DRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%P1_DRAM_addr = getelementptr i32 %P1_DRAM, i64 %sext_ln20_cast" [raytriangleintersect.cpp:20]   --->   Operation 29 'getelementptr' 'P1_DRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (7.30ns)   --->   "%P1_DRAM_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %P1_DRAM_addr" [raytriangleintersect.cpp:24]   --->   Operation 31 'read' 'P1_DRAM_addr_read' <Predicate = (!icmp_ln20)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 32 [1/1] (7.30ns)   --->   "%P2_DRAM_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %P2_DRAM_addr" [raytriangleintersect.cpp:25]   --->   Operation 32 'read' 'P2_DRAM_addr_read' <Predicate = (!icmp_ln20)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%P3_DRAM_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %P3_DRAM_addr" [raytriangleintersect.cpp:26]   --->   Operation 33 'read' 'P3_DRAM_addr_read' <Predicate = (!icmp_ln20)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.81>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [raytriangleintersect.cpp:22]   --->   Operation 34 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_load = load i13 %i" [raytriangleintersect.cpp:20]   --->   Operation 35 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_20_2_VITIS_LOOP_22_3_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 18960, i64 18960, i64 18960"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.51ns)   --->   "%icmp_ln22 = icmp_eq  i2 %j_load, i2 3" [raytriangleintersect.cpp:22]   --->   Operation 38 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.26ns)   --->   "%select_ln20 = select i1 %icmp_ln22, i2 0, i2 %j_load" [raytriangleintersect.cpp:20]   --->   Operation 39 'select' 'select_ln20' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns)   --->   "%add_ln20_1 = add i13 %i_load, i13 1" [raytriangleintersect.cpp:20]   --->   Operation 40 'add' 'add_ln20_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.48ns)   --->   "%select_ln20_1 = select i1 %icmp_ln22, i13 %add_ln20_1, i13 %i_load" [raytriangleintersect.cpp:20]   --->   Operation 41 'select' 'select_ln20_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i13 %select_ln20_1" [raytriangleintersect.cpp:20]   --->   Operation 42 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [raytriangleintersect.cpp:22]   --->   Operation 44 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.69ns)   --->   "%switch_ln24 = switch i2 %select_ln20, void %branch5, i2 0, void %branch3, i2 1, void %branch4" [raytriangleintersect.cpp:24]   --->   Operation 45 'switch' 'switch_ln24' <Predicate = true> <Delay = 0.69>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%P1_V_1_addr = getelementptr i32 %P1_V_1, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:24]   --->   Operation 46 'getelementptr' 'P1_V_1_addr' <Predicate = (select_ln20 == 1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %P1_DRAM_addr_read, i13 %P1_V_1_addr" [raytriangleintersect.cpp:24]   --->   Operation 47 'store' 'store_ln24' <Predicate = (select_ln20 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%P2_V_1_addr = getelementptr i32 %P2_V_1, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:25]   --->   Operation 48 'getelementptr' 'P2_V_1_addr' <Predicate = (select_ln20 == 1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.35ns)   --->   "%store_ln25 = store i32 %P2_DRAM_addr_read, i13 %P2_V_1_addr" [raytriangleintersect.cpp:25]   --->   Operation 49 'store' 'store_ln25' <Predicate = (select_ln20 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%P3_V_1_addr = getelementptr i32 %P3_V_1, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:26]   --->   Operation 50 'getelementptr' 'P3_V_1_addr' <Predicate = (select_ln20 == 1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.35ns)   --->   "%store_ln26 = store i32 %P3_DRAM_addr_read, i13 %P3_V_1_addr" [raytriangleintersect.cpp:26]   --->   Operation 51 'store' 'store_ln26' <Predicate = (select_ln20 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split324966"   --->   Operation 52 'br' 'br_ln0' <Predicate = (select_ln20 == 1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%P1_V_0_addr = getelementptr i32 %P1_V_0, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:24]   --->   Operation 53 'getelementptr' 'P1_V_0_addr' <Predicate = (select_ln20 == 0)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %P1_DRAM_addr_read, i13 %P1_V_0_addr" [raytriangleintersect.cpp:24]   --->   Operation 54 'store' 'store_ln24' <Predicate = (select_ln20 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%P2_V_0_addr = getelementptr i32 %P2_V_0, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:25]   --->   Operation 55 'getelementptr' 'P2_V_0_addr' <Predicate = (select_ln20 == 0)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.35ns)   --->   "%store_ln25 = store i32 %P2_DRAM_addr_read, i13 %P2_V_0_addr" [raytriangleintersect.cpp:25]   --->   Operation 56 'store' 'store_ln25' <Predicate = (select_ln20 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%P3_V_0_addr = getelementptr i32 %P3_V_0, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:26]   --->   Operation 57 'getelementptr' 'P3_V_0_addr' <Predicate = (select_ln20 == 0)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.35ns)   --->   "%store_ln26 = store i32 %P3_DRAM_addr_read, i13 %P3_V_0_addr" [raytriangleintersect.cpp:26]   --->   Operation 58 'store' 'store_ln26' <Predicate = (select_ln20 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split324966"   --->   Operation 59 'br' 'br_ln0' <Predicate = (select_ln20 == 0)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%P1_V_2_addr = getelementptr i32 %P1_V_2, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:24]   --->   Operation 60 'getelementptr' 'P1_V_2_addr' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %P1_DRAM_addr_read, i13 %P1_V_2_addr" [raytriangleintersect.cpp:24]   --->   Operation 61 'store' 'store_ln24' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%P2_V_2_addr = getelementptr i32 %P2_V_2, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:25]   --->   Operation 62 'getelementptr' 'P2_V_2_addr' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.35ns)   --->   "%store_ln25 = store i32 %P2_DRAM_addr_read, i13 %P2_V_2_addr" [raytriangleintersect.cpp:25]   --->   Operation 63 'store' 'store_ln25' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%P3_V_2_addr = getelementptr i32 %P3_V_2, i64 0, i64 %zext_ln20" [raytriangleintersect.cpp:26]   --->   Operation 64 'getelementptr' 'P3_V_2_addr' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.35ns)   --->   "%store_ln26 = store i32 %P3_DRAM_addr_read, i13 %P3_V_2_addr" [raytriangleintersect.cpp:26]   --->   Operation 65 'store' 'store_ln26' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split324966"   --->   Operation 66 'br' 'br_ln0' <Predicate = (select_ln20 != 0 & select_ln20 != 1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.62ns)   --->   "%add_ln22 = add i2 %select_ln20, i2 1" [raytriangleintersect.cpp:22]   --->   Operation 67 'add' 'add_ln22' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.48ns)   --->   "%store_ln20 = store i13 %select_ln20_1, i13 %i" [raytriangleintersect.cpp:20]   --->   Operation 68 'store' 'store_ln20' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln22 = store i2 %add_ln22, i2 %j" [raytriangleintersect.cpp:22]   --->   Operation 69 'store' 'store_ln22' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ P3_DRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln20_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P2_DRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln20_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P1_DRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P1_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ P2_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ P3_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ P1_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ P2_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ P3_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ P1_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ P2_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ P3_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 0111]
i                   (alloca           ) [ 0111]
indvar_flatten      (alloca           ) [ 0100]
sext_ln20_read      (read             ) [ 0000]
sext_ln20_1_read    (read             ) [ 0000]
sext_ln20_2_read    (read             ) [ 0000]
sext_ln20_cast      (sext             ) [ 0110]
sext_ln20_1_cast    (sext             ) [ 0110]
sext_ln20_2_cast    (sext             ) [ 0110]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
icmp_ln20           (icmp             ) [ 0110]
add_ln20            (add              ) [ 0000]
br_ln20             (br               ) [ 0000]
store_ln20          (store            ) [ 0000]
P3_DRAM_addr        (getelementptr    ) [ 0000]
P2_DRAM_addr        (getelementptr    ) [ 0000]
P1_DRAM_addr        (getelementptr    ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
P1_DRAM_addr_read   (read             ) [ 0101]
P2_DRAM_addr_read   (read             ) [ 0101]
P3_DRAM_addr_read   (read             ) [ 0101]
j_load              (load             ) [ 0000]
i_load              (load             ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
empty               (speclooptripcount) [ 0000]
icmp_ln22           (icmp             ) [ 0000]
select_ln20         (select           ) [ 0101]
add_ln20_1          (add              ) [ 0000]
select_ln20_1       (select           ) [ 0000]
zext_ln20           (zext             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
specloopname_ln22   (specloopname     ) [ 0000]
switch_ln24         (switch           ) [ 0000]
P1_V_1_addr         (getelementptr    ) [ 0000]
store_ln24          (store            ) [ 0000]
P2_V_1_addr         (getelementptr    ) [ 0000]
store_ln25          (store            ) [ 0000]
P3_V_1_addr         (getelementptr    ) [ 0000]
store_ln26          (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
P1_V_0_addr         (getelementptr    ) [ 0000]
store_ln24          (store            ) [ 0000]
P2_V_0_addr         (getelementptr    ) [ 0000]
store_ln25          (store            ) [ 0000]
P3_V_0_addr         (getelementptr    ) [ 0000]
store_ln26          (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
P1_V_2_addr         (getelementptr    ) [ 0000]
store_ln24          (store            ) [ 0000]
P2_V_2_addr         (getelementptr    ) [ 0000]
store_ln25          (store            ) [ 0000]
P3_V_2_addr         (getelementptr    ) [ 0000]
store_ln26          (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
add_ln22            (add              ) [ 0000]
store_ln20          (store            ) [ 0000]
store_ln22          (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="P3_DRAM">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P3_DRAM"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln20_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln20_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="P2_DRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P2_DRAM"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln20_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln20_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="P1_DRAM">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P1_DRAM"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln20">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="P1_V_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P1_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="P2_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P2_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="P3_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P3_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="P1_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P1_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="P2_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P2_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="P3_V_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P3_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="P1_V_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P1_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="P2_V_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P2_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="P3_V_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P3_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_20_2_VITIS_LOOP_22_3_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln20_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="62" slack="0"/>
<pin id="104" dir="0" index="1" bw="62" slack="0"/>
<pin id="105" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln20_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln20_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="62" slack="0"/>
<pin id="110" dir="0" index="1" bw="62" slack="0"/>
<pin id="111" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln20_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln20_2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="62" slack="0"/>
<pin id="116" dir="0" index="1" bw="62" slack="0"/>
<pin id="117" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln20_2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="P1_DRAM_addr_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P1_DRAM_addr_read/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="P2_DRAM_addr_read_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P2_DRAM_addr_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="P3_DRAM_addr_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P3_DRAM_addr_read/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="P1_V_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="13" slack="0"/>
<pin id="139" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P1_V_1_addr/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln24_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="13" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="P2_V_1_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="13" slack="0"/>
<pin id="152" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P2_V_1_addr/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln25_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="P3_V_1_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="13" slack="0"/>
<pin id="165" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P3_V_1_addr/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln26_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="13" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="P1_V_0_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="13" slack="0"/>
<pin id="178" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P1_V_0_addr/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln24_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="13" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="P2_V_0_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="13" slack="0"/>
<pin id="191" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P2_V_0_addr/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln25_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="13" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="P3_V_0_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="13" slack="0"/>
<pin id="204" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P3_V_0_addr/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln26_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="P1_V_2_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="13" slack="0"/>
<pin id="217" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P1_V_2_addr/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln24_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="P2_V_2_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="13" slack="0"/>
<pin id="230" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P2_V_2_addr/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln25_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="13" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="P3_V_2_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="13" slack="0"/>
<pin id="243" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P3_V_2_addr/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln26_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="13" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln20_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="62" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sext_ln20_1_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="62" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_1_cast/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln20_2_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="62" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_2_cast/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln0_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="15" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln0_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="13" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln0_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="indvar_flatten_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="15" slack="0"/>
<pin id="281" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln20_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="15" slack="0"/>
<pin id="284" dir="0" index="1" bw="15" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln20_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="15" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln20_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="15" slack="0"/>
<pin id="296" dir="0" index="1" bw="15" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="P3_DRAM_addr_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="1"/>
<pin id="302" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P3_DRAM_addr/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="P2_DRAM_addr_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="1"/>
<pin id="308" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P2_DRAM_addr/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="P1_DRAM_addr_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="0" index="1" bw="64" slack="1"/>
<pin id="314" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P1_DRAM_addr/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="j_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="2"/>
<pin id="319" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="13" slack="2"/>
<pin id="322" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln22_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="2" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln20_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="0" index="2" bw="2" slack="0"/>
<pin id="333" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln20_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="13" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln20_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="13" slack="0"/>
<pin id="346" dir="0" index="2" bw="13" slack="0"/>
<pin id="347" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln20_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="13" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln22_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln20_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="13" slack="0"/>
<pin id="372" dir="0" index="1" bw="13" slack="2"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln22_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="2"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="380" class="1005" name="j_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="387" class="1005" name="i_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="13" slack="0"/>
<pin id="389" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="394" class="1005" name="indvar_flatten_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="15" slack="0"/>
<pin id="396" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="401" class="1005" name="sext_ln20_cast_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln20_cast "/>
</bind>
</comp>

<comp id="406" class="1005" name="sext_ln20_1_cast_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln20_1_cast "/>
</bind>
</comp>

<comp id="411" class="1005" name="sext_ln20_2_cast_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln20_2_cast "/>
</bind>
</comp>

<comp id="416" class="1005" name="icmp_ln20_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="420" class="1005" name="P1_DRAM_addr_read_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P1_DRAM_addr_read "/>
</bind>
</comp>

<comp id="427" class="1005" name="P2_DRAM_addr_read_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P2_DRAM_addr_read "/>
</bind>
</comp>

<comp id="434" class="1005" name="P3_DRAM_addr_read_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P3_DRAM_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="70" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="88" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="88" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="88" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="88" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="88" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="88" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="88" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="88" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="88" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="102" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="108" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="114" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="58" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="60" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="279" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="0" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="299" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="309"><net_src comp="4" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="305" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="315"><net_src comp="8" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="311" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="80" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="58" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="317" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="320" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="82" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="323" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="337" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="320" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="362"><net_src comp="351" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="363"><net_src comp="351" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="368"><net_src comp="329" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="86" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="343" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="364" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="90" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="390"><net_src comp="94" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="397"><net_src comp="98" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="404"><net_src comp="252" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="409"><net_src comp="256" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="414"><net_src comp="260" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="419"><net_src comp="282" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="120" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="430"><net_src comp="125" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="437"><net_src comp="130" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="440"><net_src comp="434" pin="1"/><net_sink comp="246" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: P3_DRAM | {}
	Port: P2_DRAM | {}
	Port: P1_DRAM | {}
	Port: P1_V_0 | {3 }
	Port: P2_V_0 | {3 }
	Port: P3_V_0 | {3 }
	Port: P1_V_1 | {3 }
	Port: P2_V_1 | {3 }
	Port: P3_V_1 | {3 }
	Port: P1_V_2 | {3 }
	Port: P2_V_2 | {3 }
	Port: P3_V_2 | {3 }
 - Input state : 
	Port: rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3 : P3_DRAM | {2 }
	Port: rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3 : sext_ln20_2 | {1 }
	Port: rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3 : P2_DRAM | {2 }
	Port: rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3 : sext_ln20_1 | {1 }
	Port: rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3 : P1_DRAM | {2 }
	Port: rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3 : sext_ln20 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln20 : 2
		add_ln20 : 2
		br_ln20 : 3
		store_ln20 : 3
	State 2
		P1_DRAM_addr_read : 1
		P2_DRAM_addr_read : 1
		P3_DRAM_addr_read : 1
	State 3
		icmp_ln22 : 1
		select_ln20 : 2
		add_ln20_1 : 1
		select_ln20_1 : 2
		zext_ln20 : 3
		switch_ln24 : 3
		P1_V_1_addr : 4
		store_ln24 : 5
		P2_V_1_addr : 4
		store_ln25 : 5
		P3_V_1_addr : 4
		store_ln26 : 5
		P1_V_0_addr : 4
		store_ln24 : 5
		P2_V_0_addr : 4
		store_ln25 : 5
		P3_V_0_addr : 4
		store_ln26 : 5
		P1_V_2_addr : 4
		store_ln24 : 5
		P2_V_2_addr : 4
		store_ln25 : 5
		P3_V_2_addr : 4
		store_ln26 : 5
		add_ln22 : 3
		store_ln20 : 3
		store_ln22 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln20_fu_288        |    0    |    22   |
|    add   |       add_ln20_1_fu_337       |    0    |    20   |
|          |        add_ln22_fu_364        |    0    |    9    |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln20_fu_282       |    0    |    12   |
|          |        icmp_ln22_fu_323       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|  select  |       select_ln20_fu_329      |    0    |    2    |
|          |      select_ln20_1_fu_343     |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |   sext_ln20_read_read_fu_102  |    0    |    0    |
|          |  sext_ln20_1_read_read_fu_108 |    0    |    0    |
|   read   |  sext_ln20_2_read_read_fu_114 |    0    |    0    |
|          | P1_DRAM_addr_read_read_fu_120 |    0    |    0    |
|          | P2_DRAM_addr_read_read_fu_125 |    0    |    0    |
|          | P3_DRAM_addr_read_read_fu_130 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     sext_ln20_cast_fu_252     |    0    |    0    |
|   sext   |    sext_ln20_1_cast_fu_256    |    0    |    0    |
|          |    sext_ln20_2_cast_fu_260    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        zext_ln20_fu_351       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    86   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|P1_DRAM_addr_read_reg_420|   32   |
|P2_DRAM_addr_read_reg_427|   32   |
|P3_DRAM_addr_read_reg_434|   32   |
|        i_reg_387        |   13   |
|    icmp_ln20_reg_416    |    1   |
|  indvar_flatten_reg_394 |   15   |
|        j_reg_380        |    2   |
| sext_ln20_1_cast_reg_406|   64   |
| sext_ln20_2_cast_reg_411|   64   |
|  sext_ln20_cast_reg_401 |   64   |
+-------------------------+--------+
|          Total          |   319  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   86   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   319  |    -   |
+-----------+--------+--------+
|   Total   |   319  |   86   |
+-----------+--------+--------+
