<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Users\HUIP\Desktop\VGA_CardGame\impl\gwsynthesis\VGA_CardGame.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Users\HUIP\Desktop\VGA_CardGame\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.08</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9LQ144C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 02 15:29:03 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1454</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>743</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>32</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>rgb_vs_Z</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>m1/rgb_vs_s1/Q </td>
</tr>
<tr>
<td>m4/clk_cnt[3]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt_3_s0/Q </td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500
<td>0.000</td>
<td>40.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>m0/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rgb_vs_Z</td>
<td>50.000(MHz)</td>
<td>180.300(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>m4/clk_cnt[3]</td>
<td>50.000(MHz)</td>
<td>152.714(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>42.002(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rgb_vs_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rgb_vs_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m4/clk_cnt[3]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m4/clk_cnt[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.009</td>
<td>m4/left_time_0_s2/Q</td>
<td>m2/data_out_4_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-1.792</td>
<td>14.353</td>
</tr>
<tr>
<td>2</td>
<td>9.510</td>
<td>m4/left_time_0_s2/Q</td>
<td>m2/data_out_6_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-1.792</td>
<td>11.853</td>
</tr>
<tr>
<td>3</td>
<td>9.566</td>
<td>m2/vs_in_r_s0/D</td>
<td>m2/vs_in_r_s0/D</td>
<td>rgb_vs_Z:[F]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-2.820</td>
<td>2.824</td>
</tr>
<tr>
<td>4</td>
<td>10.136</td>
<td>m4/n6_s1/I3</td>
<td>m4/clk_cnt_3_s0/D</td>
<td>m4/clk_cnt[3]:[F]</td>
<td>rgb_vs_Z:[R]</td>
<td>10.000</td>
<td>-1.396</td>
<td>0.830</td>
</tr>
<tr>
<td>5</td>
<td>10.331</td>
<td>m4/left_time_0_s2/Q</td>
<td>m2/data_out_5_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-1.792</td>
<td>11.031</td>
</tr>
<tr>
<td>6</td>
<td>11.756</td>
<td>m1/n242_s3/I2</td>
<td>m1/rgb_vs_s1/D</td>
<td>rgb_vs_Z:[F]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-2.820</td>
<td>0.634</td>
</tr>
<tr>
<td>7</td>
<td>11.824</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/state_0_s1/CE</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-1.792</td>
<td>9.895</td>
</tr>
<tr>
<td>8</td>
<td>13.296</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/state_1_s1/CE</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-1.792</td>
<td>8.423</td>
</tr>
<tr>
<td>9</td>
<td>13.452</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/left_time_3_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.148</td>
</tr>
<tr>
<td>10</td>
<td>13.662</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/left_time_2_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.938</td>
</tr>
<tr>
<td>11</td>
<td>13.674</td>
<td>m4/state_0_s1/Q</td>
<td>m4/left_time_4_s0/CE</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>1.792</td>
<td>4.460</td>
</tr>
<tr>
<td>12</td>
<td>13.674</td>
<td>m4/state_0_s1/Q</td>
<td>m4/left_time_5_s0/CE</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>1.792</td>
<td>4.460</td>
</tr>
<tr>
<td>13</td>
<td>13.674</td>
<td>m4/state_0_s1/Q</td>
<td>m4/left_time_7_s0/CE</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>1.792</td>
<td>4.460</td>
</tr>
<tr>
<td>14</td>
<td>13.674</td>
<td>m4/state_0_s1/Q</td>
<td>m4/left_time_8_s0/CE</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>1.792</td>
<td>4.460</td>
</tr>
<tr>
<td>15</td>
<td>13.674</td>
<td>m4/state_0_s1/Q</td>
<td>m4/left_time_11_s0/CE</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>1.792</td>
<td>4.460</td>
</tr>
<tr>
<td>16</td>
<td>13.688</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/left_time_0_s2/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.912</td>
</tr>
<tr>
<td>17</td>
<td>13.866</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/left_time_9_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.734</td>
</tr>
<tr>
<td>18</td>
<td>13.866</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/left_time_10_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.734</td>
</tr>
<tr>
<td>19</td>
<td>13.876</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/left_time_4_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.724</td>
</tr>
<tr>
<td>20</td>
<td>13.876</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/left_time_5_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.724</td>
</tr>
<tr>
<td>21</td>
<td>13.876</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/left_time_7_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.724</td>
</tr>
<tr>
<td>22</td>
<td>13.884</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/left_time_6_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.716</td>
</tr>
<tr>
<td>23</td>
<td>14.046</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/left_time_11_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.554</td>
</tr>
<tr>
<td>24</td>
<td>14.210</td>
<td>m4/left_time_0_s2/Q</td>
<td>m4/left_time_1_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.390</td>
</tr>
<tr>
<td>25</td>
<td>14.454</td>
<td>m4/clk_cnt_0_s0/Q</td>
<td>m4/clk_cnt_1_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>rgb_vs_Z:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.146</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.416</td>
<td>m1/n242_s3/I2</td>
<td>m1/rgb_vs_s1/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.761</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.105</td>
<td>m2/vs_in_r_s0/D</td>
<td>m2/vs_in_r_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.761</td>
<td>1.686</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.828</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_42_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>0.967</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.821</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_10_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>0.974</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.821</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_60_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>0.974</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.821</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_62_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>0.974</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.548</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_41_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.247</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.548</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_45_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.247</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.507</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_13_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.288</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.507</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_61_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.288</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.505</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_49_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.291</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.505</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_58_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.291</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.500</td>
<td>m4/clk_cnt_0_s0/Q</td>
<td>m4/card_loc_32_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.295</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.498</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_2_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.297</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.498</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_34_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.297</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.498</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_50_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.297</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.487</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_22_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.309</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.487</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_30_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.309</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.487</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_38_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.309</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.487</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_46_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.309</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.467</td>
<td>m4/n6_s1/I3</td>
<td>m4/clk_cnt_3_s0/D</td>
<td>m4/clk_cnt[3]:[R]</td>
<td>rgb_vs_Z:[R]</td>
<td>0.000</td>
<td>-0.996</td>
<td>0.558</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.303</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_52_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.492</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.303</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_54_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.492</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.228</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_18_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.567</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.160</td>
<td>m4/clk_cnt_2_s0/Q</td>
<td>m4/card_loc_29_s0/D</td>
<td>rgb_vs_Z:[R]</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.765</td>
<td>1.635</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.862</td>
<td>9.112</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rgb_vs_Z</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.862</td>
<td>9.112</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rgb_vs_Z</td>
<td>m4/clk_cnt_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.862</td>
<td>9.112</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rgb_vs_Z</td>
<td>m4/clk_cnt_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.862</td>
<td>9.112</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rgb_vs_Z</td>
<td>m4/clk_cnt_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.083</td>
<td>9.333</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m4/clk_cnt[3]</td>
<td>m4/left_time_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.083</td>
<td>9.333</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m4/clk_cnt[3]</td>
<td>m4/left_time_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.083</td>
<td>9.333</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m4/clk_cnt[3]</td>
<td>m4/left_time_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.083</td>
<td>9.333</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m4/clk_cnt[3]</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td>9</td>
<td>8.083</td>
<td>9.333</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m4/clk_cnt[3]</td>
<td>m4/left_time_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.083</td>
<td>9.333</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>m4/clk_cnt[3]</td>
<td>m4/left_time_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/data_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>21.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>23.439</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>m2/n1402_s54/I3</td>
</tr>
<tr>
<td>24.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">m2/n1402_s54/F</td>
</tr>
<tr>
<td>24.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>m2/n1402_s46/I0</td>
</tr>
<tr>
<td>25.299</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">m2/n1402_s46/F</td>
</tr>
<tr>
<td>25.304</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>m2/n1402_s28/I1</td>
</tr>
<tr>
<td>26.126</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">m2/n1402_s28/F</td>
</tr>
<tr>
<td>26.931</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>m2/n1402_s11/I0</td>
</tr>
<tr>
<td>27.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">m2/n1402_s11/F</td>
</tr>
<tr>
<td>27.562</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>m2/n1402_s3/I0</td>
</tr>
<tr>
<td>28.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">m2/n1402_s3/F</td>
</tr>
<tr>
<td>30.059</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>m2/n1415_s5/I1</td>
</tr>
<tr>
<td>31.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">m2/n1415_s5/F</td>
</tr>
<tr>
<td>31.912</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>m2/n1415_s1/I3</td>
</tr>
<tr>
<td>32.944</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">m2/n1415_s1/F</td>
</tr>
<tr>
<td>35.381</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">m2/data_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>m2/data_out_4_s0/CLK</td>
</tr>
<tr>
<td>42.790</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m2/data_out_4_s0</td>
</tr>
<tr>
<td>42.390</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>m2/data_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.398, 44.577%; route: 7.496, 52.230%; tC2Q: 0.458, 3.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/data_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>21.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>23.439</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>m2/n1402_s54/I3</td>
</tr>
<tr>
<td>24.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">m2/n1402_s54/F</td>
</tr>
<tr>
<td>24.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>m2/n1402_s46/I0</td>
</tr>
<tr>
<td>25.299</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">m2/n1402_s46/F</td>
</tr>
<tr>
<td>25.304</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>m2/n1402_s28/I1</td>
</tr>
<tr>
<td>26.126</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">m2/n1402_s28/F</td>
</tr>
<tr>
<td>26.931</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>m2/n1402_s11/I0</td>
</tr>
<tr>
<td>27.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">m2/n1402_s11/F</td>
</tr>
<tr>
<td>27.562</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>m2/n1402_s3/I0</td>
</tr>
<tr>
<td>28.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">m2/n1402_s3/F</td>
</tr>
<tr>
<td>30.225</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>m2/n1413_s1/I1</td>
</tr>
<tr>
<td>31.257</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">m2/n1413_s1/F</td>
</tr>
<tr>
<td>32.881</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT20[B]</td>
<td style=" font-weight:bold;">m2/data_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>m2/data_out_6_s0/CLK</td>
</tr>
<tr>
<td>42.790</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m2/data_out_6_s0</td>
</tr>
<tr>
<td>42.390</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT20[B]</td>
<td>m2/data_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.366, 45.273%; route: 6.028, 50.860%; tC2Q: 0.458, 3.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>m2/vs_in_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/vs_in_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>32.824</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">m2/vs_in_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>m2/vs_in_r_s0/CLK</td>
</tr>
<tr>
<td>42.790</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m2/vs_in_r_s0</td>
</tr>
<tr>
<td>42.390</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>m2/vs_in_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.824, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>10.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" font-weight:bold;">m4/n6_s1/I3</td>
</tr>
<tr>
<td>10.830</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">m4/n6_s1/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>21.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt_3_s0</td>
</tr>
<tr>
<td>20.966</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 99.013%; route: 0.000, 0.000%; tC2Q: 0.008, 0.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/data_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>21.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>23.439</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>m2/n1402_s54/I3</td>
</tr>
<tr>
<td>24.471</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">m2/n1402_s54/F</td>
</tr>
<tr>
<td>24.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>m2/n1402_s46/I0</td>
</tr>
<tr>
<td>25.299</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">m2/n1402_s46/F</td>
</tr>
<tr>
<td>25.304</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>m2/n1402_s28/I1</td>
</tr>
<tr>
<td>26.126</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">m2/n1402_s28/F</td>
</tr>
<tr>
<td>26.931</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>m2/n1402_s11/I0</td>
</tr>
<tr>
<td>27.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">m2/n1402_s11/F</td>
</tr>
<tr>
<td>27.562</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>m2/n1402_s3/I0</td>
</tr>
<tr>
<td>28.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">m2/n1402_s3/F</td>
</tr>
<tr>
<td>29.095</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>m2/n1402_s0/I2</td>
</tr>
<tr>
<td>30.127</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">m2/n1402_s0/F</td>
</tr>
<tr>
<td>32.060</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT22[B]</td>
<td style=" font-weight:bold;">m2/data_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT22[B]</td>
<td>m2/data_out_5_s0/CLK</td>
</tr>
<tr>
<td>42.790</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m2/data_out_5_s0</td>
</tr>
<tr>
<td>42.390</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT22[B]</td>
<td>m2/data_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.366, 48.643%; route: 5.207, 47.203%; tC2Q: 0.458, 4.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/n242_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>m1/rgb_vs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>30.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">m1/n242_s3/I2</td>
</tr>
<tr>
<td>30.634</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">m1/n242_s3/F</td>
</tr>
<tr>
<td>30.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">m1/rgb_vs_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/CLK</td>
</tr>
<tr>
<td>42.790</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m1/rgb_vs_s1</td>
</tr>
<tr>
<td>42.390</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 98.708%; route: 0.000, 0.000%; tC2Q: 0.008, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>21.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>22.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>23.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>23.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>24.243</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>24.260</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>m4/n278_s16/I3</td>
</tr>
<tr>
<td>25.292</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">m4/n278_s16/F</td>
</tr>
<tr>
<td>26.614</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>m4/n278_s7/I0</td>
</tr>
<tr>
<td>27.646</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">m4/n278_s7/F</td>
</tr>
<tr>
<td>29.594</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>m4/state_0_s3/I2</td>
</tr>
<tr>
<td>30.219</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">m4/state_0_s3/F</td>
</tr>
<tr>
<td>30.923</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" font-weight:bold;">m4/state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>m4/state_0_s1/CLK</td>
</tr>
<tr>
<td>42.790</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/state_0_s1</td>
</tr>
<tr>
<td>42.747</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>m4/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.610, 46.590%; route: 4.827, 48.778%; tC2Q: 0.458, 4.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>21.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>22.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>23.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>23.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>24.243</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>24.260</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>m4/n278_s16/I3</td>
</tr>
<tr>
<td>25.292</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">m4/n278_s16/F</td>
</tr>
<tr>
<td>26.614</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>m4/n278_s7/I0</td>
</tr>
<tr>
<td>27.640</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">m4/n278_s7/F</td>
</tr>
<tr>
<td>29.451</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" font-weight:bold;">m4/state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>m4/state_1_s1/CLK</td>
</tr>
<tr>
<td>42.790</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/state_1_s1</td>
</tr>
<tr>
<td>42.747</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>m4/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 47.240%; route: 3.986, 47.318%; tC2Q: 0.458, 5.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>3.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>3.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>4.243</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>m4/n278_s16/I3</td>
</tr>
<tr>
<td>5.292</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">m4/n278_s16/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>m4/n80_s1/I0</td>
</tr>
<tr>
<td>7.176</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">m4/n80_s1/F</td>
</tr>
<tr>
<td>7.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" font-weight:bold;">m4/left_time_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>m4/left_time_3_s0/CLK</td>
</tr>
<tr>
<td>20.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>m4/left_time_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 64.816%; route: 1.705, 27.729%; tC2Q: 0.458, 7.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>3.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>3.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>4.243</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>m4/n278_s16/I3</td>
</tr>
<tr>
<td>5.292</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">m4/n278_s16/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>m4/n81_s1/I2</td>
</tr>
<tr>
<td>6.966</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">m4/n81_s1/F</td>
</tr>
<tr>
<td>6.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>m4/left_time_2_s0/CLK</td>
</tr>
<tr>
<td>20.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>m4/left_time_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 63.572%; route: 1.705, 28.710%; tC2Q: 0.458, 7.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>m4/state_0_s1/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C39[1][B]</td>
<td style=" font-weight:bold;">m4/state_0_s1/Q</td>
</tr>
<tr>
<td>4.944</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>m4/left_time_11_s3/I0</td>
</tr>
<tr>
<td>5.746</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">m4/left_time_11_s3/F</td>
</tr>
<tr>
<td>7.280</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">m4/left_time_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>m4/left_time_4_s0/CLK</td>
</tr>
<tr>
<td>20.998</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/left_time_4_s0</td>
</tr>
<tr>
<td>20.955</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>m4/left_time_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.792</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 17.981%; route: 3.200, 71.743%; tC2Q: 0.458, 10.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>m4/state_0_s1/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C39[1][B]</td>
<td style=" font-weight:bold;">m4/state_0_s1/Q</td>
</tr>
<tr>
<td>4.944</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>m4/left_time_11_s3/I0</td>
</tr>
<tr>
<td>5.746</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">m4/left_time_11_s3/F</td>
</tr>
<tr>
<td>7.280</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" font-weight:bold;">m4/left_time_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>m4/left_time_5_s0/CLK</td>
</tr>
<tr>
<td>20.998</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/left_time_5_s0</td>
</tr>
<tr>
<td>20.955</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>m4/left_time_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.792</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 17.981%; route: 3.200, 71.743%; tC2Q: 0.458, 10.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>m4/state_0_s1/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C39[1][B]</td>
<td style=" font-weight:bold;">m4/state_0_s1/Q</td>
</tr>
<tr>
<td>4.944</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>m4/left_time_11_s3/I0</td>
</tr>
<tr>
<td>5.746</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">m4/left_time_11_s3/F</td>
</tr>
<tr>
<td>7.280</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" font-weight:bold;">m4/left_time_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>m4/left_time_7_s0/CLK</td>
</tr>
<tr>
<td>20.998</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/left_time_7_s0</td>
</tr>
<tr>
<td>20.955</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>m4/left_time_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.792</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 17.981%; route: 3.200, 71.743%; tC2Q: 0.458, 10.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>m4/state_0_s1/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C39[1][B]</td>
<td style=" font-weight:bold;">m4/state_0_s1/Q</td>
</tr>
<tr>
<td>4.944</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>m4/left_time_11_s3/I0</td>
</tr>
<tr>
<td>5.746</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">m4/left_time_11_s3/F</td>
</tr>
<tr>
<td>7.280</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>m4/left_time_8_s0/CLK</td>
</tr>
<tr>
<td>20.998</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/left_time_8_s0</td>
</tr>
<tr>
<td>20.955</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>m4/left_time_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.792</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 17.981%; route: 3.200, 71.743%; tC2Q: 0.458, 10.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.820</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>m4/state_0_s1/CLK</td>
</tr>
<tr>
<td>3.279</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C39[1][B]</td>
<td style=" font-weight:bold;">m4/state_0_s1/Q</td>
</tr>
<tr>
<td>4.944</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>m4/left_time_11_s3/I0</td>
</tr>
<tr>
<td>5.746</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">m4/left_time_11_s3/F</td>
</tr>
<tr>
<td>7.280</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" font-weight:bold;">m4/left_time_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>m4/left_time_11_s0/CLK</td>
</tr>
<tr>
<td>20.998</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/left_time_11_s0</td>
</tr>
<tr>
<td>20.955</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>m4/left_time_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.792</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 17.981%; route: 3.200, 71.743%; tC2Q: 0.458, 10.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>3.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>3.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>4.243</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>m4/n278_s16/I3</td>
</tr>
<tr>
<td>5.292</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">m4/n278_s16/F</td>
</tr>
<tr>
<td>6.118</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/n83_s3/I1</td>
</tr>
<tr>
<td>6.940</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">m4/n83_s3/F</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>20.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 63.855%; route: 1.679, 28.393%; tC2Q: 0.458, 7.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>3.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>3.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>4.223</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>m4/n74_s2/I2</td>
</tr>
<tr>
<td>5.711</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">m4/n74_s2/F</td>
</tr>
<tr>
<td>6.136</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>m4/n74_s1/I2</td>
</tr>
<tr>
<td>6.762</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">m4/n74_s1/F</td>
</tr>
<tr>
<td>6.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">m4/left_time_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>m4/left_time_9_s0/CLK</td>
</tr>
<tr>
<td>20.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>m4/left_time_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.588, 62.578%; route: 1.687, 29.428%; tC2Q: 0.458, 7.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>3.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>3.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>4.223</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>m4/n74_s2/I2</td>
</tr>
<tr>
<td>5.711</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">m4/n74_s2/F</td>
</tr>
<tr>
<td>6.136</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>m4/n73_s1/I2</td>
</tr>
<tr>
<td>6.762</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">m4/n73_s1/F</td>
</tr>
<tr>
<td>6.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" font-weight:bold;">m4/left_time_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>m4/left_time_10_s0/CLK</td>
</tr>
<tr>
<td>20.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>m4/left_time_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.588, 62.578%; route: 1.687, 29.428%; tC2Q: 0.458, 7.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>3.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>3.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>4.243</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>m4/n278_s16/I3</td>
</tr>
<tr>
<td>5.286</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">m4/n278_s16/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>m4/n79_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">m4/n79_s1/F</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">m4/left_time_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>m4/left_time_4_s0/CLK</td>
</tr>
<tr>
<td>20.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>m4/left_time_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 69.513%; route: 1.287, 22.480%; tC2Q: 0.458, 8.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>3.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>3.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>4.243</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>m4/n278_s16/I3</td>
</tr>
<tr>
<td>5.286</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">m4/n278_s16/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>m4/n78_s1/I2</td>
</tr>
<tr>
<td>6.752</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">m4/n78_s1/F</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" font-weight:bold;">m4/left_time_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>m4/left_time_5_s0/CLK</td>
</tr>
<tr>
<td>20.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>m4/left_time_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 69.513%; route: 1.287, 22.480%; tC2Q: 0.458, 8.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>3.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>3.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>4.243</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>m4/n278_s16/I3</td>
</tr>
<tr>
<td>5.286</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">m4/n278_s16/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>m4/n76_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">m4/n76_s1/F</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" font-weight:bold;">m4/left_time_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>m4/left_time_7_s0/CLK</td>
</tr>
<tr>
<td>20.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>m4/left_time_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 69.513%; route: 1.287, 22.480%; tC2Q: 0.458, 8.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>3.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>3.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>4.243</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>m4/n278_s16/I3</td>
</tr>
<tr>
<td>5.286</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">m4/n278_s16/F</td>
</tr>
<tr>
<td>5.712</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>m4/n77_s1/I0</td>
</tr>
<tr>
<td>6.744</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">m4/n77_s1/F</td>
</tr>
<tr>
<td>6.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">m4/left_time_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>m4/left_time_6_s0/CLK</td>
</tr>
<tr>
<td>20.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>m4/left_time_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 69.609%; route: 1.279, 22.373%; tC2Q: 0.458, 8.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>3.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>3.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>4.223</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>m4/n74_s2/I2</td>
</tr>
<tr>
<td>5.749</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">m4/n74_s2/F</td>
</tr>
<tr>
<td>5.760</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>m4/n72_s1/I2</td>
</tr>
<tr>
<td>6.582</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">m4/n72_s1/F</td>
</tr>
<tr>
<td>6.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" font-weight:bold;">m4/left_time_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>m4/left_time_11_s0/CLK</td>
</tr>
<tr>
<td>20.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>m4/left_time_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.822, 68.817%; route: 1.273, 22.930%; tC2Q: 0.458, 8.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/left_time_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/left_time_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_0_s2/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>m4/n79_s2/I0</td>
</tr>
<tr>
<td>3.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">m4/n79_s2/F</td>
</tr>
<tr>
<td>3.421</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>m4/n76_s2/I3</td>
</tr>
<tr>
<td>4.243</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">m4/n76_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>m4/n278_s16/I3</td>
</tr>
<tr>
<td>5.292</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">m4/n278_s16/F</td>
</tr>
<tr>
<td>5.319</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>m4/n82_s1/I0</td>
</tr>
<tr>
<td>6.418</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">m4/n82_s1/F</td>
</tr>
<tr>
<td>6.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">m4/left_time_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>21.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>m4/left_time_1_s0/CLK</td>
</tr>
<tr>
<td>20.628</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>m4/left_time_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 75.176%; route: 0.880, 16.320%; tC2Q: 0.458, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td>m4/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R14C37[2][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.475</td>
<td>2.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>m4/n8_s0/I0</td>
</tr>
<tr>
<td>5.574</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">m4/n8_s0/F</td>
</tr>
<tr>
<td>6.542</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>m4/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>20.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>m4/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.355%; route: 3.589, 69.739%; tC2Q: 0.458, 8.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m1/n242_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>m1/rgb_vs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">m1/n242_s3/I2</td>
</tr>
<tr>
<td>40.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">m1/n242_s3/F</td>
</tr>
<tr>
<td>40.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">m1/rgb_vs_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m1/rgb_vs_s1</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m2/vs_in_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m2/vs_in_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>41.686</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">m2/vs_in_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>m2/vs_in_r_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m2/vs_in_r_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>m2/vs_in_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.686, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_42_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.590</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>m4/n140_s12/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">m4/n140_s12/F</td>
</tr>
<tr>
<td>41.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">m4/card_loc_42_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>m4/card_loc_42_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_42_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>m4/card_loc_42_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.478%; route: 0.261, 27.043%; tC2Q: 0.333, 34.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.597</td>
<td>0.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>m4/n164_s13/I0</td>
</tr>
<tr>
<td>41.969</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">m4/n164_s13/F</td>
</tr>
<tr>
<td>41.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" font-weight:bold;">m4/card_loc_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>m4/card_loc_10_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_10_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>m4/card_loc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.201%; route: 0.268, 27.569%; tC2Q: 0.333, 34.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.597</td>
<td>0.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>m4/n127_s11/I1</td>
</tr>
<tr>
<td>41.969</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">m4/n127_s11/F</td>
</tr>
<tr>
<td>41.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">m4/card_loc_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>m4/card_loc_60_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_60_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>m4/card_loc_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.201%; route: 0.268, 27.569%; tC2Q: 0.333, 34.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.597</td>
<td>0.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>m4/n125_s10/I2</td>
</tr>
<tr>
<td>41.969</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">m4/n125_s10/F</td>
</tr>
<tr>
<td>41.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">m4/card_loc_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>m4/card_loc_62_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_62_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>m4/card_loc_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.201%; route: 0.268, 27.569%; tC2Q: 0.333, 34.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.871</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>m4/n141_s10/I2</td>
</tr>
<tr>
<td>42.243</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">m4/n141_s10/F</td>
</tr>
<tr>
<td>42.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">m4/card_loc_41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>m4/card_loc_41_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_41_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>m4/card_loc_41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.822%; route: 0.542, 43.456%; tC2Q: 0.333, 26.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.871</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>m4/n138_s12/I0</td>
</tr>
<tr>
<td>42.243</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">m4/n138_s12/F</td>
</tr>
<tr>
<td>42.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">m4/card_loc_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>m4/card_loc_45_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_45_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>m4/card_loc_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.822%; route: 0.542, 43.456%; tC2Q: 0.333, 26.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.912</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>m4/n162_s11/I0</td>
</tr>
<tr>
<td>42.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td style=" background: #97FFFF;">m4/n162_s11/F</td>
</tr>
<tr>
<td>42.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">m4/card_loc_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>m4/card_loc_13_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_13_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>m4/card_loc_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.875%; route: 0.583, 45.250%; tC2Q: 0.333, 25.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.912</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>m4/n126_s13/I1</td>
</tr>
<tr>
<td>42.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" background: #97FFFF;">m4/n126_s13/F</td>
</tr>
<tr>
<td>42.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">m4/card_loc_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>m4/card_loc_61_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_61_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>m4/card_loc_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.875%; route: 0.583, 45.250%; tC2Q: 0.333, 25.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_49_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.914</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>m4/n135_s11/I2</td>
</tr>
<tr>
<td>42.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">m4/n135_s11/F</td>
</tr>
<tr>
<td>42.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td style=" font-weight:bold;">m4/card_loc_49_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>m4/card_loc_49_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_49_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>m4/card_loc_49_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.824%; route: 0.585, 45.348%; tC2Q: 0.333, 25.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_58_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.914</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>m4/n128_s12/I0</td>
</tr>
<tr>
<td>42.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">m4/n128_s12/F</td>
</tr>
<tr>
<td>42.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">m4/card_loc_58_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>m4/card_loc_58_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_58_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>m4/card_loc_58_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.824%; route: 0.585, 45.348%; tC2Q: 0.333, 25.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td>m4/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R14C37[2][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>41.567</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>m4/n138_s11/I0</td>
</tr>
<tr>
<td>42.291</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td style=" background: #97FFFF;">m4/n138_s11/F</td>
</tr>
<tr>
<td>42.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td style=" font-weight:bold;">m4/card_loc_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>m4/card_loc_32_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_32_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>m4/card_loc_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 55.905%; route: 0.238, 18.355%; tC2Q: 0.333, 25.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.921</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>m4/n135_s10/I1</td>
</tr>
<tr>
<td>42.293</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">m4/n135_s10/F</td>
</tr>
<tr>
<td>42.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">m4/card_loc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>m4/card_loc_2_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_2_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>m4/card_loc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.676%; route: 0.592, 45.629%; tC2Q: 0.333, 25.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.921</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>m4/n146_s6/I1</td>
</tr>
<tr>
<td>42.293</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">m4/n146_s6/F</td>
</tr>
<tr>
<td>42.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">m4/card_loc_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>m4/card_loc_34_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_34_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>m4/card_loc_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.676%; route: 0.592, 45.629%; tC2Q: 0.333, 25.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_50_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.921</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>m4/n519_s3/I0</td>
</tr>
<tr>
<td>42.293</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">m4/n519_s3/F</td>
</tr>
<tr>
<td>42.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" font-weight:bold;">m4/card_loc_50_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>m4/card_loc_50_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_50_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>m4/card_loc_50_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.676%; route: 0.592, 45.629%; tC2Q: 0.333, 25.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.932</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>m4/n155_s11/I0</td>
</tr>
<tr>
<td>42.304</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">m4/n155_s11/F</td>
</tr>
<tr>
<td>42.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">m4/card_loc_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>m4/card_loc_22_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_22_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>m4/card_loc_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.430%; route: 0.603, 46.096%; tC2Q: 0.333, 25.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.932</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>m4/n149_s10/I2</td>
</tr>
<tr>
<td>42.304</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">m4/n149_s10/F</td>
</tr>
<tr>
<td>42.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" font-weight:bold;">m4/card_loc_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>m4/card_loc_30_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_30_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>m4/card_loc_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.430%; route: 0.603, 46.096%; tC2Q: 0.333, 25.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.932</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>m4/n143_s11/I0</td>
</tr>
<tr>
<td>42.304</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">m4/n143_s11/F</td>
</tr>
<tr>
<td>42.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">m4/card_loc_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>m4/card_loc_38_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_38_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>m4/card_loc_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.430%; route: 0.603, 46.096%; tC2Q: 0.333, 25.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_46_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.932</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>m4/n137_s11/I2</td>
</tr>
<tr>
<td>42.304</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">m4/n137_s11/F</td>
</tr>
<tr>
<td>42.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">m4/card_loc_46_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>m4/card_loc_46_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_46_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>m4/card_loc_46_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.430%; route: 0.603, 46.096%; tC2Q: 0.333, 25.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/n6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m4/clk_cnt[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" font-weight:bold;">m4/n6_s1/I3</td>
</tr>
<tr>
<td>0.558</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">m4/n6_s1/F</td>
</tr>
<tr>
<td>0.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>0.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/clk_cnt_3_s0</td>
</tr>
<tr>
<td>1.026</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>m4/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.996</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 99.577%; route: 0.000, 0.000%; tC2Q: 0.002, 0.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.932</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>m4/n133_s11/I0</td>
</tr>
<tr>
<td>42.488</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">m4/n133_s11/F</td>
</tr>
<tr>
<td>42.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td style=" font-weight:bold;">m4/card_loc_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>m4/card_loc_52_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_52_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>m4/card_loc_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 37.253%; route: 0.603, 40.413%; tC2Q: 0.333, 22.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_54_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.932</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td>m4/n131_s11/I0</td>
</tr>
<tr>
<td>42.488</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td style=" background: #97FFFF;">m4/n131_s11/F</td>
</tr>
<tr>
<td>42.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td style=" font-weight:bold;">m4/card_loc_54_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td>m4/card_loc_54_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_54_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[2][B]</td>
<td>m4/card_loc_54_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 37.253%; route: 0.603, 40.413%; tC2Q: 0.333, 22.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>42.563</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">m4/card_loc_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>m4/card_loc_18_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_18_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>m4/card_loc_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 78.732%; tC2Q: 0.333, 21.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>m4/card_loc_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgb_vs_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>40.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>41.329</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">m4/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>41.907</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>m4/n150_s12/I1</td>
</tr>
<tr>
<td>42.631</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td style=" background: #97FFFF;">m4/n150_s12/F</td>
</tr>
<tr>
<td>42.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td style=" font-weight:bold;">m4/card_loc_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.576</td>
<td>2.576</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>PLL_L</td>
<td>m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>42.761</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>m4/card_loc_29_s0/CLK</td>
</tr>
<tr>
<td>42.791</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>m4/card_loc_29_s0</td>
</tr>
<tr>
<td>42.791</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>m4/card_loc_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 44.279%; route: 0.578, 35.335%; tC2Q: 0.333, 20.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.112</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m4/clk_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>11.883</td>
<td>1.883</td>
<td>tNET</td>
<td>FF</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>20.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>m4/clk_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.112</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m4/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>11.883</td>
<td>1.883</td>
<td>tNET</td>
<td>FF</td>
<td>m4/clk_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>20.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>m4/clk_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.112</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m4/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>11.883</td>
<td>1.883</td>
<td>tNET</td>
<td>FF</td>
<td>m4/clk_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>20.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>m4/clk_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.112</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m4/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>11.883</td>
<td>1.883</td>
<td>tNET</td>
<td>FF</td>
<td>m4/clk_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rgb_vs_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m1/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>20.996</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>m4/clk_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.083</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m4/left_time_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>11.399</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>m4/left_time_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>20.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>m4/left_time_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.083</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m4/left_time_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>11.399</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>m4/left_time_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>20.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>m4/left_time_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.083</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m4/left_time_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>11.399</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>m4/left_time_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>20.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>m4/left_time_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.083</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m4/left_time_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>11.399</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>20.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>m4/left_time_0_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.083</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m4/left_time_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>11.399</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>m4/left_time_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>20.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>m4/left_time_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.083</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>m4/left_time_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>11.399</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>m4/left_time_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m4/clk_cnt[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m4/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>20.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>m4/left_time_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>270</td>
<td>rgb_clk</td>
<td>13.674</td>
<td>0.262</td>
</tr>
<tr>
<td>68</td>
<td>n280_9</td>
<td>35.125</td>
<td>1.982</td>
</tr>
<tr>
<td>64</td>
<td>card_loc[22]</td>
<td>23.469</td>
<td>4.892</td>
</tr>
<tr>
<td>64</td>
<td>card_loc[30]</td>
<td>22.534</td>
<td>5.069</td>
</tr>
<tr>
<td>64</td>
<td>card_loc[52]</td>
<td>22.884</td>
<td>3.782</td>
</tr>
<tr>
<td>64</td>
<td>card_loc[60]</td>
<td>22.949</td>
<td>3.915</td>
</tr>
<tr>
<td>64</td>
<td>card_loc[54]</td>
<td>21.232</td>
<td>5.443</td>
</tr>
<tr>
<td>64</td>
<td>card_loc[38]</td>
<td>22.904</td>
<td>4.588</td>
</tr>
<tr>
<td>64</td>
<td>card_loc[46]</td>
<td>23.077</td>
<td>5.875</td>
</tr>
<tr>
<td>63</td>
<td>card_loc[62]</td>
<td>21.813</td>
<td>4.750</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C24</td>
<td>90.28%</td>
</tr>
<tr>
<td>R9C37</td>
<td>81.94%</td>
</tr>
<tr>
<td>R11C37</td>
<td>81.94%</td>
</tr>
<tr>
<td>R13C33</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C35</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C36</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C24</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C34</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C14</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C22</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
