Analysis & Synthesis report for VGA
Sat Dec 02 08:47:25 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |toplevel|PS2_Controller:c|s_ps2_transceiver
 10. State Machine - |toplevel|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 11. State Machine - |toplevel|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 12. State Machine - |toplevel|fill:v|PS2_Controller:c|s_ps2_transceiver
 13. State Machine - |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 14. State Machine - |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 15. State Machine - |toplevel|audio:a|PS2_Controller:c1|s_ps2_transceiver
 16. State Machine - |toplevel|audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 17. State Machine - |toplevel|audio:a|PS2_Controller:c1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 18. State Machine - |toplevel|audio:a|avconf:avc|mSetup_ST
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 25. Source assignments for audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 26. Source assignments for audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 27. Source assignments for audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 28. Source assignments for fill:v|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 29. Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 30. Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 31. Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 32. Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 33. Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 34. Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 35. Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 36. Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 37. Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 38. Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 39. Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 40. Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 41. Parameter Settings for User Entity Instance: audio:a|avconf:avc
 42. Parameter Settings for User Entity Instance: audio:a|PS2_Controller:c1
 43. Parameter Settings for User Entity Instance: audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out
 44. Parameter Settings for User Entity Instance: fill:v|vga_adapter:VGA
 45. Parameter Settings for User Entity Instance: fill:v|vga_adapter:VGA|vga_address_translator:user_input_translator
 46. Parameter Settings for User Entity Instance: fill:v|vga_adapter:VGA|altsyncram:VideoMemory
 47. Parameter Settings for User Entity Instance: fill:v|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 48. Parameter Settings for User Entity Instance: fill:v|vga_adapter:VGA|vga_controller:controller
 49. Parameter Settings for User Entity Instance: fill:v|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 50. Parameter Settings for User Entity Instance: fill:v|vga:u2
 51. Parameter Settings for User Entity Instance: fill:v|PS2_Controller:c
 52. Parameter Settings for User Entity Instance: fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out
 53. Parameter Settings for User Entity Instance: PS2_Controller:c
 54. Parameter Settings for User Entity Instance: PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out
 55. scfifo Parameter Settings by Entity Instance
 56. altpll Parameter Settings by Entity Instance
 57. altsyncram Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "PS2_Controller:c"
 59. Port Connectivity Checks: "fill:v|PS2_Controller:c"
 60. Port Connectivity Checks: "fill:v|vga:u2"
 61. Port Connectivity Checks: "fill:v|vga_adapter:VGA|vga_controller:controller"
 62. Port Connectivity Checks: "audio:a|PS2_Controller:c1"
 63. Port Connectivity Checks: "audio:a|avconf:avc|I2C_Controller:u0"
 64. Port Connectivity Checks: "audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 65. Port Connectivity Checks: "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 66. Port Connectivity Checks: "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 67. Port Connectivity Checks: "audio:a|Audio_Controller:Audio_Controller"
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Analysis & Synthesis Messages
 71. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 02 08:47:25 2023           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; VGA                                             ;
; Top-level Entity Name           ; toplevel                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 515                                             ;
; Total pins                      ; 54                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 73,984                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; toplevel           ; VGA                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+--------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+--------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; ../I2C_Controller.v                        ; yes             ; User Verilog HDL File        ; W:/Final Project/I2C_Controller.v                                       ;         ;
; ../avconf.v                                ; yes             ; User Verilog HDL File        ; W:/Final Project/avconf.v                                               ;         ;
; ../Audio_Controller.v                      ; yes             ; User Verilog HDL File        ; W:/Final Project/Audio_Controller.v                                     ;         ;
; ../Audio_Clock.v                           ; yes             ; User Wizard-Generated File   ; W:/Final Project/Audio_Clock.v                                          ;         ;
; ../audio.v                                 ; yes             ; User Verilog HDL File        ; W:/Final Project/audio.v                                                ;         ;
; ../Altera_UP_SYNC_FIFO.v                   ; yes             ; User Verilog HDL File        ; W:/Final Project/Altera_UP_SYNC_FIFO.v                                  ;         ;
; ../Altera_UP_Clock_Edge.v                  ; yes             ; User Verilog HDL File        ; W:/Final Project/Altera_UP_Clock_Edge.v                                 ;         ;
; ../Altera_UP_Audio_Out_Serializer.v        ; yes             ; User Verilog HDL File        ; W:/Final Project/Altera_UP_Audio_Out_Serializer.v                       ;         ;
; ../Altera_UP_Audio_In_Deserializer.v       ; yes             ; User Verilog HDL File        ; W:/Final Project/Altera_UP_Audio_In_Deserializer.v                      ;         ;
; ../Altera_UP_Audio_Bit_Counter.v           ; yes             ; User Verilog HDL File        ; W:/Final Project/Altera_UP_Audio_Bit_Counter.v                          ;         ;
; PS2_Controller/PS2_Controller.v            ; yes             ; User Verilog HDL File        ; W:/Final Project/VGA/PS2_Controller/PS2_Controller.v                    ;         ;
; PS2_Controller/Altera_UP_PS2_Data_In.v     ; yes             ; User Verilog HDL File        ; W:/Final Project/VGA/PS2_Controller/Altera_UP_PS2_Data_In.v             ;         ;
; PS2_Controller/Altera_UP_PS2_Command_Out.v ; yes             ; User Verilog HDL File        ; W:/Final Project/VGA/PS2_Controller/Altera_UP_PS2_Command_Out.v         ;         ;
; vga_adapter/vga_pll.v                      ; yes             ; User Wizard-Generated File   ; W:/Final Project/VGA/vga_adapter/vga_pll.v                              ;         ;
; vga_adapter/vga_controller.v               ; yes             ; User Verilog HDL File        ; W:/Final Project/VGA/vga_adapter/vga_controller.v                       ;         ;
; vga_adapter/vga_address_translator.v       ; yes             ; User Verilog HDL File        ; W:/Final Project/VGA/vga_adapter/vga_address_translator.v               ;         ;
; vga_adapter/vga_adapter.v                  ; yes             ; User Verilog HDL File        ; W:/Final Project/VGA/vga_adapter/vga_adapter.v                          ;         ;
; VGA.v                                      ; yes             ; User Verilog HDL File        ; W:/Final Project/VGA/VGA.v                                              ;         ;
; fill.v                                     ; yes             ; User Verilog HDL File        ; W:/Final Project/VGA/fill.v                                             ;         ;
; top.v                                      ; yes             ; User Verilog HDL File        ; W:/Final Project/VGA/top.v                                              ;         ;
; scfifo.tdf                                 ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                              ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                               ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                               ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                               ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                               ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; aglobal180.inc                             ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; db/scfifo_7ba1.tdf                         ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/scfifo_7ba1.tdf                                 ;         ;
; db/a_dpfifo_q2a1.tdf                       ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/a_dpfifo_q2a1.tdf                               ;         ;
; db/altsyncram_n3i1.tdf                     ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/altsyncram_n3i1.tdf                             ;         ;
; db/cmpr_6l8.tdf                            ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/cmpr_6l8.tdf                                    ;         ;
; db/cntr_h2b.tdf                            ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/cntr_h2b.tdf                                    ;         ;
; db/cntr_u27.tdf                            ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/cntr_u27.tdf                                    ;         ;
; db/cntr_i2b.tdf                            ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/cntr_i2b.tdf                                    ;         ;
; altpll.tdf                                 ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                            ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                          ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                          ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/audio_clock_altpll.v                    ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/audio_clock_altpll.v                            ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                 ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                 ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                               ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_m6m1.tdf                     ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/altsyncram_m6m1.tdf                             ;         ;
; db/decode_7la.tdf                          ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/decode_7la.tdf                                  ;         ;
; db/decode_01a.tdf                          ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/decode_01a.tdf                                  ;         ;
; db/mux_ifb.tdf                             ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/mux_ifb.tdf                                     ;         ;
; db/altpll_80u.tdf                          ; yes             ; Auto-Generated Megafunction  ; W:/Final Project/VGA/db/altpll_80u.tdf                                  ;         ;
+--------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 467            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 774            ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 146            ;
;     -- 5 input functions                    ; 161            ;
;     -- 4 input functions                    ; 78             ;
;     -- <=3 input functions                  ; 388            ;
;                                             ;                ;
; Dedicated logic registers                   ; 515            ;
;                                             ;                ;
; I/O pins                                    ; 54             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 73984          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 548            ;
; Total fan-out                               ; 7250           ;
; Average fan-out                             ; 4.70           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |toplevel                                                        ; 774 (1)             ; 515 (0)                   ; 73984             ; 0          ; 54   ; 0            ; |toplevel                                                                                                                                                                                                                                          ; toplevel                        ; work         ;
;    |PS2_Controller:c|                                            ; 87 (4)              ; 63 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |toplevel|PS2_Controller:c                                                                                                                                                                                                                         ; PS2_Controller                  ; work         ;
;       |Altera_UP_PS2_Command_Out:PS2_Command_Out|                ; 83 (83)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                                               ; Altera_UP_PS2_Command_Out       ; work         ;
;    |audio:a|                                                     ; 523 (136)           ; 362 (38)                  ; 16384             ; 0          ; 0    ; 0            ; |toplevel|audio:a                                                                                                                                                                                                                                  ; audio                           ; work         ;
;       |Audio_Controller:Audio_Controller|                        ; 269 (4)             ; 222 (4)                   ; 16384             ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 109 (5)             ; 108 (36)                  ; 8192              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 153 (57)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;                |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;       |PS2_Controller:c1|                                        ; 20 (3)              ; 27 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|PS2_Controller:c1                                                                                                                                                                                                                ; PS2_Controller                  ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                     ; 17 (17)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|PS2_Controller:c1|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                              ; Altera_UP_PS2_Data_In           ; work         ;
;       |avconf:avc|                                               ; 98 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|avconf:avc                                                                                                                                                                                                                       ; avconf                          ; work         ;
;          |I2C_Controller:u0|                                     ; 44 (44)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel|audio:a|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; I2C_Controller                  ; work         ;
;    |fill:v|                                                      ; 163 (0)             ; 90 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |toplevel|fill:v                                                                                                                                                                                                                                   ; fill                            ; work         ;
;       |PS2_Controller:c|                                         ; 19 (3)              ; 27 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|PS2_Controller:c                                                                                                                                                                                                                  ; PS2_Controller                  ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                     ; 16 (16)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                                ; Altera_UP_PS2_Data_In           ; work         ;
;       |vga:u2|                                                   ; 81 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga:u2                                                                                                                                                                                                                            ; vga                             ; work         ;
;          |piano:p|                                               ; 81 (81)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga:u2|piano:p                                                                                                                                                                                                                    ; piano                           ; work         ;
;       |vga_adapter:VGA|                                          ; 63 (2)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga_adapter:VGA                                                                                                                                                                                                                   ; vga_adapter                     ; work         ;
;          |altsyncram:VideoMemory|                                ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                            ; altsyncram                      ; work         ;
;             |altsyncram_m6m1:auto_generated|                     ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                                                                                                                                                             ; altsyncram_m6m1                 ; work         ;
;                |decode_01a:rden_decode_b|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b                                                                                                                                    ; decode_01a                      ; work         ;
;                |decode_7la:decode2|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2                                                                                                                                          ; decode_7la                      ; work         ;
;                |mux_ifb:mux3|                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3                                                                                                                                                ; mux_ifb                         ; work         ;
;          |vga_address_translator:user_input_translator|          ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                      ; vga_address_translator          ; work         ;
;          |vga_controller:controller|                             ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                         ; vga_controller                  ; work         ;
;             |vga_address_translator:controller_translator|       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                            ; vga_address_translator          ; work         ;
;          |vga_pll:mypll|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                     ; vga_pll                         ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                             ; altpll                          ; work         ;
;                |altpll_80u:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel|fill:v|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                   ; altpll_80u                      ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; fill:v|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|PS2_Controller:c|s_ps2_transceiver                                                                                                                                                                                                 ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                            ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|fill:v|PS2_Controller:c|s_ps2_transceiver                                                                                                                                                                                          ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                     ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|audio:a|PS2_Controller:c1|s_ps2_transceiver                                                                                                                                                                                        ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|audio:a|PS2_Controller:c1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                   ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |toplevel|audio:a|avconf:avc|mSetup_ST            ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                            ; Reason for Removal                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; audio:a|delay[18]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                      ;
; PS2_Controller:c|idle_counter[0..7]                                                                                      ; Lost fanout                                                                                                                 ;
; fill:v|PS2_Controller:c|idle_counter[0..7]                                                                               ; Lost fanout                                                                                                                 ;
; audio:a|PS2_Controller:c1|idle_counter[0..7]                                                                             ; Lost fanout                                                                                                                 ;
; audio:a|avconf:avc|mI2C_DATA[16,17,19,23]                                                                                ; Stuck at GND due to stuck port data_in                                                                                      ;
; audio:a|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                     ; Stuck at GND due to stuck port data_in                                                                                      ;
; audio:a|PS2_Controller:c1|ps2_data_reg                                                                                   ; Merged with PS2_Controller:c|ps2_data_reg                                                                                   ;
; fill:v|PS2_Controller:c|ps2_data_reg                                                                                     ; Merged with PS2_Controller:c|ps2_data_reg                                                                                   ;
; audio:a|PS2_Controller:c1|ps2_clk_reg                                                                                    ; Merged with PS2_Controller:c|ps2_clk_reg                                                                                    ;
; fill:v|PS2_Controller:c|ps2_clk_reg                                                                                      ; Merged with PS2_Controller:c|ps2_clk_reg                                                                                    ;
; audio:a|PS2_Controller:c1|last_ps2_clk                                                                                   ; Merged with PS2_Controller:c|last_ps2_clk                                                                                   ;
; fill:v|PS2_Controller:c|last_ps2_clk                                                                                     ; Merged with PS2_Controller:c|last_ps2_clk                                                                                   ;
; fill:v|vga:u2|piano:p|oColour[1]                                                                                         ; Merged with fill:v|vga:u2|piano:p|oColour[0]                                                                                ;
; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                             ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ;
; audio:a|avconf:avc|I2C_Controller:u0|SD[20,21]                                                                           ; Merged with audio:a|avconf:avc|I2C_Controller:u0|SD[18]                                                                     ;
; audio:a|avconf:avc|mI2C_DATA[20,21]                                                                                      ; Merged with audio:a|avconf:avc|mI2C_DATA[18]                                                                                ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                    ; Merged with audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                              ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                      ; Merged with fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                ;
; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                ; Stuck at GND due to stuck port data_in                                                                                      ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                         ; Stuck at GND due to stuck port data_in                                                                                      ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND due to stuck port data_in                                                                                      ;
; PS2_Controller:c|s_ps2_transceiver~2                                                                                     ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|s_ps2_transceiver~3                                                                                     ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                           ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                           ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                           ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                      ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                      ; Lost fanout                                                                                                                 ;
; fill:v|PS2_Controller:c|s_ps2_transceiver~2                                                                              ; Lost fanout                                                                                                                 ;
; fill:v|PS2_Controller:c|s_ps2_transceiver~3                                                                              ; Lost fanout                                                                                                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                    ; Lost fanout                                                                                                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                    ; Lost fanout                                                                                                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                    ; Lost fanout                                                                                                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                               ; Lost fanout                                                                                                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                               ; Lost fanout                                                                                                                 ;
; audio:a|PS2_Controller:c1|s_ps2_transceiver~2                                                                            ; Lost fanout                                                                                                                 ;
; audio:a|PS2_Controller:c1|s_ps2_transceiver~3                                                                            ; Lost fanout                                                                                                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                                                                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                                                                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                                                                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                                                                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                                                                                 ;
; audio:a|avconf:avc|mSetup_ST~9                                                                                           ; Lost fanout                                                                                                                 ;
; audio:a|avconf:avc|mSetup_ST~10                                                                                          ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                                                      ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                 ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                              ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0..3]                                                      ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                               ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|s_ps2_transceiver.PS2_STATE_0_IDLE                                                                      ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                   ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                               ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                              ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                                    ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                                       ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                              ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                                    ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                  ; Lost fanout                                                                                                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                         ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                                           ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                                           ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                                             ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                                           ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA            ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13]                         ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13]                         ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13]                           ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13]                         ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK           ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1]                          ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1]                          ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1]                            ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1]                          ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[2]                          ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[2]                          ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[2]                            ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[2]                          ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3]                          ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3]                          ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3]                            ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3]                          ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4]                          ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4]                          ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4]                            ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4]                          ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[5]                          ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[5]                          ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[5]                            ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[5]                          ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[6]                          ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[6]                          ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[6]                            ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[6]                          ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7]                          ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7]                          ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7]                            ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7]                          ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8]                          ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8]                          ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8]                            ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8]                          ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9]                          ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9]                          ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9]                            ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9]                          ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10]                         ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10]                         ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10]                           ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10]                         ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11]                         ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11]                         ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11]                           ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11]                         ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12]                         ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12]                         ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12]                           ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12]                         ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                     ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                           ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                           ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                             ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                           ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                           ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                           ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                             ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                           ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                           ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                           ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                             ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                           ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[4]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[4]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[4]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[4]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17]                                 ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17]                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17]                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16]                                 ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16]                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16]                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15]                                 ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15]                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15]                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14]                                 ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14]                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14]                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[2]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[2]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[2]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[2]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13]                                 ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13]                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13]                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12]                                 ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12]                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12]                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11]                                 ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11]                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11]                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10]                                 ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10]                                 ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10]                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9]                                   ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9]                                     ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9]                                   ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8]                                   ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8]                                     ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8]                                   ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7]                                   ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7]                                     ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7]                                   ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[6]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[6]                                   ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[6]                                     ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[6]                                   ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[5]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[5]                                   ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[5]                                     ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[5]                                   ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[4]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[4]                                   ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[4]                                     ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[4]                                   ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[3]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[3]                                   ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[3]                                     ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[3]                                   ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[2]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[2]                                   ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[2]                                     ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[2]                                   ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1]                                   ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1]                                   ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1]                                     ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1]                                   ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10]                                  ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10]                                  ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10]                                    ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10]                                  ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT         ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR       ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT        ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT          ; Merged with PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ;
; fill:v|PS2_Controller:c|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                       ; Merged with audio:a|PS2_Controller:c1|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                            ;
; fill:v|PS2_Controller:c|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                        ; Merged with audio:a|PS2_Controller:c1|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                             ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                          ; Merged with audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out               ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                       ; Merged with audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                            ;
; audio:a|PS2_Controller:c1|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                                                                      ;
; fill:v|PS2_Controller:c|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                        ; Stuck at GND due to stuck port data_in                                                                                      ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Lost fanout                                                                                                                 ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Lost fanout                                                                                                                 ;
; audio:a|PS2_Controller:c1|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                                                                      ;
; audio:a|PS2_Controller:c1|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                                                                      ;
; fill:v|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                       ; Stuck at GND due to stuck port data_in                                                                                      ;
; audio:a|PS2_Controller:c1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                                                                      ;
; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                            ; Stuck at GND due to stuck port data_in                                                                                      ;
; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                ; Lost fanout                                                                                                                 ;
; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR              ; Lost fanout                                                                                                                 ;
; Total Number of Removed Registers = 249                                                                                  ;                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                   ;
+---------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                      ;
+---------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+
; PS2_Controller:c|s_ps2_transceiver~2                                ; Lost Fanouts              ; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en,                                        ;
;                                                                     ;                           ; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                     ;                           ; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                     ;                           ; PS2_Controller:c|s_ps2_transceiver.PS2_STATE_1_DATA_IN,                                                     ;
;                                                                     ;                           ; PS2_Controller:c|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT,                                                 ;
;                                                                     ;                           ; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN,                      ;
;                                                                     ;                           ; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                     ;                           ; PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2 ; Lost Fanouts              ; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0],                                           ;
;                                                                     ;                           ; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1],                                           ;
;                                                                     ;                           ; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2],                                           ;
;                                                                     ;                           ; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3],                                           ;
;                                                                     ;                           ; PS2_Controller:c|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                     ;                           ; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA,                ;
;                                                                     ;                           ; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN,                      ;
;                                                                     ;                           ; PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                     ;
; PS2_Controller:c|idle_counter[3]                                    ; Lost Fanouts              ; PS2_Controller:c|idle_counter[4], PS2_Controller:c|idle_counter[5],                                         ;
;                                                                     ;                           ; PS2_Controller:c|idle_counter[6], PS2_Controller:c|idle_counter[7]                                          ;
; fill:v|PS2_Controller:c|idle_counter[3]                             ; Lost Fanouts              ; fill:v|PS2_Controller:c|idle_counter[4], fill:v|PS2_Controller:c|idle_counter[5],                           ;
;                                                                     ;                           ; fill:v|PS2_Controller:c|idle_counter[6], fill:v|PS2_Controller:c|idle_counter[7]                            ;
; audio:a|PS2_Controller:c1|idle_counter[3]                           ; Lost Fanouts              ; audio:a|PS2_Controller:c1|idle_counter[4],                                                                  ;
;                                                                     ;                           ; audio:a|PS2_Controller:c1|idle_counter[5],                                                                  ;
;                                                                     ;                           ; audio:a|PS2_Controller:c1|idle_counter[6],                                                                  ;
;                                                                     ;                           ; audio:a|PS2_Controller:c1|idle_counter[7]                                                                   ;
; audio:a|PS2_Controller:c1|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; audio:a|PS2_Controller:c1|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                       ;
;                                                                     ; due to stuck port data_in ; fill:v|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA,         ;
;                                                                     ;                           ; audio:a|PS2_Controller:c1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA        ;
; audio:a|PS2_Controller:c1|s_ps2_transceiver~2                       ; Lost Fanouts              ; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                       ;
;                                                                     ;                           ; audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out           ;
; audio:a|avconf:avc|mI2C_DATA[23]                                    ; Stuck at GND              ; audio:a|avconf:avc|I2C_Controller:u0|SD[23]                                                                 ;
;                                                                     ; due to stuck port data_in ;                                                                                                             ;
; audio:a|avconf:avc|mI2C_DATA[19]                                    ; Stuck at GND              ; audio:a|avconf:avc|I2C_Controller:u0|SD[19]                                                                 ;
;                                                                     ; due to stuck port data_in ;                                                                                                             ;
; audio:a|avconf:avc|mI2C_DATA[17]                                    ; Stuck at GND              ; audio:a|avconf:avc|I2C_Controller:u0|SD[17]                                                                 ;
;                                                                     ; due to stuck port data_in ;                                                                                                             ;
; audio:a|avconf:avc|mI2C_DATA[16]                                    ; Stuck at GND              ; audio:a|avconf:avc|I2C_Controller:u0|SD[16]                                                                 ;
;                                                                     ; due to stuck port data_in ;                                                                                                             ;
+---------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 515   ;
; Number of registers using Synchronous Clear  ; 355   ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 318   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; audio:a|avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; audio:a|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 19      ;
; audio:a|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 22      ;
; audio:a|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 26      ;
; audio:a|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 23      ;
; audio:a|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 20      ;
; audio:a|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 27      ;
; audio:a|avconf:avc|I2C_Controller:u0|END           ; 5       ;
; audio:a|avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9             ;         ;
+----------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[6]                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |toplevel|audio:a|PS2_Controller:c1|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[3]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[7]                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |toplevel|audio:a|PS2_Controller:c1|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[1]                                                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |toplevel|fill:v|vga:u2|piano:p|oX[1]                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |toplevel|fill:v|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |toplevel|fill:v|vga:u2|piano:p|yc[0]                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[25]                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |toplevel|fill:v|vga:u2|piano:p|xc[7]                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4] ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |toplevel|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1]                                                                           ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |toplevel|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9]                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |toplevel|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |toplevel|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                                                                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7]                                                                    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14]                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |toplevel|audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10]                                                                 ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |toplevel|audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[5]                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |toplevel|audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |toplevel|audio:a|PS2_Controller:c1|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                                                                                        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |toplevel|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[4]                                                                                   ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17]                                                                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |toplevel|audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[4]                                                                          ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |toplevel|audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |toplevel|audio:a|avconf:avc|I2C_Controller:u0|SD_COUNTER[5]                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |toplevel|fill:v|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[1]                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |toplevel|fill:v|PS2_Controller:c|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fill:v|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                    ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                   ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                     ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                       ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                    ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                    ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                      ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                      ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                       ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                   ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                         ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                         ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                ;
; VCO_MIN                       ; 0                             ; Untyped                                                                ;
; VCO_MAX                       ; 0                             ; Untyped                                                                ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                ;
; PFD_MIN                       ; 0                             ; Untyped                                                                ;
; PFD_MAX                       ; 0                             ; Untyped                                                                ;
; M_INITIAL                     ; 0                             ; Untyped                                                                ;
; M                             ; 0                             ; Untyped                                                                ;
; N                             ; 1                             ; Untyped                                                                ;
; M2                            ; 1                             ; Untyped                                                                ;
; N2                            ; 1                             ; Untyped                                                                ;
; SS                            ; 1                             ; Untyped                                                                ;
; C0_HIGH                       ; 0                             ; Untyped                                                                ;
; C1_HIGH                       ; 0                             ; Untyped                                                                ;
; C2_HIGH                       ; 0                             ; Untyped                                                                ;
; C3_HIGH                       ; 0                             ; Untyped                                                                ;
; C4_HIGH                       ; 0                             ; Untyped                                                                ;
; C5_HIGH                       ; 0                             ; Untyped                                                                ;
; C6_HIGH                       ; 0                             ; Untyped                                                                ;
; C7_HIGH                       ; 0                             ; Untyped                                                                ;
; C8_HIGH                       ; 0                             ; Untyped                                                                ;
; C9_HIGH                       ; 0                             ; Untyped                                                                ;
; C0_LOW                        ; 0                             ; Untyped                                                                ;
; C1_LOW                        ; 0                             ; Untyped                                                                ;
; C2_LOW                        ; 0                             ; Untyped                                                                ;
; C3_LOW                        ; 0                             ; Untyped                                                                ;
; C4_LOW                        ; 0                             ; Untyped                                                                ;
; C5_LOW                        ; 0                             ; Untyped                                                                ;
; C6_LOW                        ; 0                             ; Untyped                                                                ;
; C7_LOW                        ; 0                             ; Untyped                                                                ;
; C8_LOW                        ; 0                             ; Untyped                                                                ;
; C9_LOW                        ; 0                             ; Untyped                                                                ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                ;
; C0_PH                         ; 0                             ; Untyped                                                                ;
; C1_PH                         ; 0                             ; Untyped                                                                ;
; C2_PH                         ; 0                             ; Untyped                                                                ;
; C3_PH                         ; 0                             ; Untyped                                                                ;
; C4_PH                         ; 0                             ; Untyped                                                                ;
; C5_PH                         ; 0                             ; Untyped                                                                ;
; C6_PH                         ; 0                             ; Untyped                                                                ;
; C7_PH                         ; 0                             ; Untyped                                                                ;
; C8_PH                         ; 0                             ; Untyped                                                                ;
; C9_PH                         ; 0                             ; Untyped                                                                ;
; L0_HIGH                       ; 1                             ; Untyped                                                                ;
; L1_HIGH                       ; 1                             ; Untyped                                                                ;
; G0_HIGH                       ; 1                             ; Untyped                                                                ;
; G1_HIGH                       ; 1                             ; Untyped                                                                ;
; G2_HIGH                       ; 1                             ; Untyped                                                                ;
; G3_HIGH                       ; 1                             ; Untyped                                                                ;
; E0_HIGH                       ; 1                             ; Untyped                                                                ;
; E1_HIGH                       ; 1                             ; Untyped                                                                ;
; E2_HIGH                       ; 1                             ; Untyped                                                                ;
; E3_HIGH                       ; 1                             ; Untyped                                                                ;
; L0_LOW                        ; 1                             ; Untyped                                                                ;
; L1_LOW                        ; 1                             ; Untyped                                                                ;
; G0_LOW                        ; 1                             ; Untyped                                                                ;
; G1_LOW                        ; 1                             ; Untyped                                                                ;
; G2_LOW                        ; 1                             ; Untyped                                                                ;
; G3_LOW                        ; 1                             ; Untyped                                                                ;
; E0_LOW                        ; 1                             ; Untyped                                                                ;
; E1_LOW                        ; 1                             ; Untyped                                                                ;
; E2_LOW                        ; 1                             ; Untyped                                                                ;
; E3_LOW                        ; 1                             ; Untyped                                                                ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                ;
; L0_PH                         ; 0                             ; Untyped                                                                ;
; L1_PH                         ; 0                             ; Untyped                                                                ;
; G0_PH                         ; 0                             ; Untyped                                                                ;
; G1_PH                         ; 0                             ; Untyped                                                                ;
; G2_PH                         ; 0                             ; Untyped                                                                ;
; G3_PH                         ; 0                             ; Untyped                                                                ;
; E0_PH                         ; 0                             ; Untyped                                                                ;
; E1_PH                         ; 0                             ; Untyped                                                                ;
; E2_PH                         ; 0                             ; Untyped                                                                ;
; E3_PH                         ; 0                             ; Untyped                                                                ;
; M_PH                          ; 0                             ; Untyped                                                                ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                         ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|avconf:avc ;
+-----------------+-----------+-----------------------------------+
; Parameter Name  ; Value     ; Type                              ;
+-----------------+-----------+-----------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                    ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                   ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                   ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                   ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                   ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                   ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                   ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                   ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                   ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                   ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                   ;
; CLK_Freq        ; 50000000  ; Signed Integer                    ;
; I2C_Freq        ; 20000     ; Signed Integer                    ;
; LUT_SIZE        ; 50        ; Signed Integer                    ;
; SET_LIN_L       ; 0         ; Signed Integer                    ;
; SET_LIN_R       ; 1         ; Signed Integer                    ;
; SET_HEAD_L      ; 2         ; Signed Integer                    ;
; SET_HEAD_R      ; 3         ; Signed Integer                    ;
; A_PATH_CTRL     ; 4         ; Signed Integer                    ;
; D_PATH_CTRL     ; 5         ; Signed Integer                    ;
; POWER_ON        ; 6         ; Signed Integer                    ;
; SET_FORMAT      ; 7         ; Signed Integer                    ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                    ;
; SET_ACTIVE      ; 9         ; Signed Integer                    ;
; SET_VIDEO       ; 10        ; Signed Integer                    ;
+-----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|PS2_Controller:c1 ;
+------------------+-------+---------------------------------------------+
; Parameter Name   ; Value ; Type                                        ;
+------------------+-------+---------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                              ;
+------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                       ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                       ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                      ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                       ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                       ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                      ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                       ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                       ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                      ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                      ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                      ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                      ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                      ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                      ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                      ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                      ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                      ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:v|vga_adapter:VGA ;
+-------------------------+-----------+-------------------------------+
; Parameter Name          ; Value     ; Type                          ;
+-------------------------+-----------+-------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer                ;
; MONOCHROME              ; FALSE     ; String                        ;
; RESOLUTION              ; 160x120   ; String                        ;
; BACKGROUND_IMAGE        ; black.mif ; String                        ;
+-------------------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:v|vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                  ;
+----------------+---------+---------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                ;
+----------------+---------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:v|vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 3                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                 ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; black.mif            ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:v|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:v|vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+--------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                   ;
+-------------------------+------------+--------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                         ;
; MONOCHROME              ; FALSE      ; String                                                 ;
; RESOLUTION              ; 160x120    ; String                                                 ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                        ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                        ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                        ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                        ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                        ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                        ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                        ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                        ;
+-------------------------+------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:v|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                            ;
+----------------+---------+-----------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                          ;
+----------------+---------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:v|vga:u2 ;
+-----------------+----------+-------------------------------+
; Parameter Name  ; Value    ; Type                          ;
+-----------------+----------+-------------------------------+
; X_SCREEN_PIXELS ; 10100000 ; Unsigned Binary               ;
; Y_SCREEN_PIXELS ; 1111000  ; Unsigned Binary               ;
+-----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:v|PS2_Controller:c ;
+------------------+-------+-------------------------------------------+
; Parameter Name   ; Value ; Type                                      ;
+------------------+-------+-------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                            ;
+------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:v|PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                     ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                     ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                    ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                     ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                     ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                    ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                     ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                     ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                    ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                    ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                    ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                    ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                    ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                    ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                    ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                    ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                    ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:c ;
+------------------+-------+------------------------------------+
; Parameter Name   ; Value ; Type                               ;
+------------------+-------+------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                     ;
+------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:c|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                              ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                              ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                             ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                              ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                              ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                             ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                              ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                              ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                             ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                             ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                             ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                             ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                             ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                             ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                             ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                             ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                             ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                            ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                ;
; Entity Instance            ; audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                     ;
;     -- lpm_width           ; 32                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                               ;
; Entity Instance            ; audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                     ;
;     -- lpm_width           ; 32                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                               ;
; Entity Instance            ; audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                     ;
;     -- lpm_width           ; 32                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                               ;
; Entity Instance            ; audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                     ;
;     -- lpm_width           ; 32                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                              ;
+-------------------------------+-------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                     ;
+-------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                         ;
; Entity Instance               ; audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                         ;
; Entity Instance               ; fill:v|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                              ;
;     -- OPERATION_MODE         ; NORMAL                                                                                    ;
;     -- PLL_TYPE               ; FAST                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; fill:v|vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 3                                             ;
;     -- NUMWORDS_A                         ; 19200                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 3                                             ;
;     -- NUMWORDS_B                         ; 19200                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:c"                                                                                                                                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; received_data                 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "received_data[7..1]" have no fanouts             ;
; received_data                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; received_data_en              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fill:v|PS2_Controller:c"                                                                                                                                              ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fill:v|vga:u2"                                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; oDone ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fill:v|vga_adapter:VGA|vga_controller:controller"                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio:a|PS2_Controller:c1"                                                                                                                                            ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio:a|avconf:avc|I2C_Controller:u0"                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                          ;
+--------+--------+----------+------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                           ;
; locked ; Output ; Info     ; Explicitly unconnected                                           ;
+--------+--------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                      ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                 ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "audio:a|Audio_Controller:Audio_Controller" ;
+------------------------+-------+----------+---------------------------+
; Port                   ; Type  ; Severity ; Details                   ;
+------------------------+-------+----------+---------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected    ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected    ;
+------------------------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 515                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 54                          ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 250                         ;
;     SCLR              ; 62                          ;
;     SCLR SLD          ; 7                           ;
;     plain             ; 83                          ;
; arriav_io_obuf        ; 6                           ;
; arriav_lcell_comb     ; 775                         ;
;     arith             ; 264                         ;
;         1 data inputs ; 188                         ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 48                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 490                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 78                          ;
;         5 data inputs ; 161                         ;
;         6 data inputs ; 146                         ;
;     shared            ; 20                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 54                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 137                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sat Dec 02 08:45:54 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /final project/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: W:/Final Project/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /final project/avconf.v
    Info (12023): Found entity 1: avconf File: W:/Final Project/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /final project/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: W:/Final Project/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /final project/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: W:/Final Project/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /final project/audio.v
    Info (12023): Found entity 1: audio File: W:/Final Project/audio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /final project/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: W:/Final Project/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /final project/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: W:/Final Project/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /final project/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: W:/Final Project/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /final project/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: W:/Final Project/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /final project/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: W:/Final Project/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: W:/Final Project/VGA/PS2_Controller/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: W:/Final Project/VGA/PS2_Controller/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: W:/Final Project/VGA/PS2_Controller/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: W:/Final Project/VGA/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: W:/Final Project/VGA/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: W:/Final Project/VGA/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: W:/Final Project/VGA/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 2 design units, including 2 entities, in source file vga.v
    Info (12023): Found entity 1: vga File: W:/Final Project/VGA/VGA.v Line: 17
    Info (12023): Found entity 2: piano File: W:/Final Project/VGA/VGA.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file fill.v
    Info (12023): Found entity 1: fill File: W:/Final Project/VGA/fill.v Line: 3
Warning (10238): Verilog Module Declaration warning at top.v(35): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "toplevel" File: W:/Final Project/VGA/top.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: toplevel File: W:/Final Project/VGA/top.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top.v(129): created implicit net for "keyboard" File: W:/Final Project/VGA/top.v Line: 129
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Info (12128): Elaborating entity "audio" for hierarchy "audio:a" File: W:/Final Project/VGA/top.v Line: 93
Warning (10230): Verilog HDL assignment warning at audio.v(92): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 92
Warning (10230): Verilog HDL assignment warning at audio.v(93): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 93
Warning (10230): Verilog HDL assignment warning at audio.v(94): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 94
Warning (10230): Verilog HDL assignment warning at audio.v(95): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 95
Warning (10230): Verilog HDL assignment warning at audio.v(96): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 96
Warning (10230): Verilog HDL assignment warning at audio.v(97): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 97
Warning (10230): Verilog HDL assignment warning at audio.v(98): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 98
Warning (10230): Verilog HDL assignment warning at audio.v(99): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 99
Warning (10230): Verilog HDL assignment warning at audio.v(100): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 100
Warning (10230): Verilog HDL assignment warning at audio.v(101): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 101
Warning (10230): Verilog HDL assignment warning at audio.v(102): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 102
Warning (10230): Verilog HDL assignment warning at audio.v(103): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 103
Warning (10230): Verilog HDL assignment warning at audio.v(104): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 104
Warning (10230): Verilog HDL assignment warning at audio.v(105): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 105
Warning (10230): Verilog HDL assignment warning at audio.v(106): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 106
Warning (10230): Verilog HDL assignment warning at audio.v(107): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 107
Warning (10230): Verilog HDL assignment warning at audio.v(108): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 108
Warning (10230): Verilog HDL assignment warning at audio.v(129): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 129
Warning (10230): Verilog HDL assignment warning at audio.v(143): truncated value with size 32 to match size of target (19) File: W:/Final Project/audio.v Line: 143
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "audio:a|Audio_Controller:Audio_Controller" File: W:/Final Project/audio.v Line: 195
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: W:/Final Project/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: W:/Final Project/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: W:/Final Project/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: W:/Final Project/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: W:/Final Project/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: W:/Final Project/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: W:/Final Project/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: W:/Final Project/VGA/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: W:/Final Project/VGA/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: W:/Final Project/VGA/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: W:/Final Project/VGA/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: W:/Final Project/VGA/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: W:/Final Project/VGA/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: W:/Final Project/VGA/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: W:/Final Project/VGA/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: W:/Final Project/VGA/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: W:/Final Project/VGA/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: W:/Final Project/VGA/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: W:/Final Project/VGA/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: W:/Final Project/VGA/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: W:/Final Project/VGA/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: W:/Final Project/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: W:/Final Project/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: W:/Final Project/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: W:/Final Project/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: W:/Final Project/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: W:/Final Project/VGA/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "audio:a|avconf:avc" File: W:/Final Project/audio.v Line: 202
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: W:/Final Project/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: W:/Final Project/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: W:/Final Project/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: W:/Final Project/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "audio:a|avconf:avc|I2C_Controller:u0" File: W:/Final Project/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: W:/Final Project/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: W:/Final Project/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: W:/Final Project/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "audio:a|PS2_Controller:c1" File: W:/Final Project/audio.v Line: 216
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "audio:a|PS2_Controller:c1|Altera_UP_PS2_Data_In:PS2_Data_In" File: W:/Final Project/VGA/PS2_Controller/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "audio:a|PS2_Controller:c1|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: W:/Final Project/VGA/PS2_Controller/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "fill" for hierarchy "fill:v" File: W:/Final Project/VGA/top.v Line: 117
Info (12128): Elaborating entity "vga_adapter" for hierarchy "fill:v|vga_adapter:VGA" File: W:/Final Project/VGA/fill.v Line: 72
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "fill:v|vga_adapter:VGA|vga_address_translator:user_input_translator" File: W:/Final Project/VGA/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "fill:v|vga_adapter:VGA|altsyncram:VideoMemory" File: W:/Final Project/VGA/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "fill:v|vga_adapter:VGA|altsyncram:VideoMemory" File: W:/Final Project/VGA/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "fill:v|vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/Final Project/VGA/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: W:/Final Project/VGA/db/altsyncram_m6m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "fill:v|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: W:/Final Project/VGA/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "fill:v|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: W:/Final Project/VGA/db/altsyncram_m6m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: W:/Final Project/VGA/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "fill:v|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: W:/Final Project/VGA/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: W:/Final Project/VGA/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "fill:v|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: W:/Final Project/VGA/db/altsyncram_m6m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "fill:v|vga_adapter:VGA|vga_pll:mypll" File: W:/Final Project/VGA/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "fill:v|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/Final Project/VGA/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "fill:v|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/Final Project/VGA/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "fill:v|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/Final Project/VGA/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/Final Project/VGA/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "fill:v|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "fill:v|vga_adapter:VGA|vga_controller:controller" File: W:/Final Project/VGA/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "vga" for hierarchy "fill:v|vga:u2" File: W:/Final Project/VGA/fill.v Line: 86
Info (12128): Elaborating entity "piano" for hierarchy "fill:v|vga:u2|piano:p" File: W:/Final Project/VGA/VGA.v Line: 53
Warning (10230): Verilog HDL assignment warning at VGA.v(97): truncated value with size 32 to match size of target (7) File: W:/Final Project/VGA/VGA.v Line: 97
Warning (10230): Verilog HDL assignment warning at VGA.v(101): truncated value with size 32 to match size of target (8) File: W:/Final Project/VGA/VGA.v Line: 101
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "audio:a|avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: W:/Final Project/avconf.v Line: 131
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: W:/Final Project/VGA/top.v Line: 65
Info (286030): Timing-Driven Synthesis is running
Info (17049): 68 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file W:/Final Project/VGA/output_files/VGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance fill:v|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/Final Project/VGA/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance audio:a|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/Final Project/VGA/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: W:/Final Project/VGA/top.v Line: 39
    Warning (15610): No output dependent on input pin "KEY[2]" File: W:/Final Project/VGA/top.v Line: 39
    Warning (15610): No output dependent on input pin "KEY[3]" File: W:/Final Project/VGA/top.v Line: 39
    Warning (15610): No output dependent on input pin "SW[0]" File: W:/Final Project/VGA/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[1]" File: W:/Final Project/VGA/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[2]" File: W:/Final Project/VGA/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[3]" File: W:/Final Project/VGA/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[4]" File: W:/Final Project/VGA/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[5]" File: W:/Final Project/VGA/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[6]" File: W:/Final Project/VGA/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[7]" File: W:/Final Project/VGA/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[8]" File: W:/Final Project/VGA/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[9]" File: W:/Final Project/VGA/top.v Line: 50
Info (21057): Implemented 1084 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 891 logic cells
    Info (21064): Implemented 137 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Sat Dec 02 08:47:26 2023
    Info: Elapsed time: 00:01:32
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in W:/Final Project/VGA/output_files/VGA.map.smsg.


