
005_Low_Level_Access_To_Peripherals_trng.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002440  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  080025d0  080025d0  000035d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080026b0  080026b0  00004074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080026b0  080026b0  000036b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080026b8  080026b8  00004074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080026b8  080026b8  000036b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080026bc  080026bc  000036bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080026c0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004074  2**0
                  CONTENTS
 10 .bss          00000174  20000074  20000074  00004074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001e8  200001e8  00004074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003ba8  00000000  00000000  000040a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000110c  00000000  00000000  00007c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000004b0  00000000  00000000  00008d58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000356  00000000  00000000  00009208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000209e4  00000000  00000000  0000955e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000057e2  00000000  00000000  00029f42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c1de2  00000000  00000000  0002f724  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f1506  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001890  00000000  00000000  000f154c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007b  00000000  00000000  000f2ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080025b8 	.word	0x080025b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080025b8 	.word	0x080025b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005a8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005ac:	f003 0301 	and.w	r3, r3, #1
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d013      	beq.n	80005dc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005bc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d00b      	beq.n	80005dc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005c4:	e000      	b.n	80005c8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005c6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005c8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d0f9      	beq.n	80005c6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005d2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	b2d2      	uxtb	r2, r2
 80005da:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005dc:	687b      	ldr	r3, [r7, #4]
}
 80005de:	4618      	mov	r0, r3
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 80005ea:	b580      	push	{r7, lr}
 80005ec:	b086      	sub	sp, #24
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	60f8      	str	r0, [r7, #12]
 80005f2:	60b9      	str	r1, [r7, #8]
 80005f4:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < len; i++) {
 80005f6:	2300      	movs	r3, #0
 80005f8:	617b      	str	r3, [r7, #20]
 80005fa:	e009      	b.n	8000610 <_write+0x26>
    ITM_SendChar(*ptr++);
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	1c5a      	adds	r2, r3, #1
 8000600:	60ba      	str	r2, [r7, #8]
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	4618      	mov	r0, r3
 8000606:	f7ff ffc9 	bl	800059c <ITM_SendChar>
  for (int i = 0; i < len; i++) {
 800060a:	697b      	ldr	r3, [r7, #20]
 800060c:	3301      	adds	r3, #1
 800060e:	617b      	str	r3, [r7, #20]
 8000610:	697a      	ldr	r2, [r7, #20]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	429a      	cmp	r2, r3
 8000616:	dbf1      	blt.n	80005fc <_write+0x12>
  }
  return len;
 8000618:	687b      	ldr	r3, [r7, #4]
}
 800061a:	4618      	mov	r0, r3
 800061c:	3718      	adds	r7, #24
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000624:	b590      	push	{r4, r7, lr}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800062a:	f000 f9ef 	bl	8000a0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062e:	f000 f82b 	bl	8000688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000632:	f000 f895 	bl	8000760 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  printf("\n\n\n......\n Starting trng...\n");
 8000636:	4811      	ldr	r0, [pc, #68]	@ (800067c <main+0x58>)
 8000638:	f001 f95e 	bl	80018f8 <puts>

  trng_init();
 800063c:	f000 ffe2 	bl	8001604 <trng_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t now = 0, netx_ticks = 0;
 8000640:	2300      	movs	r3, #0
 8000642:	603b      	str	r3, [r7, #0]
 8000644:	2300      	movs	r3, #0
 8000646:	607b      	str	r3, [r7, #4]

  while (1)
  {

    now = HAL_GetTick();
 8000648:	f000 fa46 	bl	8000ad8 <HAL_GetTick>
 800064c:	6038      	str	r0, [r7, #0]

    if (now >= netx_ticks) {
 800064e:	683a      	ldr	r2, [r7, #0]
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	429a      	cmp	r2, r3
 8000654:	d3f8      	bcc.n	8000648 <main+0x24>
      printf("Tick %lu random = %lu\n", now /1000, trng_get_random_number());
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	4a09      	ldr	r2, [pc, #36]	@ (8000680 <main+0x5c>)
 800065a:	fba2 2303 	umull	r2, r3, r2, r3
 800065e:	099c      	lsrs	r4, r3, #6
 8000660:	f000 ff9c 	bl	800159c <trng_get_random_number>
 8000664:	4603      	mov	r3, r0
 8000666:	461a      	mov	r2, r3
 8000668:	4621      	mov	r1, r4
 800066a:	4806      	ldr	r0, [pc, #24]	@ (8000684 <main+0x60>)
 800066c:	f001 f8dc 	bl	8001828 <iprintf>
      netx_ticks = now + 1000;
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000676:	607b      	str	r3, [r7, #4]
    now = HAL_GetTick();
 8000678:	e7e6      	b.n	8000648 <main+0x24>
 800067a:	bf00      	nop
 800067c:	080025d0 	.word	0x080025d0
 8000680:	10624dd3 	.word	0x10624dd3
 8000684:	080025ec 	.word	0x080025ec

08000688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b094      	sub	sp, #80	@ 0x50
 800068c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068e:	f107 0320 	add.w	r3, r7, #32
 8000692:	2230      	movs	r2, #48	@ 0x30
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f001 f936 	bl	8001908 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	609a      	str	r2, [r3, #8]
 80006a8:	60da      	str	r2, [r3, #12]
 80006aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ac:	2300      	movs	r3, #0
 80006ae:	60bb      	str	r3, [r7, #8]
 80006b0:	4b29      	ldr	r3, [pc, #164]	@ (8000758 <SystemClock_Config+0xd0>)
 80006b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b4:	4a28      	ldr	r2, [pc, #160]	@ (8000758 <SystemClock_Config+0xd0>)
 80006b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80006bc:	4b26      	ldr	r3, [pc, #152]	@ (8000758 <SystemClock_Config+0xd0>)
 80006be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c8:	2300      	movs	r3, #0
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	4b23      	ldr	r3, [pc, #140]	@ (800075c <SystemClock_Config+0xd4>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a22      	ldr	r2, [pc, #136]	@ (800075c <SystemClock_Config+0xd4>)
 80006d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d6:	6013      	str	r3, [r2, #0]
 80006d8:	4b20      	ldr	r3, [pc, #128]	@ (800075c <SystemClock_Config+0xd4>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006e4:	2301      	movs	r3, #1
 80006e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ee:	2302      	movs	r3, #2
 80006f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006f8:	2304      	movs	r3, #4
 80006fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006fc:	23a8      	movs	r3, #168	@ 0xa8
 80006fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000700:	2302      	movs	r3, #2
 8000702:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000704:	2304      	movs	r3, #4
 8000706:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000708:	f107 0320 	add.w	r3, r7, #32
 800070c:	4618      	mov	r0, r3
 800070e:	f000 fad5 	bl	8000cbc <HAL_RCC_OscConfig>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000718:	f000 f858 	bl	80007cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071c:	230f      	movs	r3, #15
 800071e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000720:	2302      	movs	r3, #2
 8000722:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000728:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800072c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800072e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000732:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000734:	f107 030c 	add.w	r3, r7, #12
 8000738:	2105      	movs	r1, #5
 800073a:	4618      	mov	r0, r3
 800073c:	f000 fd36 	bl	80011ac <HAL_RCC_ClockConfig>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000746:	f000 f841 	bl	80007cc <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800074a:	f000 fe15 	bl	8001378 <HAL_RCC_EnableCSS>
}
 800074e:	bf00      	nop
 8000750:	3750      	adds	r7, #80	@ 0x50
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	60fb      	str	r3, [r7, #12]
 800076a:	4b17      	ldr	r3, [pc, #92]	@ (80007c8 <MX_GPIO_Init+0x68>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a16      	ldr	r2, [pc, #88]	@ (80007c8 <MX_GPIO_Init+0x68>)
 8000770:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
 8000776:	4b14      	ldr	r3, [pc, #80]	@ (80007c8 <MX_GPIO_Init+0x68>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	60bb      	str	r3, [r7, #8]
 8000786:	4b10      	ldr	r3, [pc, #64]	@ (80007c8 <MX_GPIO_Init+0x68>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	4a0f      	ldr	r2, [pc, #60]	@ (80007c8 <MX_GPIO_Init+0x68>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	6313      	str	r3, [r2, #48]	@ 0x30
 8000792:	4b0d      	ldr	r3, [pc, #52]	@ (80007c8 <MX_GPIO_Init+0x68>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	607b      	str	r3, [r7, #4]
 80007a2:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <MX_GPIO_Init+0x68>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	4a08      	ldr	r2, [pc, #32]	@ (80007c8 <MX_GPIO_Init+0x68>)
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ae:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <MX_GPIO_Init+0x68>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	f003 0302 	and.w	r3, r3, #2
 80007b6:	607b      	str	r3, [r7, #4]
 80007b8:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007ba:	bf00      	nop
 80007bc:	3714      	adds	r7, #20
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	40023800 	.word	0x40023800

080007cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d0:	b672      	cpsid	i
}
 80007d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <Error_Handler+0x8>

080007d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	4b10      	ldr	r3, [pc, #64]	@ (8000824 <HAL_MspInit+0x4c>)
 80007e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000824 <HAL_MspInit+0x4c>)
 80007e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80007ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000824 <HAL_MspInit+0x4c>)
 80007f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	603b      	str	r3, [r7, #0]
 80007fe:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <HAL_MspInit+0x4c>)
 8000800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000802:	4a08      	ldr	r2, [pc, #32]	@ (8000824 <HAL_MspInit+0x4c>)
 8000804:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000808:	6413      	str	r3, [r2, #64]	@ 0x40
 800080a:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <HAL_MspInit+0x4c>)
 800080c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800080e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000812:	603b      	str	r3, [r7, #0]
 8000814:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000816:	bf00      	nop
 8000818:	370c      	adds	r7, #12
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	40023800 	.word	0x40023800

08000828 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800082c:	bf00      	nop
 800082e:	e7fd      	b.n	800082c <NMI_Handler+0x4>

08000830 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000834:	bf00      	nop
 8000836:	e7fd      	b.n	8000834 <HardFault_Handler+0x4>

08000838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800083c:	bf00      	nop
 800083e:	e7fd      	b.n	800083c <MemManage_Handler+0x4>

08000840 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000844:	bf00      	nop
 8000846:	e7fd      	b.n	8000844 <BusFault_Handler+0x4>

08000848 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800084c:	bf00      	nop
 800084e:	e7fd      	b.n	800084c <UsageFault_Handler+0x4>

08000850 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr

0800085e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800085e:	b480      	push	{r7}
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000862:	bf00      	nop
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr

0800086c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000870:	bf00      	nop
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr

0800087a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800087a:	b580      	push	{r7, lr}
 800087c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800087e:	f000 f917 	bl	8000ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}

08000886 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	b086      	sub	sp, #24
 800088a:	af00      	add	r7, sp, #0
 800088c:	60f8      	str	r0, [r7, #12]
 800088e:	60b9      	str	r1, [r7, #8]
 8000890:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000892:	2300      	movs	r3, #0
 8000894:	617b      	str	r3, [r7, #20]
 8000896:	e00a      	b.n	80008ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000898:	f3af 8000 	nop.w
 800089c:	4601      	mov	r1, r0
 800089e:	68bb      	ldr	r3, [r7, #8]
 80008a0:	1c5a      	adds	r2, r3, #1
 80008a2:	60ba      	str	r2, [r7, #8]
 80008a4:	b2ca      	uxtb	r2, r1
 80008a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	3301      	adds	r3, #1
 80008ac:	617b      	str	r3, [r7, #20]
 80008ae:	697a      	ldr	r2, [r7, #20]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	429a      	cmp	r2, r3
 80008b4:	dbf0      	blt.n	8000898 <_read+0x12>
  }

  return len;
 80008b6:	687b      	ldr	r3, [r7, #4]
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3718      	adds	r7, #24
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}

080008c0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80008e8:	605a      	str	r2, [r3, #4]
  return 0;
 80008ea:	2300      	movs	r3, #0
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr

080008f8 <_isatty>:

int _isatty(int file)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000900:	2301      	movs	r3, #1
}
 8000902:	4618      	mov	r0, r3
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr

0800090e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800090e:	b480      	push	{r7}
 8000910:	b085      	sub	sp, #20
 8000912:	af00      	add	r7, sp, #0
 8000914:	60f8      	str	r0, [r7, #12]
 8000916:	60b9      	str	r1, [r7, #8]
 8000918:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800091a:	2300      	movs	r3, #0
}
 800091c:	4618      	mov	r0, r3
 800091e:	3714      	adds	r7, #20
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr

08000928 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b086      	sub	sp, #24
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000930:	4a14      	ldr	r2, [pc, #80]	@ (8000984 <_sbrk+0x5c>)
 8000932:	4b15      	ldr	r3, [pc, #84]	@ (8000988 <_sbrk+0x60>)
 8000934:	1ad3      	subs	r3, r2, r3
 8000936:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800093c:	4b13      	ldr	r3, [pc, #76]	@ (800098c <_sbrk+0x64>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d102      	bne.n	800094a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000944:	4b11      	ldr	r3, [pc, #68]	@ (800098c <_sbrk+0x64>)
 8000946:	4a12      	ldr	r2, [pc, #72]	@ (8000990 <_sbrk+0x68>)
 8000948:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800094a:	4b10      	ldr	r3, [pc, #64]	@ (800098c <_sbrk+0x64>)
 800094c:	681a      	ldr	r2, [r3, #0]
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	4413      	add	r3, r2
 8000952:	693a      	ldr	r2, [r7, #16]
 8000954:	429a      	cmp	r2, r3
 8000956:	d207      	bcs.n	8000968 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000958:	f000 ffde 	bl	8001918 <__errno>
 800095c:	4603      	mov	r3, r0
 800095e:	220c      	movs	r2, #12
 8000960:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000962:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000966:	e009      	b.n	800097c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000968:	4b08      	ldr	r3, [pc, #32]	@ (800098c <_sbrk+0x64>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800096e:	4b07      	ldr	r3, [pc, #28]	@ (800098c <_sbrk+0x64>)
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4413      	add	r3, r2
 8000976:	4a05      	ldr	r2, [pc, #20]	@ (800098c <_sbrk+0x64>)
 8000978:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800097a:	68fb      	ldr	r3, [r7, #12]
}
 800097c:	4618      	mov	r0, r3
 800097e:	3718      	adds	r7, #24
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	20020000 	.word	0x20020000
 8000988:	00000400 	.word	0x00000400
 800098c:	20000090 	.word	0x20000090
 8000990:	200001e8 	.word	0x200001e8

08000994 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000998:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <SystemInit+0x20>)
 800099a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800099e:	4a05      	ldr	r2, [pc, #20]	@ (80009b4 <SystemInit+0x20>)
 80009a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	e000ed00 	.word	0xe000ed00

080009b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80009b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80009bc:	f7ff ffea 	bl	8000994 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009c0:	480c      	ldr	r0, [pc, #48]	@ (80009f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80009c2:	490d      	ldr	r1, [pc, #52]	@ (80009f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009c4:	4a0d      	ldr	r2, [pc, #52]	@ (80009fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009c8:	e002      	b.n	80009d0 <LoopCopyDataInit>

080009ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ce:	3304      	adds	r3, #4

080009d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009d4:	d3f9      	bcc.n	80009ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000a00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009d8:	4c0a      	ldr	r4, [pc, #40]	@ (8000a04 <LoopFillZerobss+0x22>)
  movs r3, #0
 80009da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009dc:	e001      	b.n	80009e2 <LoopFillZerobss>

080009de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009e0:	3204      	adds	r2, #4

080009e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009e4:	d3fb      	bcc.n	80009de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009e6:	f000 ff9d 	bl	8001924 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009ea:	f7ff fe1b 	bl	8000624 <main>
  bx  lr    
 80009ee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80009f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009f8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80009fc:	080026c0 	.word	0x080026c0
  ldr r2, =_sbss
 8000a00:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000a04:	200001e8 	.word	0x200001e8

08000a08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a08:	e7fe      	b.n	8000a08 <ADC_IRQHandler>
	...

08000a0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a10:	4b0e      	ldr	r3, [pc, #56]	@ (8000a4c <HAL_Init+0x40>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a0d      	ldr	r2, [pc, #52]	@ (8000a4c <HAL_Init+0x40>)
 8000a16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000a4c <HAL_Init+0x40>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a0a      	ldr	r2, [pc, #40]	@ (8000a4c <HAL_Init+0x40>)
 8000a22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a28:	4b08      	ldr	r3, [pc, #32]	@ (8000a4c <HAL_Init+0x40>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a07      	ldr	r2, [pc, #28]	@ (8000a4c <HAL_Init+0x40>)
 8000a2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a34:	2003      	movs	r0, #3
 8000a36:	f000 f90d 	bl	8000c54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a3a:	200f      	movs	r0, #15
 8000a3c:	f000 f808 	bl	8000a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a40:	f7ff feca 	bl	80007d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40023c00 	.word	0x40023c00

08000a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a58:	4b12      	ldr	r3, [pc, #72]	@ (8000aa4 <HAL_InitTick+0x54>)
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	4b12      	ldr	r3, [pc, #72]	@ (8000aa8 <HAL_InitTick+0x58>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	4619      	mov	r1, r3
 8000a62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f000 f917 	bl	8000ca2 <HAL_SYSTICK_Config>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e00e      	b.n	8000a9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2b0f      	cmp	r3, #15
 8000a82:	d80a      	bhi.n	8000a9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a84:	2200      	movs	r2, #0
 8000a86:	6879      	ldr	r1, [r7, #4]
 8000a88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a8c:	f000 f8ed 	bl	8000c6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a90:	4a06      	ldr	r2, [pc, #24]	@ (8000aac <HAL_InitTick+0x5c>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a96:	2300      	movs	r3, #0
 8000a98:	e000      	b.n	8000a9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	20000000 	.word	0x20000000
 8000aa8:	20000008 	.word	0x20000008
 8000aac:	20000004 	.word	0x20000004

08000ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ab4:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <HAL_IncTick+0x20>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	461a      	mov	r2, r3
 8000aba:	4b06      	ldr	r3, [pc, #24]	@ (8000ad4 <HAL_IncTick+0x24>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4413      	add	r3, r2
 8000ac0:	4a04      	ldr	r2, [pc, #16]	@ (8000ad4 <HAL_IncTick+0x24>)
 8000ac2:	6013      	str	r3, [r2, #0]
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	20000008 	.word	0x20000008
 8000ad4:	20000094 	.word	0x20000094

08000ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  return uwTick;
 8000adc:	4b03      	ldr	r3, [pc, #12]	@ (8000aec <HAL_GetTick+0x14>)
 8000ade:	681b      	ldr	r3, [r3, #0]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	20000094 	.word	0x20000094

08000af0 <__NVIC_SetPriorityGrouping>:
{
 8000af0:	b480      	push	{r7}
 8000af2:	b085      	sub	sp, #20
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	f003 0307 	and.w	r3, r3, #7
 8000afe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b00:	4b0c      	ldr	r3, [pc, #48]	@ (8000b34 <__NVIC_SetPriorityGrouping+0x44>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b06:	68ba      	ldr	r2, [r7, #8]
 8000b08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b22:	4a04      	ldr	r2, [pc, #16]	@ (8000b34 <__NVIC_SetPriorityGrouping+0x44>)
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	60d3      	str	r3, [r2, #12]
}
 8000b28:	bf00      	nop
 8000b2a:	3714      	adds	r7, #20
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr
 8000b34:	e000ed00 	.word	0xe000ed00

08000b38 <__NVIC_GetPriorityGrouping>:
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b3c:	4b04      	ldr	r3, [pc, #16]	@ (8000b50 <__NVIC_GetPriorityGrouping+0x18>)
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	0a1b      	lsrs	r3, r3, #8
 8000b42:	f003 0307 	and.w	r3, r3, #7
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <__NVIC_SetPriority>:
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	6039      	str	r1, [r7, #0]
 8000b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db0a      	blt.n	8000b7e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	b2da      	uxtb	r2, r3
 8000b6c:	490c      	ldr	r1, [pc, #48]	@ (8000ba0 <__NVIC_SetPriority+0x4c>)
 8000b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b72:	0112      	lsls	r2, r2, #4
 8000b74:	b2d2      	uxtb	r2, r2
 8000b76:	440b      	add	r3, r1
 8000b78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000b7c:	e00a      	b.n	8000b94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4908      	ldr	r1, [pc, #32]	@ (8000ba4 <__NVIC_SetPriority+0x50>)
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	f003 030f 	and.w	r3, r3, #15
 8000b8a:	3b04      	subs	r3, #4
 8000b8c:	0112      	lsls	r2, r2, #4
 8000b8e:	b2d2      	uxtb	r2, r2
 8000b90:	440b      	add	r3, r1
 8000b92:	761a      	strb	r2, [r3, #24]
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	e000e100 	.word	0xe000e100
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <NVIC_EncodePriority>:
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	@ 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bbc:	69fb      	ldr	r3, [r7, #28]
 8000bbe:	f1c3 0307 	rsb	r3, r3, #7
 8000bc2:	2b04      	cmp	r3, #4
 8000bc4:	bf28      	it	cs
 8000bc6:	2304      	movcs	r3, #4
 8000bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3304      	adds	r3, #4
 8000bce:	2b06      	cmp	r3, #6
 8000bd0:	d902      	bls.n	8000bd8 <NVIC_EncodePriority+0x30>
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	3b03      	subs	r3, #3
 8000bd6:	e000      	b.n	8000bda <NVIC_EncodePriority+0x32>
 8000bd8:	2300      	movs	r3, #0
 8000bda:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000be0:	69bb      	ldr	r3, [r7, #24]
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43da      	mvns	r2, r3
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	401a      	ands	r2, r3
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bf0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfa:	43d9      	mvns	r1, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c00:	4313      	orrs	r3, r2
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3724      	adds	r7, #36	@ 0x24
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
	...

08000c10 <SysTick_Config>:
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	3b01      	subs	r3, #1
 8000c1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c20:	d301      	bcc.n	8000c26 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000c22:	2301      	movs	r3, #1
 8000c24:	e00f      	b.n	8000c46 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c26:	4a0a      	ldr	r2, [pc, #40]	@ (8000c50 <SysTick_Config+0x40>)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c2e:	210f      	movs	r1, #15
 8000c30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c34:	f7ff ff8e 	bl	8000b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c38:	4b05      	ldr	r3, [pc, #20]	@ (8000c50 <SysTick_Config+0x40>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c3e:	4b04      	ldr	r3, [pc, #16]	@ (8000c50 <SysTick_Config+0x40>)
 8000c40:	2207      	movs	r2, #7
 8000c42:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000c44:	2300      	movs	r3, #0
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	e000e010 	.word	0xe000e010

08000c54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c5c:	6878      	ldr	r0, [r7, #4]
 8000c5e:	f7ff ff47 	bl	8000af0 <__NVIC_SetPriorityGrouping>
}
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	b086      	sub	sp, #24
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	4603      	mov	r3, r0
 8000c72:	60b9      	str	r1, [r7, #8]
 8000c74:	607a      	str	r2, [r7, #4]
 8000c76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c7c:	f7ff ff5c 	bl	8000b38 <__NVIC_GetPriorityGrouping>
 8000c80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c82:	687a      	ldr	r2, [r7, #4]
 8000c84:	68b9      	ldr	r1, [r7, #8]
 8000c86:	6978      	ldr	r0, [r7, #20]
 8000c88:	f7ff ff8e 	bl	8000ba8 <NVIC_EncodePriority>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c92:	4611      	mov	r1, r2
 8000c94:	4618      	mov	r0, r3
 8000c96:	f7ff ff5d 	bl	8000b54 <__NVIC_SetPriority>
}
 8000c9a:	bf00      	nop
 8000c9c:	3718      	adds	r7, #24
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b082      	sub	sp, #8
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	f7ff ffb0 	bl	8000c10 <SysTick_Config>
 8000cb0:	4603      	mov	r3, r0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
	...

08000cbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d101      	bne.n	8000cce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e267      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d075      	beq.n	8000dc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000cda:	4b88      	ldr	r3, [pc, #544]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000cdc:	689b      	ldr	r3, [r3, #8]
 8000cde:	f003 030c 	and.w	r3, r3, #12
 8000ce2:	2b04      	cmp	r3, #4
 8000ce4:	d00c      	beq.n	8000d00 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ce6:	4b85      	ldr	r3, [pc, #532]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000ce8:	689b      	ldr	r3, [r3, #8]
 8000cea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000cee:	2b08      	cmp	r3, #8
 8000cf0:	d112      	bne.n	8000d18 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000cf2:	4b82      	ldr	r3, [pc, #520]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000cfa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000cfe:	d10b      	bne.n	8000d18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d00:	4b7e      	ldr	r3, [pc, #504]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d05b      	beq.n	8000dc4 <HAL_RCC_OscConfig+0x108>
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d157      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000d14:	2301      	movs	r3, #1
 8000d16:	e242      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d20:	d106      	bne.n	8000d30 <HAL_RCC_OscConfig+0x74>
 8000d22:	4b76      	ldr	r3, [pc, #472]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a75      	ldr	r2, [pc, #468]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000d28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d2c:	6013      	str	r3, [r2, #0]
 8000d2e:	e01d      	b.n	8000d6c <HAL_RCC_OscConfig+0xb0>
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d38:	d10c      	bne.n	8000d54 <HAL_RCC_OscConfig+0x98>
 8000d3a:	4b70      	ldr	r3, [pc, #448]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a6f      	ldr	r2, [pc, #444]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000d40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d44:	6013      	str	r3, [r2, #0]
 8000d46:	4b6d      	ldr	r3, [pc, #436]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a6c      	ldr	r2, [pc, #432]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000d4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d50:	6013      	str	r3, [r2, #0]
 8000d52:	e00b      	b.n	8000d6c <HAL_RCC_OscConfig+0xb0>
 8000d54:	4b69      	ldr	r3, [pc, #420]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a68      	ldr	r2, [pc, #416]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000d5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d5e:	6013      	str	r3, [r2, #0]
 8000d60:	4b66      	ldr	r3, [pc, #408]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a65      	ldr	r2, [pc, #404]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000d66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d013      	beq.n	8000d9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d74:	f7ff feb0 	bl	8000ad8 <HAL_GetTick>
 8000d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d7a:	e008      	b.n	8000d8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d7c:	f7ff feac 	bl	8000ad8 <HAL_GetTick>
 8000d80:	4602      	mov	r2, r0
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	2b64      	cmp	r3, #100	@ 0x64
 8000d88:	d901      	bls.n	8000d8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	e207      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d8e:	4b5b      	ldr	r3, [pc, #364]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d0f0      	beq.n	8000d7c <HAL_RCC_OscConfig+0xc0>
 8000d9a:	e014      	b.n	8000dc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d9c:	f7ff fe9c 	bl	8000ad8 <HAL_GetTick>
 8000da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000da2:	e008      	b.n	8000db6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000da4:	f7ff fe98 	bl	8000ad8 <HAL_GetTick>
 8000da8:	4602      	mov	r2, r0
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	1ad3      	subs	r3, r2, r3
 8000dae:	2b64      	cmp	r3, #100	@ 0x64
 8000db0:	d901      	bls.n	8000db6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000db2:	2303      	movs	r3, #3
 8000db4:	e1f3      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000db6:	4b51      	ldr	r3, [pc, #324]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d1f0      	bne.n	8000da4 <HAL_RCC_OscConfig+0xe8>
 8000dc2:	e000      	b.n	8000dc6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f003 0302 	and.w	r3, r3, #2
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d063      	beq.n	8000e9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000dd2:	4b4a      	ldr	r3, [pc, #296]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	f003 030c 	and.w	r3, r3, #12
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d00b      	beq.n	8000df6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000dde:	4b47      	ldr	r3, [pc, #284]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000de6:	2b08      	cmp	r3, #8
 8000de8:	d11c      	bne.n	8000e24 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000dea:	4b44      	ldr	r3, [pc, #272]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d116      	bne.n	8000e24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000df6:	4b41      	ldr	r3, [pc, #260]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f003 0302 	and.w	r3, r3, #2
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d005      	beq.n	8000e0e <HAL_RCC_OscConfig+0x152>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	68db      	ldr	r3, [r3, #12]
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d001      	beq.n	8000e0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e1c7      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e0e:	4b3b      	ldr	r3, [pc, #236]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	691b      	ldr	r3, [r3, #16]
 8000e1a:	00db      	lsls	r3, r3, #3
 8000e1c:	4937      	ldr	r1, [pc, #220]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e22:	e03a      	b.n	8000e9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d020      	beq.n	8000e6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e2c:	4b34      	ldr	r3, [pc, #208]	@ (8000f00 <HAL_RCC_OscConfig+0x244>)
 8000e2e:	2201      	movs	r2, #1
 8000e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e32:	f7ff fe51 	bl	8000ad8 <HAL_GetTick>
 8000e36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e38:	e008      	b.n	8000e4c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e3a:	f7ff fe4d 	bl	8000ad8 <HAL_GetTick>
 8000e3e:	4602      	mov	r2, r0
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	d901      	bls.n	8000e4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	e1a8      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e4c:	4b2b      	ldr	r3, [pc, #172]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f003 0302 	and.w	r3, r3, #2
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d0f0      	beq.n	8000e3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e58:	4b28      	ldr	r3, [pc, #160]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	691b      	ldr	r3, [r3, #16]
 8000e64:	00db      	lsls	r3, r3, #3
 8000e66:	4925      	ldr	r1, [pc, #148]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	600b      	str	r3, [r1, #0]
 8000e6c:	e015      	b.n	8000e9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e6e:	4b24      	ldr	r3, [pc, #144]	@ (8000f00 <HAL_RCC_OscConfig+0x244>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e74:	f7ff fe30 	bl	8000ad8 <HAL_GetTick>
 8000e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e7a:	e008      	b.n	8000e8e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e7c:	f7ff fe2c 	bl	8000ad8 <HAL_GetTick>
 8000e80:	4602      	mov	r2, r0
 8000e82:	693b      	ldr	r3, [r7, #16]
 8000e84:	1ad3      	subs	r3, r2, r3
 8000e86:	2b02      	cmp	r3, #2
 8000e88:	d901      	bls.n	8000e8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	e187      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f003 0302 	and.w	r3, r3, #2
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d1f0      	bne.n	8000e7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f003 0308 	and.w	r3, r3, #8
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d036      	beq.n	8000f14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	695b      	ldr	r3, [r3, #20]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d016      	beq.n	8000edc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000eae:	4b15      	ldr	r3, [pc, #84]	@ (8000f04 <HAL_RCC_OscConfig+0x248>)
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000eb4:	f7ff fe10 	bl	8000ad8 <HAL_GetTick>
 8000eb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eba:	e008      	b.n	8000ece <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ebc:	f7ff fe0c 	bl	8000ad8 <HAL_GetTick>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d901      	bls.n	8000ece <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	e167      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ece:	4b0b      	ldr	r3, [pc, #44]	@ (8000efc <HAL_RCC_OscConfig+0x240>)
 8000ed0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000ed2:	f003 0302 	and.w	r3, r3, #2
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d0f0      	beq.n	8000ebc <HAL_RCC_OscConfig+0x200>
 8000eda:	e01b      	b.n	8000f14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000edc:	4b09      	ldr	r3, [pc, #36]	@ (8000f04 <HAL_RCC_OscConfig+0x248>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ee2:	f7ff fdf9 	bl	8000ad8 <HAL_GetTick>
 8000ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ee8:	e00e      	b.n	8000f08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000eea:	f7ff fdf5 	bl	8000ad8 <HAL_GetTick>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	693b      	ldr	r3, [r7, #16]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	2b02      	cmp	r3, #2
 8000ef6:	d907      	bls.n	8000f08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	e150      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
 8000efc:	40023800 	.word	0x40023800
 8000f00:	42470000 	.word	0x42470000
 8000f04:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f08:	4b88      	ldr	r3, [pc, #544]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000f0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000f0c:	f003 0302 	and.w	r3, r3, #2
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d1ea      	bne.n	8000eea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f003 0304 	and.w	r3, r3, #4
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	f000 8097 	beq.w	8001050 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f22:	2300      	movs	r3, #0
 8000f24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f26:	4b81      	ldr	r3, [pc, #516]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d10f      	bne.n	8000f52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	4b7d      	ldr	r3, [pc, #500]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f3a:	4a7c      	ldr	r2, [pc, #496]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000f3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f40:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f42:	4b7a      	ldr	r3, [pc, #488]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f52:	4b77      	ldr	r3, [pc, #476]	@ (8001130 <HAL_RCC_OscConfig+0x474>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d118      	bne.n	8000f90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f5e:	4b74      	ldr	r3, [pc, #464]	@ (8001130 <HAL_RCC_OscConfig+0x474>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a73      	ldr	r2, [pc, #460]	@ (8001130 <HAL_RCC_OscConfig+0x474>)
 8000f64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f6a:	f7ff fdb5 	bl	8000ad8 <HAL_GetTick>
 8000f6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f70:	e008      	b.n	8000f84 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f72:	f7ff fdb1 	bl	8000ad8 <HAL_GetTick>
 8000f76:	4602      	mov	r2, r0
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d901      	bls.n	8000f84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000f80:	2303      	movs	r3, #3
 8000f82:	e10c      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f84:	4b6a      	ldr	r3, [pc, #424]	@ (8001130 <HAL_RCC_OscConfig+0x474>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d0f0      	beq.n	8000f72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d106      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x2ea>
 8000f98:	4b64      	ldr	r3, [pc, #400]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f9c:	4a63      	ldr	r2, [pc, #396]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000f9e:	f043 0301 	orr.w	r3, r3, #1
 8000fa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8000fa4:	e01c      	b.n	8000fe0 <HAL_RCC_OscConfig+0x324>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	2b05      	cmp	r3, #5
 8000fac:	d10c      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x30c>
 8000fae:	4b5f      	ldr	r3, [pc, #380]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fb2:	4a5e      	ldr	r2, [pc, #376]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000fb4:	f043 0304 	orr.w	r3, r3, #4
 8000fb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8000fba:	4b5c      	ldr	r3, [pc, #368]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fbe:	4a5b      	ldr	r2, [pc, #364]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8000fc6:	e00b      	b.n	8000fe0 <HAL_RCC_OscConfig+0x324>
 8000fc8:	4b58      	ldr	r3, [pc, #352]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fcc:	4a57      	ldr	r2, [pc, #348]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000fce:	f023 0301 	bic.w	r3, r3, #1
 8000fd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8000fd4:	4b55      	ldr	r3, [pc, #340]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000fd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fd8:	4a54      	ldr	r2, [pc, #336]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8000fda:	f023 0304 	bic.w	r3, r3, #4
 8000fde:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	689b      	ldr	r3, [r3, #8]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d015      	beq.n	8001014 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fe8:	f7ff fd76 	bl	8000ad8 <HAL_GetTick>
 8000fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fee:	e00a      	b.n	8001006 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ff0:	f7ff fd72 	bl	8000ad8 <HAL_GetTick>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d901      	bls.n	8001006 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001002:	2303      	movs	r3, #3
 8001004:	e0cb      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001006:	4b49      	ldr	r3, [pc, #292]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8001008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800100a:	f003 0302 	and.w	r3, r3, #2
 800100e:	2b00      	cmp	r3, #0
 8001010:	d0ee      	beq.n	8000ff0 <HAL_RCC_OscConfig+0x334>
 8001012:	e014      	b.n	800103e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001014:	f7ff fd60 	bl	8000ad8 <HAL_GetTick>
 8001018:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800101a:	e00a      	b.n	8001032 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800101c:	f7ff fd5c 	bl	8000ad8 <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	f241 3288 	movw	r2, #5000	@ 0x1388
 800102a:	4293      	cmp	r3, r2
 800102c:	d901      	bls.n	8001032 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e0b5      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001032:	4b3e      	ldr	r3, [pc, #248]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8001034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d1ee      	bne.n	800101c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800103e:	7dfb      	ldrb	r3, [r7, #23]
 8001040:	2b01      	cmp	r3, #1
 8001042:	d105      	bne.n	8001050 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001044:	4b39      	ldr	r3, [pc, #228]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8001046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001048:	4a38      	ldr	r2, [pc, #224]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 800104a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800104e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	2b00      	cmp	r3, #0
 8001056:	f000 80a1 	beq.w	800119c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800105a:	4b34      	ldr	r3, [pc, #208]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	f003 030c 	and.w	r3, r3, #12
 8001062:	2b08      	cmp	r3, #8
 8001064:	d05c      	beq.n	8001120 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	699b      	ldr	r3, [r3, #24]
 800106a:	2b02      	cmp	r3, #2
 800106c:	d141      	bne.n	80010f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800106e:	4b31      	ldr	r3, [pc, #196]	@ (8001134 <HAL_RCC_OscConfig+0x478>)
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001074:	f7ff fd30 	bl	8000ad8 <HAL_GetTick>
 8001078:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800107a:	e008      	b.n	800108e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800107c:	f7ff fd2c 	bl	8000ad8 <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	2b02      	cmp	r3, #2
 8001088:	d901      	bls.n	800108e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800108a:	2303      	movs	r3, #3
 800108c:	e087      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800108e:	4b27      	ldr	r3, [pc, #156]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001096:	2b00      	cmp	r3, #0
 8001098:	d1f0      	bne.n	800107c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	69da      	ldr	r2, [r3, #28]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6a1b      	ldr	r3, [r3, #32]
 80010a2:	431a      	orrs	r2, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a8:	019b      	lsls	r3, r3, #6
 80010aa:	431a      	orrs	r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010b0:	085b      	lsrs	r3, r3, #1
 80010b2:	3b01      	subs	r3, #1
 80010b4:	041b      	lsls	r3, r3, #16
 80010b6:	431a      	orrs	r2, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010bc:	061b      	lsls	r3, r3, #24
 80010be:	491b      	ldr	r1, [pc, #108]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 80010c0:	4313      	orrs	r3, r2
 80010c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001134 <HAL_RCC_OscConfig+0x478>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ca:	f7ff fd05 	bl	8000ad8 <HAL_GetTick>
 80010ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010d0:	e008      	b.n	80010e4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010d2:	f7ff fd01 	bl	8000ad8 <HAL_GetTick>
 80010d6:	4602      	mov	r2, r0
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d901      	bls.n	80010e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80010e0:	2303      	movs	r3, #3
 80010e2:	e05c      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010e4:	4b11      	ldr	r3, [pc, #68]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d0f0      	beq.n	80010d2 <HAL_RCC_OscConfig+0x416>
 80010f0:	e054      	b.n	800119c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010f2:	4b10      	ldr	r3, [pc, #64]	@ (8001134 <HAL_RCC_OscConfig+0x478>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f8:	f7ff fcee 	bl	8000ad8 <HAL_GetTick>
 80010fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010fe:	e008      	b.n	8001112 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001100:	f7ff fcea 	bl	8000ad8 <HAL_GetTick>
 8001104:	4602      	mov	r2, r0
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	2b02      	cmp	r3, #2
 800110c:	d901      	bls.n	8001112 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800110e:	2303      	movs	r3, #3
 8001110:	e045      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001112:	4b06      	ldr	r3, [pc, #24]	@ (800112c <HAL_RCC_OscConfig+0x470>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d1f0      	bne.n	8001100 <HAL_RCC_OscConfig+0x444>
 800111e:	e03d      	b.n	800119c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d107      	bne.n	8001138 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e038      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
 800112c:	40023800 	.word	0x40023800
 8001130:	40007000 	.word	0x40007000
 8001134:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001138:	4b1b      	ldr	r3, [pc, #108]	@ (80011a8 <HAL_RCC_OscConfig+0x4ec>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	2b01      	cmp	r3, #1
 8001144:	d028      	beq.n	8001198 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001150:	429a      	cmp	r2, r3
 8001152:	d121      	bne.n	8001198 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800115e:	429a      	cmp	r2, r3
 8001160:	d11a      	bne.n	8001198 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001162:	68fa      	ldr	r2, [r7, #12]
 8001164:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001168:	4013      	ands	r3, r2
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800116e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001170:	4293      	cmp	r3, r2
 8001172:	d111      	bne.n	8001198 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800117e:	085b      	lsrs	r3, r3, #1
 8001180:	3b01      	subs	r3, #1
 8001182:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001184:	429a      	cmp	r2, r3
 8001186:	d107      	bne.n	8001198 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001192:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001194:	429a      	cmp	r2, r3
 8001196:	d001      	beq.n	800119c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001198:	2301      	movs	r3, #1
 800119a:	e000      	b.n	800119e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3718      	adds	r7, #24
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40023800 	.word	0x40023800

080011ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d101      	bne.n	80011c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011bc:	2301      	movs	r3, #1
 80011be:	e0cc      	b.n	800135a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011c0:	4b68      	ldr	r3, [pc, #416]	@ (8001364 <HAL_RCC_ClockConfig+0x1b8>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f003 0307 	and.w	r3, r3, #7
 80011c8:	683a      	ldr	r2, [r7, #0]
 80011ca:	429a      	cmp	r2, r3
 80011cc:	d90c      	bls.n	80011e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ce:	4b65      	ldr	r3, [pc, #404]	@ (8001364 <HAL_RCC_ClockConfig+0x1b8>)
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	b2d2      	uxtb	r2, r2
 80011d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011d6:	4b63      	ldr	r3, [pc, #396]	@ (8001364 <HAL_RCC_ClockConfig+0x1b8>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 0307 	and.w	r3, r3, #7
 80011de:	683a      	ldr	r2, [r7, #0]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d001      	beq.n	80011e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e0b8      	b.n	800135a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 0302 	and.w	r3, r3, #2
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d020      	beq.n	8001236 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 0304 	and.w	r3, r3, #4
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d005      	beq.n	800120c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001200:	4b59      	ldr	r3, [pc, #356]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	4a58      	ldr	r2, [pc, #352]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 8001206:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800120a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0308 	and.w	r3, r3, #8
 8001214:	2b00      	cmp	r3, #0
 8001216:	d005      	beq.n	8001224 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001218:	4b53      	ldr	r3, [pc, #332]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	4a52      	ldr	r2, [pc, #328]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 800121e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001222:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001224:	4b50      	ldr	r3, [pc, #320]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	494d      	ldr	r1, [pc, #308]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 8001232:	4313      	orrs	r3, r2
 8001234:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	2b00      	cmp	r3, #0
 8001240:	d044      	beq.n	80012cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	2b01      	cmp	r3, #1
 8001248:	d107      	bne.n	800125a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800124a:	4b47      	ldr	r3, [pc, #284]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001252:	2b00      	cmp	r3, #0
 8001254:	d119      	bne.n	800128a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e07f      	b.n	800135a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	2b02      	cmp	r3, #2
 8001260:	d003      	beq.n	800126a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001266:	2b03      	cmp	r3, #3
 8001268:	d107      	bne.n	800127a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800126a:	4b3f      	ldr	r3, [pc, #252]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001272:	2b00      	cmp	r3, #0
 8001274:	d109      	bne.n	800128a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e06f      	b.n	800135a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800127a:	4b3b      	ldr	r3, [pc, #236]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0302 	and.w	r3, r3, #2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d101      	bne.n	800128a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e067      	b.n	800135a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800128a:	4b37      	ldr	r3, [pc, #220]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	f023 0203 	bic.w	r2, r3, #3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	4934      	ldr	r1, [pc, #208]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 8001298:	4313      	orrs	r3, r2
 800129a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800129c:	f7ff fc1c 	bl	8000ad8 <HAL_GetTick>
 80012a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012a2:	e00a      	b.n	80012ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012a4:	f7ff fc18 	bl	8000ad8 <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d901      	bls.n	80012ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012b6:	2303      	movs	r3, #3
 80012b8:	e04f      	b.n	800135a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012ba:	4b2b      	ldr	r3, [pc, #172]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	f003 020c 	and.w	r2, r3, #12
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d1eb      	bne.n	80012a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012cc:	4b25      	ldr	r3, [pc, #148]	@ (8001364 <HAL_RCC_ClockConfig+0x1b8>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0307 	and.w	r3, r3, #7
 80012d4:	683a      	ldr	r2, [r7, #0]
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d20c      	bcs.n	80012f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012da:	4b22      	ldr	r3, [pc, #136]	@ (8001364 <HAL_RCC_ClockConfig+0x1b8>)
 80012dc:	683a      	ldr	r2, [r7, #0]
 80012de:	b2d2      	uxtb	r2, r2
 80012e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012e2:	4b20      	ldr	r3, [pc, #128]	@ (8001364 <HAL_RCC_ClockConfig+0x1b8>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	683a      	ldr	r2, [r7, #0]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d001      	beq.n	80012f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e032      	b.n	800135a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 0304 	and.w	r3, r3, #4
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d008      	beq.n	8001312 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001300:	4b19      	ldr	r3, [pc, #100]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	4916      	ldr	r1, [pc, #88]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 800130e:	4313      	orrs	r3, r2
 8001310:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0308 	and.w	r3, r3, #8
 800131a:	2b00      	cmp	r3, #0
 800131c:	d009      	beq.n	8001332 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800131e:	4b12      	ldr	r3, [pc, #72]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	691b      	ldr	r3, [r3, #16]
 800132a:	00db      	lsls	r3, r3, #3
 800132c:	490e      	ldr	r1, [pc, #56]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 800132e:	4313      	orrs	r3, r2
 8001330:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001332:	f000 f82d 	bl	8001390 <HAL_RCC_GetSysClockFreq>
 8001336:	4602      	mov	r2, r0
 8001338:	4b0b      	ldr	r3, [pc, #44]	@ (8001368 <HAL_RCC_ClockConfig+0x1bc>)
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	091b      	lsrs	r3, r3, #4
 800133e:	f003 030f 	and.w	r3, r3, #15
 8001342:	490a      	ldr	r1, [pc, #40]	@ (800136c <HAL_RCC_ClockConfig+0x1c0>)
 8001344:	5ccb      	ldrb	r3, [r1, r3]
 8001346:	fa22 f303 	lsr.w	r3, r2, r3
 800134a:	4a09      	ldr	r2, [pc, #36]	@ (8001370 <HAL_RCC_ClockConfig+0x1c4>)
 800134c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800134e:	4b09      	ldr	r3, [pc, #36]	@ (8001374 <HAL_RCC_ClockConfig+0x1c8>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff fb7c 	bl	8000a50 <HAL_InitTick>

  return HAL_OK;
 8001358:	2300      	movs	r3, #0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40023c00 	.word	0x40023c00
 8001368:	40023800 	.word	0x40023800
 800136c:	0800266c 	.word	0x0800266c
 8001370:	20000000 	.word	0x20000000
 8001374:	20000004 	.word	0x20000004

08001378 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800137c:	4b03      	ldr	r3, [pc, #12]	@ (800138c <HAL_RCC_EnableCSS+0x14>)
 800137e:	2201      	movs	r2, #1
 8001380:	601a      	str	r2, [r3, #0]
}
 8001382:	bf00      	nop
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr
 800138c:	4247004c 	.word	0x4247004c

08001390 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001390:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001394:	b094      	sub	sp, #80	@ 0x50
 8001396:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001398:	2300      	movs	r3, #0
 800139a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800139c:	2300      	movs	r3, #0
 800139e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80013a0:	2300      	movs	r3, #0
 80013a2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80013a4:	2300      	movs	r3, #0
 80013a6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013a8:	4b79      	ldr	r3, [pc, #484]	@ (8001590 <HAL_RCC_GetSysClockFreq+0x200>)
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	f003 030c 	and.w	r3, r3, #12
 80013b0:	2b08      	cmp	r3, #8
 80013b2:	d00d      	beq.n	80013d0 <HAL_RCC_GetSysClockFreq+0x40>
 80013b4:	2b08      	cmp	r3, #8
 80013b6:	f200 80e1 	bhi.w	800157c <HAL_RCC_GetSysClockFreq+0x1ec>
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d002      	beq.n	80013c4 <HAL_RCC_GetSysClockFreq+0x34>
 80013be:	2b04      	cmp	r3, #4
 80013c0:	d003      	beq.n	80013ca <HAL_RCC_GetSysClockFreq+0x3a>
 80013c2:	e0db      	b.n	800157c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013c4:	4b73      	ldr	r3, [pc, #460]	@ (8001594 <HAL_RCC_GetSysClockFreq+0x204>)
 80013c6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80013c8:	e0db      	b.n	8001582 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013ca:	4b73      	ldr	r3, [pc, #460]	@ (8001598 <HAL_RCC_GetSysClockFreq+0x208>)
 80013cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80013ce:	e0d8      	b.n	8001582 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013d0:	4b6f      	ldr	r3, [pc, #444]	@ (8001590 <HAL_RCC_GetSysClockFreq+0x200>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80013d8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013da:	4b6d      	ldr	r3, [pc, #436]	@ (8001590 <HAL_RCC_GetSysClockFreq+0x200>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d063      	beq.n	80014ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013e6:	4b6a      	ldr	r3, [pc, #424]	@ (8001590 <HAL_RCC_GetSysClockFreq+0x200>)
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	099b      	lsrs	r3, r3, #6
 80013ec:	2200      	movs	r2, #0
 80013ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80013f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80013f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80013fa:	2300      	movs	r3, #0
 80013fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80013fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001402:	4622      	mov	r2, r4
 8001404:	462b      	mov	r3, r5
 8001406:	f04f 0000 	mov.w	r0, #0
 800140a:	f04f 0100 	mov.w	r1, #0
 800140e:	0159      	lsls	r1, r3, #5
 8001410:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001414:	0150      	lsls	r0, r2, #5
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4621      	mov	r1, r4
 800141c:	1a51      	subs	r1, r2, r1
 800141e:	6139      	str	r1, [r7, #16]
 8001420:	4629      	mov	r1, r5
 8001422:	eb63 0301 	sbc.w	r3, r3, r1
 8001426:	617b      	str	r3, [r7, #20]
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	f04f 0300 	mov.w	r3, #0
 8001430:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001434:	4659      	mov	r1, fp
 8001436:	018b      	lsls	r3, r1, #6
 8001438:	4651      	mov	r1, sl
 800143a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800143e:	4651      	mov	r1, sl
 8001440:	018a      	lsls	r2, r1, #6
 8001442:	4651      	mov	r1, sl
 8001444:	ebb2 0801 	subs.w	r8, r2, r1
 8001448:	4659      	mov	r1, fp
 800144a:	eb63 0901 	sbc.w	r9, r3, r1
 800144e:	f04f 0200 	mov.w	r2, #0
 8001452:	f04f 0300 	mov.w	r3, #0
 8001456:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800145a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800145e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001462:	4690      	mov	r8, r2
 8001464:	4699      	mov	r9, r3
 8001466:	4623      	mov	r3, r4
 8001468:	eb18 0303 	adds.w	r3, r8, r3
 800146c:	60bb      	str	r3, [r7, #8]
 800146e:	462b      	mov	r3, r5
 8001470:	eb49 0303 	adc.w	r3, r9, r3
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	f04f 0200 	mov.w	r2, #0
 800147a:	f04f 0300 	mov.w	r3, #0
 800147e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001482:	4629      	mov	r1, r5
 8001484:	024b      	lsls	r3, r1, #9
 8001486:	4621      	mov	r1, r4
 8001488:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800148c:	4621      	mov	r1, r4
 800148e:	024a      	lsls	r2, r1, #9
 8001490:	4610      	mov	r0, r2
 8001492:	4619      	mov	r1, r3
 8001494:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001496:	2200      	movs	r2, #0
 8001498:	62bb      	str	r3, [r7, #40]	@ 0x28
 800149a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800149c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80014a0:	f7fe fee6 	bl	8000270 <__aeabi_uldivmod>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	4613      	mov	r3, r2
 80014aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80014ac:	e058      	b.n	8001560 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014ae:	4b38      	ldr	r3, [pc, #224]	@ (8001590 <HAL_RCC_GetSysClockFreq+0x200>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	099b      	lsrs	r3, r3, #6
 80014b4:	2200      	movs	r2, #0
 80014b6:	4618      	mov	r0, r3
 80014b8:	4611      	mov	r1, r2
 80014ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80014be:	623b      	str	r3, [r7, #32]
 80014c0:	2300      	movs	r3, #0
 80014c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80014c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80014c8:	4642      	mov	r2, r8
 80014ca:	464b      	mov	r3, r9
 80014cc:	f04f 0000 	mov.w	r0, #0
 80014d0:	f04f 0100 	mov.w	r1, #0
 80014d4:	0159      	lsls	r1, r3, #5
 80014d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014da:	0150      	lsls	r0, r2, #5
 80014dc:	4602      	mov	r2, r0
 80014de:	460b      	mov	r3, r1
 80014e0:	4641      	mov	r1, r8
 80014e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80014e6:	4649      	mov	r1, r9
 80014e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80014ec:	f04f 0200 	mov.w	r2, #0
 80014f0:	f04f 0300 	mov.w	r3, #0
 80014f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80014f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80014fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001500:	ebb2 040a 	subs.w	r4, r2, sl
 8001504:	eb63 050b 	sbc.w	r5, r3, fp
 8001508:	f04f 0200 	mov.w	r2, #0
 800150c:	f04f 0300 	mov.w	r3, #0
 8001510:	00eb      	lsls	r3, r5, #3
 8001512:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001516:	00e2      	lsls	r2, r4, #3
 8001518:	4614      	mov	r4, r2
 800151a:	461d      	mov	r5, r3
 800151c:	4643      	mov	r3, r8
 800151e:	18e3      	adds	r3, r4, r3
 8001520:	603b      	str	r3, [r7, #0]
 8001522:	464b      	mov	r3, r9
 8001524:	eb45 0303 	adc.w	r3, r5, r3
 8001528:	607b      	str	r3, [r7, #4]
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	f04f 0300 	mov.w	r3, #0
 8001532:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001536:	4629      	mov	r1, r5
 8001538:	028b      	lsls	r3, r1, #10
 800153a:	4621      	mov	r1, r4
 800153c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001540:	4621      	mov	r1, r4
 8001542:	028a      	lsls	r2, r1, #10
 8001544:	4610      	mov	r0, r2
 8001546:	4619      	mov	r1, r3
 8001548:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800154a:	2200      	movs	r2, #0
 800154c:	61bb      	str	r3, [r7, #24]
 800154e:	61fa      	str	r2, [r7, #28]
 8001550:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001554:	f7fe fe8c 	bl	8000270 <__aeabi_uldivmod>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	4613      	mov	r3, r2
 800155e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001560:	4b0b      	ldr	r3, [pc, #44]	@ (8001590 <HAL_RCC_GetSysClockFreq+0x200>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	0c1b      	lsrs	r3, r3, #16
 8001566:	f003 0303 	and.w	r3, r3, #3
 800156a:	3301      	adds	r3, #1
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001570:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001572:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001574:	fbb2 f3f3 	udiv	r3, r2, r3
 8001578:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800157a:	e002      	b.n	8001582 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800157c:	4b05      	ldr	r3, [pc, #20]	@ (8001594 <HAL_RCC_GetSysClockFreq+0x204>)
 800157e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001580:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001582:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001584:	4618      	mov	r0, r3
 8001586:	3750      	adds	r7, #80	@ 0x50
 8001588:	46bd      	mov	sp, r7
 800158a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800158e:	bf00      	nop
 8001590:	40023800 	.word	0x40023800
 8001594:	00f42400 	.word	0x00f42400
 8001598:	007a1200 	.word	0x007a1200

0800159c <trng_get_random_number>:
uint32_t *trng_dr = (uint32_t *) TRNG_DR_ADDR;

uint32_t last_rng = 0;

uint32_t trng_get_random_number(void)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
    // Tunggu sampai data ready
    while (!(*trng_sr & TRNG_SR_DRDY)) {
 80015a2:	e00a      	b.n	80015ba <trng_get_random_number+0x1e>
        // Jika ada error, clear dan lanjut (RNG akan restart otomatis)
        if (*trng_sr & (TRNG_SR_CEIS | TRNG_SR_SEIS)) {
 80015a4:	4b14      	ldr	r3, [pc, #80]	@ (80015f8 <trng_get_random_number+0x5c>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d003      	beq.n	80015ba <trng_get_random_number+0x1e>
            *trng_sr = (TRNG_SR_CEIS | TRNG_SR_SEIS);  // clear error flags
 80015b2:	4b11      	ldr	r3, [pc, #68]	@ (80015f8 <trng_get_random_number+0x5c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2260      	movs	r2, #96	@ 0x60
 80015b8:	601a      	str	r2, [r3, #0]
    while (!(*trng_sr & TRNG_SR_DRDY)) {
 80015ba:	4b0f      	ldr	r3, [pc, #60]	@ (80015f8 <trng_get_random_number+0x5c>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d0ed      	beq.n	80015a4 <trng_get_random_number+0x8>
        }
    }

    // Baca data (otomatis clear DRDY)
    uint32_t rnd = *trng_dr;
 80015c8:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <trng_get_random_number+0x60>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	607b      	str	r3, [r7, #4]

    // Optional: jika mau hindari nilai berulang (jarang terjadi tapi boleh)
    static uint32_t last = 0;
    if (rnd == last) {
 80015d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001600 <trng_get_random_number+0x64>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	429a      	cmp	r2, r3
 80015d8:	d103      	bne.n	80015e2 <trng_get_random_number+0x46>
        // Baca sekali lagi (pasti beda karena RNG sudah generate baru)
        rnd = *trng_dr;
 80015da:	4b08      	ldr	r3, [pc, #32]	@ (80015fc <trng_get_random_number+0x60>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	607b      	str	r3, [r7, #4]
    }
    last = rnd;
 80015e2:	4a07      	ldr	r2, [pc, #28]	@ (8001600 <trng_get_random_number+0x64>)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6013      	str	r3, [r2, #0]

    return rnd;
 80015e8:	687b      	ldr	r3, [r7, #4]
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	20000010 	.word	0x20000010
 80015fc:	20000014 	.word	0x20000014
 8001600:	20000098 	.word	0x20000098

08001604 <trng_init>:

void trng_init() {
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
    TRNG_DBG("TRNG Init\n");
 800160a:	481d      	ldr	r0, [pc, #116]	@ (8001680 <trng_init+0x7c>)
 800160c:	f000 f974 	bl	80018f8 <puts>

    __HAL_RCC_RNG_CLK_ENABLE();
 8001610:	2300      	movs	r3, #0
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	4b1b      	ldr	r3, [pc, #108]	@ (8001684 <trng_init+0x80>)
 8001616:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001618:	4a1a      	ldr	r2, [pc, #104]	@ (8001684 <trng_init+0x80>)
 800161a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800161e:	6353      	str	r3, [r2, #52]	@ 0x34
 8001620:	4b18      	ldr	r3, [pc, #96]	@ (8001684 <trng_init+0x80>)
 8001622:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001628:	607b      	str	r3, [r7, #4]
 800162a:	687b      	ldr	r3, [r7, #4]

    TRNG_DBG("CR = 0x%08lx SR = 0x%08lx DR = 0x%08lx\n", (uint32_t)trng_cr, (uint32_t)trng_sr, (uint32_t)trng_dr);
 800162c:	4b16      	ldr	r3, [pc, #88]	@ (8001688 <trng_init+0x84>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4619      	mov	r1, r3
 8001632:	4b16      	ldr	r3, [pc, #88]	@ (800168c <trng_init+0x88>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	461a      	mov	r2, r3
 8001638:	4b15      	ldr	r3, [pc, #84]	@ (8001690 <trng_init+0x8c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4815      	ldr	r0, [pc, #84]	@ (8001694 <trng_init+0x90>)
 800163e:	f000 f8f3 	bl	8001828 <iprintf>

    TRNG_DBG("TRNG Initial Values\n");
 8001642:	4815      	ldr	r0, [pc, #84]	@ (8001698 <trng_init+0x94>)
 8001644:	f000 f958 	bl	80018f8 <puts>
    TRNG_DBG("CR = 0x%08lx\n", *trng_cr);
 8001648:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <trng_init+0x84>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4619      	mov	r1, r3
 8001650:	4812      	ldr	r0, [pc, #72]	@ (800169c <trng_init+0x98>)
 8001652:	f000 f8e9 	bl	8001828 <iprintf>
    TRNG_DBG("SR = 0x%08lx\n", *trng_sr);
 8001656:	4b0d      	ldr	r3, [pc, #52]	@ (800168c <trng_init+0x88>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4619      	mov	r1, r3
 800165e:	4810      	ldr	r0, [pc, #64]	@ (80016a0 <trng_init+0x9c>)
 8001660:	f000 f8e2 	bl	8001828 <iprintf>

    // Fire up the RNG
    *trng_cr |= TRNG_CR_RNGEN;
 8001664:	4b08      	ldr	r3, [pc, #32]	@ (8001688 <trng_init+0x84>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	4b07      	ldr	r3, [pc, #28]	@ (8001688 <trng_init+0x84>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f042 0204 	orr.w	r2, r2, #4
 8001672:	601a      	str	r2, [r3, #0]

    trng_get_random_number();
 8001674:	f7ff ff92 	bl	800159c <trng_get_random_number>
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	08002604 	.word	0x08002604
 8001684:	40023800 	.word	0x40023800
 8001688:	2000000c 	.word	0x2000000c
 800168c:	20000010 	.word	0x20000010
 8001690:	20000014 	.word	0x20000014
 8001694:	08002610 	.word	0x08002610
 8001698:	08002638 	.word	0x08002638
 800169c:	0800264c 	.word	0x0800264c
 80016a0:	0800265c 	.word	0x0800265c

080016a4 <std>:
 80016a4:	2300      	movs	r3, #0
 80016a6:	b510      	push	{r4, lr}
 80016a8:	4604      	mov	r4, r0
 80016aa:	e9c0 3300 	strd	r3, r3, [r0]
 80016ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80016b2:	6083      	str	r3, [r0, #8]
 80016b4:	8181      	strh	r1, [r0, #12]
 80016b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80016b8:	81c2      	strh	r2, [r0, #14]
 80016ba:	6183      	str	r3, [r0, #24]
 80016bc:	4619      	mov	r1, r3
 80016be:	2208      	movs	r2, #8
 80016c0:	305c      	adds	r0, #92	@ 0x5c
 80016c2:	f000 f921 	bl	8001908 <memset>
 80016c6:	4b0d      	ldr	r3, [pc, #52]	@ (80016fc <std+0x58>)
 80016c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80016ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001700 <std+0x5c>)
 80016cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80016ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001704 <std+0x60>)
 80016d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80016d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001708 <std+0x64>)
 80016d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80016d6:	4b0d      	ldr	r3, [pc, #52]	@ (800170c <std+0x68>)
 80016d8:	6224      	str	r4, [r4, #32]
 80016da:	429c      	cmp	r4, r3
 80016dc:	d006      	beq.n	80016ec <std+0x48>
 80016de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80016e2:	4294      	cmp	r4, r2
 80016e4:	d002      	beq.n	80016ec <std+0x48>
 80016e6:	33d0      	adds	r3, #208	@ 0xd0
 80016e8:	429c      	cmp	r4, r3
 80016ea:	d105      	bne.n	80016f8 <std+0x54>
 80016ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80016f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80016f4:	f000 b93a 	b.w	800196c <__retarget_lock_init_recursive>
 80016f8:	bd10      	pop	{r4, pc}
 80016fa:	bf00      	nop
 80016fc:	080021c1 	.word	0x080021c1
 8001700:	080021e3 	.word	0x080021e3
 8001704:	0800221b 	.word	0x0800221b
 8001708:	0800223f 	.word	0x0800223f
 800170c:	2000009c 	.word	0x2000009c

08001710 <stdio_exit_handler>:
 8001710:	4a02      	ldr	r2, [pc, #8]	@ (800171c <stdio_exit_handler+0xc>)
 8001712:	4903      	ldr	r1, [pc, #12]	@ (8001720 <stdio_exit_handler+0x10>)
 8001714:	4803      	ldr	r0, [pc, #12]	@ (8001724 <stdio_exit_handler+0x14>)
 8001716:	f000 b869 	b.w	80017ec <_fwalk_sglue>
 800171a:	bf00      	nop
 800171c:	20000018 	.word	0x20000018
 8001720:	08002159 	.word	0x08002159
 8001724:	20000028 	.word	0x20000028

08001728 <cleanup_stdio>:
 8001728:	6841      	ldr	r1, [r0, #4]
 800172a:	4b0c      	ldr	r3, [pc, #48]	@ (800175c <cleanup_stdio+0x34>)
 800172c:	4299      	cmp	r1, r3
 800172e:	b510      	push	{r4, lr}
 8001730:	4604      	mov	r4, r0
 8001732:	d001      	beq.n	8001738 <cleanup_stdio+0x10>
 8001734:	f000 fd10 	bl	8002158 <_fflush_r>
 8001738:	68a1      	ldr	r1, [r4, #8]
 800173a:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <cleanup_stdio+0x38>)
 800173c:	4299      	cmp	r1, r3
 800173e:	d002      	beq.n	8001746 <cleanup_stdio+0x1e>
 8001740:	4620      	mov	r0, r4
 8001742:	f000 fd09 	bl	8002158 <_fflush_r>
 8001746:	68e1      	ldr	r1, [r4, #12]
 8001748:	4b06      	ldr	r3, [pc, #24]	@ (8001764 <cleanup_stdio+0x3c>)
 800174a:	4299      	cmp	r1, r3
 800174c:	d004      	beq.n	8001758 <cleanup_stdio+0x30>
 800174e:	4620      	mov	r0, r4
 8001750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001754:	f000 bd00 	b.w	8002158 <_fflush_r>
 8001758:	bd10      	pop	{r4, pc}
 800175a:	bf00      	nop
 800175c:	2000009c 	.word	0x2000009c
 8001760:	20000104 	.word	0x20000104
 8001764:	2000016c 	.word	0x2000016c

08001768 <global_stdio_init.part.0>:
 8001768:	b510      	push	{r4, lr}
 800176a:	4b0b      	ldr	r3, [pc, #44]	@ (8001798 <global_stdio_init.part.0+0x30>)
 800176c:	4c0b      	ldr	r4, [pc, #44]	@ (800179c <global_stdio_init.part.0+0x34>)
 800176e:	4a0c      	ldr	r2, [pc, #48]	@ (80017a0 <global_stdio_init.part.0+0x38>)
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	4620      	mov	r0, r4
 8001774:	2200      	movs	r2, #0
 8001776:	2104      	movs	r1, #4
 8001778:	f7ff ff94 	bl	80016a4 <std>
 800177c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001780:	2201      	movs	r2, #1
 8001782:	2109      	movs	r1, #9
 8001784:	f7ff ff8e 	bl	80016a4 <std>
 8001788:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800178c:	2202      	movs	r2, #2
 800178e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001792:	2112      	movs	r1, #18
 8001794:	f7ff bf86 	b.w	80016a4 <std>
 8001798:	200001d4 	.word	0x200001d4
 800179c:	2000009c 	.word	0x2000009c
 80017a0:	08001711 	.word	0x08001711

080017a4 <__sfp_lock_acquire>:
 80017a4:	4801      	ldr	r0, [pc, #4]	@ (80017ac <__sfp_lock_acquire+0x8>)
 80017a6:	f000 b8e2 	b.w	800196e <__retarget_lock_acquire_recursive>
 80017aa:	bf00      	nop
 80017ac:	200001d9 	.word	0x200001d9

080017b0 <__sfp_lock_release>:
 80017b0:	4801      	ldr	r0, [pc, #4]	@ (80017b8 <__sfp_lock_release+0x8>)
 80017b2:	f000 b8dd 	b.w	8001970 <__retarget_lock_release_recursive>
 80017b6:	bf00      	nop
 80017b8:	200001d9 	.word	0x200001d9

080017bc <__sinit>:
 80017bc:	b510      	push	{r4, lr}
 80017be:	4604      	mov	r4, r0
 80017c0:	f7ff fff0 	bl	80017a4 <__sfp_lock_acquire>
 80017c4:	6a23      	ldr	r3, [r4, #32]
 80017c6:	b11b      	cbz	r3, 80017d0 <__sinit+0x14>
 80017c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017cc:	f7ff bff0 	b.w	80017b0 <__sfp_lock_release>
 80017d0:	4b04      	ldr	r3, [pc, #16]	@ (80017e4 <__sinit+0x28>)
 80017d2:	6223      	str	r3, [r4, #32]
 80017d4:	4b04      	ldr	r3, [pc, #16]	@ (80017e8 <__sinit+0x2c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d1f5      	bne.n	80017c8 <__sinit+0xc>
 80017dc:	f7ff ffc4 	bl	8001768 <global_stdio_init.part.0>
 80017e0:	e7f2      	b.n	80017c8 <__sinit+0xc>
 80017e2:	bf00      	nop
 80017e4:	08001729 	.word	0x08001729
 80017e8:	200001d4 	.word	0x200001d4

080017ec <_fwalk_sglue>:
 80017ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80017f0:	4607      	mov	r7, r0
 80017f2:	4688      	mov	r8, r1
 80017f4:	4614      	mov	r4, r2
 80017f6:	2600      	movs	r6, #0
 80017f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80017fc:	f1b9 0901 	subs.w	r9, r9, #1
 8001800:	d505      	bpl.n	800180e <_fwalk_sglue+0x22>
 8001802:	6824      	ldr	r4, [r4, #0]
 8001804:	2c00      	cmp	r4, #0
 8001806:	d1f7      	bne.n	80017f8 <_fwalk_sglue+0xc>
 8001808:	4630      	mov	r0, r6
 800180a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800180e:	89ab      	ldrh	r3, [r5, #12]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d907      	bls.n	8001824 <_fwalk_sglue+0x38>
 8001814:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001818:	3301      	adds	r3, #1
 800181a:	d003      	beq.n	8001824 <_fwalk_sglue+0x38>
 800181c:	4629      	mov	r1, r5
 800181e:	4638      	mov	r0, r7
 8001820:	47c0      	blx	r8
 8001822:	4306      	orrs	r6, r0
 8001824:	3568      	adds	r5, #104	@ 0x68
 8001826:	e7e9      	b.n	80017fc <_fwalk_sglue+0x10>

08001828 <iprintf>:
 8001828:	b40f      	push	{r0, r1, r2, r3}
 800182a:	b507      	push	{r0, r1, r2, lr}
 800182c:	4906      	ldr	r1, [pc, #24]	@ (8001848 <iprintf+0x20>)
 800182e:	ab04      	add	r3, sp, #16
 8001830:	6808      	ldr	r0, [r1, #0]
 8001832:	f853 2b04 	ldr.w	r2, [r3], #4
 8001836:	6881      	ldr	r1, [r0, #8]
 8001838:	9301      	str	r3, [sp, #4]
 800183a:	f000 f8c3 	bl	80019c4 <_vfiprintf_r>
 800183e:	b003      	add	sp, #12
 8001840:	f85d eb04 	ldr.w	lr, [sp], #4
 8001844:	b004      	add	sp, #16
 8001846:	4770      	bx	lr
 8001848:	20000024 	.word	0x20000024

0800184c <_puts_r>:
 800184c:	6a03      	ldr	r3, [r0, #32]
 800184e:	b570      	push	{r4, r5, r6, lr}
 8001850:	6884      	ldr	r4, [r0, #8]
 8001852:	4605      	mov	r5, r0
 8001854:	460e      	mov	r6, r1
 8001856:	b90b      	cbnz	r3, 800185c <_puts_r+0x10>
 8001858:	f7ff ffb0 	bl	80017bc <__sinit>
 800185c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800185e:	07db      	lsls	r3, r3, #31
 8001860:	d405      	bmi.n	800186e <_puts_r+0x22>
 8001862:	89a3      	ldrh	r3, [r4, #12]
 8001864:	0598      	lsls	r0, r3, #22
 8001866:	d402      	bmi.n	800186e <_puts_r+0x22>
 8001868:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800186a:	f000 f880 	bl	800196e <__retarget_lock_acquire_recursive>
 800186e:	89a3      	ldrh	r3, [r4, #12]
 8001870:	0719      	lsls	r1, r3, #28
 8001872:	d502      	bpl.n	800187a <_puts_r+0x2e>
 8001874:	6923      	ldr	r3, [r4, #16]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d135      	bne.n	80018e6 <_puts_r+0x9a>
 800187a:	4621      	mov	r1, r4
 800187c:	4628      	mov	r0, r5
 800187e:	f000 fd21 	bl	80022c4 <__swsetup_r>
 8001882:	b380      	cbz	r0, 80018e6 <_puts_r+0x9a>
 8001884:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8001888:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800188a:	07da      	lsls	r2, r3, #31
 800188c:	d405      	bmi.n	800189a <_puts_r+0x4e>
 800188e:	89a3      	ldrh	r3, [r4, #12]
 8001890:	059b      	lsls	r3, r3, #22
 8001892:	d402      	bmi.n	800189a <_puts_r+0x4e>
 8001894:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001896:	f000 f86b 	bl	8001970 <__retarget_lock_release_recursive>
 800189a:	4628      	mov	r0, r5
 800189c:	bd70      	pop	{r4, r5, r6, pc}
 800189e:	2b00      	cmp	r3, #0
 80018a0:	da04      	bge.n	80018ac <_puts_r+0x60>
 80018a2:	69a2      	ldr	r2, [r4, #24]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	dc17      	bgt.n	80018d8 <_puts_r+0x8c>
 80018a8:	290a      	cmp	r1, #10
 80018aa:	d015      	beq.n	80018d8 <_puts_r+0x8c>
 80018ac:	6823      	ldr	r3, [r4, #0]
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	6022      	str	r2, [r4, #0]
 80018b2:	7019      	strb	r1, [r3, #0]
 80018b4:	68a3      	ldr	r3, [r4, #8]
 80018b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80018ba:	3b01      	subs	r3, #1
 80018bc:	60a3      	str	r3, [r4, #8]
 80018be:	2900      	cmp	r1, #0
 80018c0:	d1ed      	bne.n	800189e <_puts_r+0x52>
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	da11      	bge.n	80018ea <_puts_r+0x9e>
 80018c6:	4622      	mov	r2, r4
 80018c8:	210a      	movs	r1, #10
 80018ca:	4628      	mov	r0, r5
 80018cc:	f000 fcbb 	bl	8002246 <__swbuf_r>
 80018d0:	3001      	adds	r0, #1
 80018d2:	d0d7      	beq.n	8001884 <_puts_r+0x38>
 80018d4:	250a      	movs	r5, #10
 80018d6:	e7d7      	b.n	8001888 <_puts_r+0x3c>
 80018d8:	4622      	mov	r2, r4
 80018da:	4628      	mov	r0, r5
 80018dc:	f000 fcb3 	bl	8002246 <__swbuf_r>
 80018e0:	3001      	adds	r0, #1
 80018e2:	d1e7      	bne.n	80018b4 <_puts_r+0x68>
 80018e4:	e7ce      	b.n	8001884 <_puts_r+0x38>
 80018e6:	3e01      	subs	r6, #1
 80018e8:	e7e4      	b.n	80018b4 <_puts_r+0x68>
 80018ea:	6823      	ldr	r3, [r4, #0]
 80018ec:	1c5a      	adds	r2, r3, #1
 80018ee:	6022      	str	r2, [r4, #0]
 80018f0:	220a      	movs	r2, #10
 80018f2:	701a      	strb	r2, [r3, #0]
 80018f4:	e7ee      	b.n	80018d4 <_puts_r+0x88>
	...

080018f8 <puts>:
 80018f8:	4b02      	ldr	r3, [pc, #8]	@ (8001904 <puts+0xc>)
 80018fa:	4601      	mov	r1, r0
 80018fc:	6818      	ldr	r0, [r3, #0]
 80018fe:	f7ff bfa5 	b.w	800184c <_puts_r>
 8001902:	bf00      	nop
 8001904:	20000024 	.word	0x20000024

08001908 <memset>:
 8001908:	4402      	add	r2, r0
 800190a:	4603      	mov	r3, r0
 800190c:	4293      	cmp	r3, r2
 800190e:	d100      	bne.n	8001912 <memset+0xa>
 8001910:	4770      	bx	lr
 8001912:	f803 1b01 	strb.w	r1, [r3], #1
 8001916:	e7f9      	b.n	800190c <memset+0x4>

08001918 <__errno>:
 8001918:	4b01      	ldr	r3, [pc, #4]	@ (8001920 <__errno+0x8>)
 800191a:	6818      	ldr	r0, [r3, #0]
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	20000024 	.word	0x20000024

08001924 <__libc_init_array>:
 8001924:	b570      	push	{r4, r5, r6, lr}
 8001926:	4d0d      	ldr	r5, [pc, #52]	@ (800195c <__libc_init_array+0x38>)
 8001928:	4c0d      	ldr	r4, [pc, #52]	@ (8001960 <__libc_init_array+0x3c>)
 800192a:	1b64      	subs	r4, r4, r5
 800192c:	10a4      	asrs	r4, r4, #2
 800192e:	2600      	movs	r6, #0
 8001930:	42a6      	cmp	r6, r4
 8001932:	d109      	bne.n	8001948 <__libc_init_array+0x24>
 8001934:	4d0b      	ldr	r5, [pc, #44]	@ (8001964 <__libc_init_array+0x40>)
 8001936:	4c0c      	ldr	r4, [pc, #48]	@ (8001968 <__libc_init_array+0x44>)
 8001938:	f000 fe3e 	bl	80025b8 <_init>
 800193c:	1b64      	subs	r4, r4, r5
 800193e:	10a4      	asrs	r4, r4, #2
 8001940:	2600      	movs	r6, #0
 8001942:	42a6      	cmp	r6, r4
 8001944:	d105      	bne.n	8001952 <__libc_init_array+0x2e>
 8001946:	bd70      	pop	{r4, r5, r6, pc}
 8001948:	f855 3b04 	ldr.w	r3, [r5], #4
 800194c:	4798      	blx	r3
 800194e:	3601      	adds	r6, #1
 8001950:	e7ee      	b.n	8001930 <__libc_init_array+0xc>
 8001952:	f855 3b04 	ldr.w	r3, [r5], #4
 8001956:	4798      	blx	r3
 8001958:	3601      	adds	r6, #1
 800195a:	e7f2      	b.n	8001942 <__libc_init_array+0x1e>
 800195c:	080026b8 	.word	0x080026b8
 8001960:	080026b8 	.word	0x080026b8
 8001964:	080026b8 	.word	0x080026b8
 8001968:	080026bc 	.word	0x080026bc

0800196c <__retarget_lock_init_recursive>:
 800196c:	4770      	bx	lr

0800196e <__retarget_lock_acquire_recursive>:
 800196e:	4770      	bx	lr

08001970 <__retarget_lock_release_recursive>:
 8001970:	4770      	bx	lr

08001972 <__sfputc_r>:
 8001972:	6893      	ldr	r3, [r2, #8]
 8001974:	3b01      	subs	r3, #1
 8001976:	2b00      	cmp	r3, #0
 8001978:	b410      	push	{r4}
 800197a:	6093      	str	r3, [r2, #8]
 800197c:	da08      	bge.n	8001990 <__sfputc_r+0x1e>
 800197e:	6994      	ldr	r4, [r2, #24]
 8001980:	42a3      	cmp	r3, r4
 8001982:	db01      	blt.n	8001988 <__sfputc_r+0x16>
 8001984:	290a      	cmp	r1, #10
 8001986:	d103      	bne.n	8001990 <__sfputc_r+0x1e>
 8001988:	f85d 4b04 	ldr.w	r4, [sp], #4
 800198c:	f000 bc5b 	b.w	8002246 <__swbuf_r>
 8001990:	6813      	ldr	r3, [r2, #0]
 8001992:	1c58      	adds	r0, r3, #1
 8001994:	6010      	str	r0, [r2, #0]
 8001996:	7019      	strb	r1, [r3, #0]
 8001998:	4608      	mov	r0, r1
 800199a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800199e:	4770      	bx	lr

080019a0 <__sfputs_r>:
 80019a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019a2:	4606      	mov	r6, r0
 80019a4:	460f      	mov	r7, r1
 80019a6:	4614      	mov	r4, r2
 80019a8:	18d5      	adds	r5, r2, r3
 80019aa:	42ac      	cmp	r4, r5
 80019ac:	d101      	bne.n	80019b2 <__sfputs_r+0x12>
 80019ae:	2000      	movs	r0, #0
 80019b0:	e007      	b.n	80019c2 <__sfputs_r+0x22>
 80019b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80019b6:	463a      	mov	r2, r7
 80019b8:	4630      	mov	r0, r6
 80019ba:	f7ff ffda 	bl	8001972 <__sfputc_r>
 80019be:	1c43      	adds	r3, r0, #1
 80019c0:	d1f3      	bne.n	80019aa <__sfputs_r+0xa>
 80019c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080019c4 <_vfiprintf_r>:
 80019c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019c8:	460d      	mov	r5, r1
 80019ca:	b09d      	sub	sp, #116	@ 0x74
 80019cc:	4614      	mov	r4, r2
 80019ce:	4698      	mov	r8, r3
 80019d0:	4606      	mov	r6, r0
 80019d2:	b118      	cbz	r0, 80019dc <_vfiprintf_r+0x18>
 80019d4:	6a03      	ldr	r3, [r0, #32]
 80019d6:	b90b      	cbnz	r3, 80019dc <_vfiprintf_r+0x18>
 80019d8:	f7ff fef0 	bl	80017bc <__sinit>
 80019dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80019de:	07d9      	lsls	r1, r3, #31
 80019e0:	d405      	bmi.n	80019ee <_vfiprintf_r+0x2a>
 80019e2:	89ab      	ldrh	r3, [r5, #12]
 80019e4:	059a      	lsls	r2, r3, #22
 80019e6:	d402      	bmi.n	80019ee <_vfiprintf_r+0x2a>
 80019e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80019ea:	f7ff ffc0 	bl	800196e <__retarget_lock_acquire_recursive>
 80019ee:	89ab      	ldrh	r3, [r5, #12]
 80019f0:	071b      	lsls	r3, r3, #28
 80019f2:	d501      	bpl.n	80019f8 <_vfiprintf_r+0x34>
 80019f4:	692b      	ldr	r3, [r5, #16]
 80019f6:	b99b      	cbnz	r3, 8001a20 <_vfiprintf_r+0x5c>
 80019f8:	4629      	mov	r1, r5
 80019fa:	4630      	mov	r0, r6
 80019fc:	f000 fc62 	bl	80022c4 <__swsetup_r>
 8001a00:	b170      	cbz	r0, 8001a20 <_vfiprintf_r+0x5c>
 8001a02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001a04:	07dc      	lsls	r4, r3, #31
 8001a06:	d504      	bpl.n	8001a12 <_vfiprintf_r+0x4e>
 8001a08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a0c:	b01d      	add	sp, #116	@ 0x74
 8001a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a12:	89ab      	ldrh	r3, [r5, #12]
 8001a14:	0598      	lsls	r0, r3, #22
 8001a16:	d4f7      	bmi.n	8001a08 <_vfiprintf_r+0x44>
 8001a18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001a1a:	f7ff ffa9 	bl	8001970 <__retarget_lock_release_recursive>
 8001a1e:	e7f3      	b.n	8001a08 <_vfiprintf_r+0x44>
 8001a20:	2300      	movs	r3, #0
 8001a22:	9309      	str	r3, [sp, #36]	@ 0x24
 8001a24:	2320      	movs	r3, #32
 8001a26:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001a2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8001a2e:	2330      	movs	r3, #48	@ 0x30
 8001a30:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8001be0 <_vfiprintf_r+0x21c>
 8001a34:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001a38:	f04f 0901 	mov.w	r9, #1
 8001a3c:	4623      	mov	r3, r4
 8001a3e:	469a      	mov	sl, r3
 8001a40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001a44:	b10a      	cbz	r2, 8001a4a <_vfiprintf_r+0x86>
 8001a46:	2a25      	cmp	r2, #37	@ 0x25
 8001a48:	d1f9      	bne.n	8001a3e <_vfiprintf_r+0x7a>
 8001a4a:	ebba 0b04 	subs.w	fp, sl, r4
 8001a4e:	d00b      	beq.n	8001a68 <_vfiprintf_r+0xa4>
 8001a50:	465b      	mov	r3, fp
 8001a52:	4622      	mov	r2, r4
 8001a54:	4629      	mov	r1, r5
 8001a56:	4630      	mov	r0, r6
 8001a58:	f7ff ffa2 	bl	80019a0 <__sfputs_r>
 8001a5c:	3001      	adds	r0, #1
 8001a5e:	f000 80a7 	beq.w	8001bb0 <_vfiprintf_r+0x1ec>
 8001a62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001a64:	445a      	add	r2, fp
 8001a66:	9209      	str	r2, [sp, #36]	@ 0x24
 8001a68:	f89a 3000 	ldrb.w	r3, [sl]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f000 809f 	beq.w	8001bb0 <_vfiprintf_r+0x1ec>
 8001a72:	2300      	movs	r3, #0
 8001a74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001a7c:	f10a 0a01 	add.w	sl, sl, #1
 8001a80:	9304      	str	r3, [sp, #16]
 8001a82:	9307      	str	r3, [sp, #28]
 8001a84:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001a88:	931a      	str	r3, [sp, #104]	@ 0x68
 8001a8a:	4654      	mov	r4, sl
 8001a8c:	2205      	movs	r2, #5
 8001a8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001a92:	4853      	ldr	r0, [pc, #332]	@ (8001be0 <_vfiprintf_r+0x21c>)
 8001a94:	f7fe fb9c 	bl	80001d0 <memchr>
 8001a98:	9a04      	ldr	r2, [sp, #16]
 8001a9a:	b9d8      	cbnz	r0, 8001ad4 <_vfiprintf_r+0x110>
 8001a9c:	06d1      	lsls	r1, r2, #27
 8001a9e:	bf44      	itt	mi
 8001aa0:	2320      	movmi	r3, #32
 8001aa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001aa6:	0713      	lsls	r3, r2, #28
 8001aa8:	bf44      	itt	mi
 8001aaa:	232b      	movmi	r3, #43	@ 0x2b
 8001aac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001ab0:	f89a 3000 	ldrb.w	r3, [sl]
 8001ab4:	2b2a      	cmp	r3, #42	@ 0x2a
 8001ab6:	d015      	beq.n	8001ae4 <_vfiprintf_r+0x120>
 8001ab8:	9a07      	ldr	r2, [sp, #28]
 8001aba:	4654      	mov	r4, sl
 8001abc:	2000      	movs	r0, #0
 8001abe:	f04f 0c0a 	mov.w	ip, #10
 8001ac2:	4621      	mov	r1, r4
 8001ac4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001ac8:	3b30      	subs	r3, #48	@ 0x30
 8001aca:	2b09      	cmp	r3, #9
 8001acc:	d94b      	bls.n	8001b66 <_vfiprintf_r+0x1a2>
 8001ace:	b1b0      	cbz	r0, 8001afe <_vfiprintf_r+0x13a>
 8001ad0:	9207      	str	r2, [sp, #28]
 8001ad2:	e014      	b.n	8001afe <_vfiprintf_r+0x13a>
 8001ad4:	eba0 0308 	sub.w	r3, r0, r8
 8001ad8:	fa09 f303 	lsl.w	r3, r9, r3
 8001adc:	4313      	orrs	r3, r2
 8001ade:	9304      	str	r3, [sp, #16]
 8001ae0:	46a2      	mov	sl, r4
 8001ae2:	e7d2      	b.n	8001a8a <_vfiprintf_r+0xc6>
 8001ae4:	9b03      	ldr	r3, [sp, #12]
 8001ae6:	1d19      	adds	r1, r3, #4
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	9103      	str	r1, [sp, #12]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	bfbb      	ittet	lt
 8001af0:	425b      	neglt	r3, r3
 8001af2:	f042 0202 	orrlt.w	r2, r2, #2
 8001af6:	9307      	strge	r3, [sp, #28]
 8001af8:	9307      	strlt	r3, [sp, #28]
 8001afa:	bfb8      	it	lt
 8001afc:	9204      	strlt	r2, [sp, #16]
 8001afe:	7823      	ldrb	r3, [r4, #0]
 8001b00:	2b2e      	cmp	r3, #46	@ 0x2e
 8001b02:	d10a      	bne.n	8001b1a <_vfiprintf_r+0x156>
 8001b04:	7863      	ldrb	r3, [r4, #1]
 8001b06:	2b2a      	cmp	r3, #42	@ 0x2a
 8001b08:	d132      	bne.n	8001b70 <_vfiprintf_r+0x1ac>
 8001b0a:	9b03      	ldr	r3, [sp, #12]
 8001b0c:	1d1a      	adds	r2, r3, #4
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	9203      	str	r2, [sp, #12]
 8001b12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001b16:	3402      	adds	r4, #2
 8001b18:	9305      	str	r3, [sp, #20]
 8001b1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001bf0 <_vfiprintf_r+0x22c>
 8001b1e:	7821      	ldrb	r1, [r4, #0]
 8001b20:	2203      	movs	r2, #3
 8001b22:	4650      	mov	r0, sl
 8001b24:	f7fe fb54 	bl	80001d0 <memchr>
 8001b28:	b138      	cbz	r0, 8001b3a <_vfiprintf_r+0x176>
 8001b2a:	9b04      	ldr	r3, [sp, #16]
 8001b2c:	eba0 000a 	sub.w	r0, r0, sl
 8001b30:	2240      	movs	r2, #64	@ 0x40
 8001b32:	4082      	lsls	r2, r0
 8001b34:	4313      	orrs	r3, r2
 8001b36:	3401      	adds	r4, #1
 8001b38:	9304      	str	r3, [sp, #16]
 8001b3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001b3e:	4829      	ldr	r0, [pc, #164]	@ (8001be4 <_vfiprintf_r+0x220>)
 8001b40:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001b44:	2206      	movs	r2, #6
 8001b46:	f7fe fb43 	bl	80001d0 <memchr>
 8001b4a:	2800      	cmp	r0, #0
 8001b4c:	d03f      	beq.n	8001bce <_vfiprintf_r+0x20a>
 8001b4e:	4b26      	ldr	r3, [pc, #152]	@ (8001be8 <_vfiprintf_r+0x224>)
 8001b50:	bb1b      	cbnz	r3, 8001b9a <_vfiprintf_r+0x1d6>
 8001b52:	9b03      	ldr	r3, [sp, #12]
 8001b54:	3307      	adds	r3, #7
 8001b56:	f023 0307 	bic.w	r3, r3, #7
 8001b5a:	3308      	adds	r3, #8
 8001b5c:	9303      	str	r3, [sp, #12]
 8001b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001b60:	443b      	add	r3, r7
 8001b62:	9309      	str	r3, [sp, #36]	@ 0x24
 8001b64:	e76a      	b.n	8001a3c <_vfiprintf_r+0x78>
 8001b66:	fb0c 3202 	mla	r2, ip, r2, r3
 8001b6a:	460c      	mov	r4, r1
 8001b6c:	2001      	movs	r0, #1
 8001b6e:	e7a8      	b.n	8001ac2 <_vfiprintf_r+0xfe>
 8001b70:	2300      	movs	r3, #0
 8001b72:	3401      	adds	r4, #1
 8001b74:	9305      	str	r3, [sp, #20]
 8001b76:	4619      	mov	r1, r3
 8001b78:	f04f 0c0a 	mov.w	ip, #10
 8001b7c:	4620      	mov	r0, r4
 8001b7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001b82:	3a30      	subs	r2, #48	@ 0x30
 8001b84:	2a09      	cmp	r2, #9
 8001b86:	d903      	bls.n	8001b90 <_vfiprintf_r+0x1cc>
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d0c6      	beq.n	8001b1a <_vfiprintf_r+0x156>
 8001b8c:	9105      	str	r1, [sp, #20]
 8001b8e:	e7c4      	b.n	8001b1a <_vfiprintf_r+0x156>
 8001b90:	fb0c 2101 	mla	r1, ip, r1, r2
 8001b94:	4604      	mov	r4, r0
 8001b96:	2301      	movs	r3, #1
 8001b98:	e7f0      	b.n	8001b7c <_vfiprintf_r+0x1b8>
 8001b9a:	ab03      	add	r3, sp, #12
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	462a      	mov	r2, r5
 8001ba0:	4b12      	ldr	r3, [pc, #72]	@ (8001bec <_vfiprintf_r+0x228>)
 8001ba2:	a904      	add	r1, sp, #16
 8001ba4:	4630      	mov	r0, r6
 8001ba6:	f3af 8000 	nop.w
 8001baa:	4607      	mov	r7, r0
 8001bac:	1c78      	adds	r0, r7, #1
 8001bae:	d1d6      	bne.n	8001b5e <_vfiprintf_r+0x19a>
 8001bb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001bb2:	07d9      	lsls	r1, r3, #31
 8001bb4:	d405      	bmi.n	8001bc2 <_vfiprintf_r+0x1fe>
 8001bb6:	89ab      	ldrh	r3, [r5, #12]
 8001bb8:	059a      	lsls	r2, r3, #22
 8001bba:	d402      	bmi.n	8001bc2 <_vfiprintf_r+0x1fe>
 8001bbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001bbe:	f7ff fed7 	bl	8001970 <__retarget_lock_release_recursive>
 8001bc2:	89ab      	ldrh	r3, [r5, #12]
 8001bc4:	065b      	lsls	r3, r3, #25
 8001bc6:	f53f af1f 	bmi.w	8001a08 <_vfiprintf_r+0x44>
 8001bca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001bcc:	e71e      	b.n	8001a0c <_vfiprintf_r+0x48>
 8001bce:	ab03      	add	r3, sp, #12
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	462a      	mov	r2, r5
 8001bd4:	4b05      	ldr	r3, [pc, #20]	@ (8001bec <_vfiprintf_r+0x228>)
 8001bd6:	a904      	add	r1, sp, #16
 8001bd8:	4630      	mov	r0, r6
 8001bda:	f000 f91b 	bl	8001e14 <_printf_i>
 8001bde:	e7e4      	b.n	8001baa <_vfiprintf_r+0x1e6>
 8001be0:	0800267c 	.word	0x0800267c
 8001be4:	08002686 	.word	0x08002686
 8001be8:	00000000 	.word	0x00000000
 8001bec:	080019a1 	.word	0x080019a1
 8001bf0:	08002682 	.word	0x08002682

08001bf4 <sbrk_aligned>:
 8001bf4:	b570      	push	{r4, r5, r6, lr}
 8001bf6:	4e0f      	ldr	r6, [pc, #60]	@ (8001c34 <sbrk_aligned+0x40>)
 8001bf8:	460c      	mov	r4, r1
 8001bfa:	6831      	ldr	r1, [r6, #0]
 8001bfc:	4605      	mov	r5, r0
 8001bfe:	b911      	cbnz	r1, 8001c06 <sbrk_aligned+0x12>
 8001c00:	f000 fc4c 	bl	800249c <_sbrk_r>
 8001c04:	6030      	str	r0, [r6, #0]
 8001c06:	4621      	mov	r1, r4
 8001c08:	4628      	mov	r0, r5
 8001c0a:	f000 fc47 	bl	800249c <_sbrk_r>
 8001c0e:	1c43      	adds	r3, r0, #1
 8001c10:	d103      	bne.n	8001c1a <sbrk_aligned+0x26>
 8001c12:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001c16:	4620      	mov	r0, r4
 8001c18:	bd70      	pop	{r4, r5, r6, pc}
 8001c1a:	1cc4      	adds	r4, r0, #3
 8001c1c:	f024 0403 	bic.w	r4, r4, #3
 8001c20:	42a0      	cmp	r0, r4
 8001c22:	d0f8      	beq.n	8001c16 <sbrk_aligned+0x22>
 8001c24:	1a21      	subs	r1, r4, r0
 8001c26:	4628      	mov	r0, r5
 8001c28:	f000 fc38 	bl	800249c <_sbrk_r>
 8001c2c:	3001      	adds	r0, #1
 8001c2e:	d1f2      	bne.n	8001c16 <sbrk_aligned+0x22>
 8001c30:	e7ef      	b.n	8001c12 <sbrk_aligned+0x1e>
 8001c32:	bf00      	nop
 8001c34:	200001dc 	.word	0x200001dc

08001c38 <_malloc_r>:
 8001c38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c3c:	1ccd      	adds	r5, r1, #3
 8001c3e:	f025 0503 	bic.w	r5, r5, #3
 8001c42:	3508      	adds	r5, #8
 8001c44:	2d0c      	cmp	r5, #12
 8001c46:	bf38      	it	cc
 8001c48:	250c      	movcc	r5, #12
 8001c4a:	2d00      	cmp	r5, #0
 8001c4c:	4606      	mov	r6, r0
 8001c4e:	db01      	blt.n	8001c54 <_malloc_r+0x1c>
 8001c50:	42a9      	cmp	r1, r5
 8001c52:	d904      	bls.n	8001c5e <_malloc_r+0x26>
 8001c54:	230c      	movs	r3, #12
 8001c56:	6033      	str	r3, [r6, #0]
 8001c58:	2000      	movs	r0, #0
 8001c5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001c5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001d34 <_malloc_r+0xfc>
 8001c62:	f000 faa1 	bl	80021a8 <__malloc_lock>
 8001c66:	f8d8 3000 	ldr.w	r3, [r8]
 8001c6a:	461c      	mov	r4, r3
 8001c6c:	bb44      	cbnz	r4, 8001cc0 <_malloc_r+0x88>
 8001c6e:	4629      	mov	r1, r5
 8001c70:	4630      	mov	r0, r6
 8001c72:	f7ff ffbf 	bl	8001bf4 <sbrk_aligned>
 8001c76:	1c43      	adds	r3, r0, #1
 8001c78:	4604      	mov	r4, r0
 8001c7a:	d158      	bne.n	8001d2e <_malloc_r+0xf6>
 8001c7c:	f8d8 4000 	ldr.w	r4, [r8]
 8001c80:	4627      	mov	r7, r4
 8001c82:	2f00      	cmp	r7, #0
 8001c84:	d143      	bne.n	8001d0e <_malloc_r+0xd6>
 8001c86:	2c00      	cmp	r4, #0
 8001c88:	d04b      	beq.n	8001d22 <_malloc_r+0xea>
 8001c8a:	6823      	ldr	r3, [r4, #0]
 8001c8c:	4639      	mov	r1, r7
 8001c8e:	4630      	mov	r0, r6
 8001c90:	eb04 0903 	add.w	r9, r4, r3
 8001c94:	f000 fc02 	bl	800249c <_sbrk_r>
 8001c98:	4581      	cmp	r9, r0
 8001c9a:	d142      	bne.n	8001d22 <_malloc_r+0xea>
 8001c9c:	6821      	ldr	r1, [r4, #0]
 8001c9e:	1a6d      	subs	r5, r5, r1
 8001ca0:	4629      	mov	r1, r5
 8001ca2:	4630      	mov	r0, r6
 8001ca4:	f7ff ffa6 	bl	8001bf4 <sbrk_aligned>
 8001ca8:	3001      	adds	r0, #1
 8001caa:	d03a      	beq.n	8001d22 <_malloc_r+0xea>
 8001cac:	6823      	ldr	r3, [r4, #0]
 8001cae:	442b      	add	r3, r5
 8001cb0:	6023      	str	r3, [r4, #0]
 8001cb2:	f8d8 3000 	ldr.w	r3, [r8]
 8001cb6:	685a      	ldr	r2, [r3, #4]
 8001cb8:	bb62      	cbnz	r2, 8001d14 <_malloc_r+0xdc>
 8001cba:	f8c8 7000 	str.w	r7, [r8]
 8001cbe:	e00f      	b.n	8001ce0 <_malloc_r+0xa8>
 8001cc0:	6822      	ldr	r2, [r4, #0]
 8001cc2:	1b52      	subs	r2, r2, r5
 8001cc4:	d420      	bmi.n	8001d08 <_malloc_r+0xd0>
 8001cc6:	2a0b      	cmp	r2, #11
 8001cc8:	d917      	bls.n	8001cfa <_malloc_r+0xc2>
 8001cca:	1961      	adds	r1, r4, r5
 8001ccc:	42a3      	cmp	r3, r4
 8001cce:	6025      	str	r5, [r4, #0]
 8001cd0:	bf18      	it	ne
 8001cd2:	6059      	strne	r1, [r3, #4]
 8001cd4:	6863      	ldr	r3, [r4, #4]
 8001cd6:	bf08      	it	eq
 8001cd8:	f8c8 1000 	streq.w	r1, [r8]
 8001cdc:	5162      	str	r2, [r4, r5]
 8001cde:	604b      	str	r3, [r1, #4]
 8001ce0:	4630      	mov	r0, r6
 8001ce2:	f000 fa67 	bl	80021b4 <__malloc_unlock>
 8001ce6:	f104 000b 	add.w	r0, r4, #11
 8001cea:	1d23      	adds	r3, r4, #4
 8001cec:	f020 0007 	bic.w	r0, r0, #7
 8001cf0:	1ac2      	subs	r2, r0, r3
 8001cf2:	bf1c      	itt	ne
 8001cf4:	1a1b      	subne	r3, r3, r0
 8001cf6:	50a3      	strne	r3, [r4, r2]
 8001cf8:	e7af      	b.n	8001c5a <_malloc_r+0x22>
 8001cfa:	6862      	ldr	r2, [r4, #4]
 8001cfc:	42a3      	cmp	r3, r4
 8001cfe:	bf0c      	ite	eq
 8001d00:	f8c8 2000 	streq.w	r2, [r8]
 8001d04:	605a      	strne	r2, [r3, #4]
 8001d06:	e7eb      	b.n	8001ce0 <_malloc_r+0xa8>
 8001d08:	4623      	mov	r3, r4
 8001d0a:	6864      	ldr	r4, [r4, #4]
 8001d0c:	e7ae      	b.n	8001c6c <_malloc_r+0x34>
 8001d0e:	463c      	mov	r4, r7
 8001d10:	687f      	ldr	r7, [r7, #4]
 8001d12:	e7b6      	b.n	8001c82 <_malloc_r+0x4a>
 8001d14:	461a      	mov	r2, r3
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	42a3      	cmp	r3, r4
 8001d1a:	d1fb      	bne.n	8001d14 <_malloc_r+0xdc>
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	6053      	str	r3, [r2, #4]
 8001d20:	e7de      	b.n	8001ce0 <_malloc_r+0xa8>
 8001d22:	230c      	movs	r3, #12
 8001d24:	6033      	str	r3, [r6, #0]
 8001d26:	4630      	mov	r0, r6
 8001d28:	f000 fa44 	bl	80021b4 <__malloc_unlock>
 8001d2c:	e794      	b.n	8001c58 <_malloc_r+0x20>
 8001d2e:	6005      	str	r5, [r0, #0]
 8001d30:	e7d6      	b.n	8001ce0 <_malloc_r+0xa8>
 8001d32:	bf00      	nop
 8001d34:	200001e0 	.word	0x200001e0

08001d38 <_printf_common>:
 8001d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d3c:	4616      	mov	r6, r2
 8001d3e:	4698      	mov	r8, r3
 8001d40:	688a      	ldr	r2, [r1, #8]
 8001d42:	690b      	ldr	r3, [r1, #16]
 8001d44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	bfb8      	it	lt
 8001d4c:	4613      	movlt	r3, r2
 8001d4e:	6033      	str	r3, [r6, #0]
 8001d50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001d54:	4607      	mov	r7, r0
 8001d56:	460c      	mov	r4, r1
 8001d58:	b10a      	cbz	r2, 8001d5e <_printf_common+0x26>
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	6033      	str	r3, [r6, #0]
 8001d5e:	6823      	ldr	r3, [r4, #0]
 8001d60:	0699      	lsls	r1, r3, #26
 8001d62:	bf42      	ittt	mi
 8001d64:	6833      	ldrmi	r3, [r6, #0]
 8001d66:	3302      	addmi	r3, #2
 8001d68:	6033      	strmi	r3, [r6, #0]
 8001d6a:	6825      	ldr	r5, [r4, #0]
 8001d6c:	f015 0506 	ands.w	r5, r5, #6
 8001d70:	d106      	bne.n	8001d80 <_printf_common+0x48>
 8001d72:	f104 0a19 	add.w	sl, r4, #25
 8001d76:	68e3      	ldr	r3, [r4, #12]
 8001d78:	6832      	ldr	r2, [r6, #0]
 8001d7a:	1a9b      	subs	r3, r3, r2
 8001d7c:	42ab      	cmp	r3, r5
 8001d7e:	dc26      	bgt.n	8001dce <_printf_common+0x96>
 8001d80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001d84:	6822      	ldr	r2, [r4, #0]
 8001d86:	3b00      	subs	r3, #0
 8001d88:	bf18      	it	ne
 8001d8a:	2301      	movne	r3, #1
 8001d8c:	0692      	lsls	r2, r2, #26
 8001d8e:	d42b      	bmi.n	8001de8 <_printf_common+0xb0>
 8001d90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001d94:	4641      	mov	r1, r8
 8001d96:	4638      	mov	r0, r7
 8001d98:	47c8      	blx	r9
 8001d9a:	3001      	adds	r0, #1
 8001d9c:	d01e      	beq.n	8001ddc <_printf_common+0xa4>
 8001d9e:	6823      	ldr	r3, [r4, #0]
 8001da0:	6922      	ldr	r2, [r4, #16]
 8001da2:	f003 0306 	and.w	r3, r3, #6
 8001da6:	2b04      	cmp	r3, #4
 8001da8:	bf02      	ittt	eq
 8001daa:	68e5      	ldreq	r5, [r4, #12]
 8001dac:	6833      	ldreq	r3, [r6, #0]
 8001dae:	1aed      	subeq	r5, r5, r3
 8001db0:	68a3      	ldr	r3, [r4, #8]
 8001db2:	bf0c      	ite	eq
 8001db4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001db8:	2500      	movne	r5, #0
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	bfc4      	itt	gt
 8001dbe:	1a9b      	subgt	r3, r3, r2
 8001dc0:	18ed      	addgt	r5, r5, r3
 8001dc2:	2600      	movs	r6, #0
 8001dc4:	341a      	adds	r4, #26
 8001dc6:	42b5      	cmp	r5, r6
 8001dc8:	d11a      	bne.n	8001e00 <_printf_common+0xc8>
 8001dca:	2000      	movs	r0, #0
 8001dcc:	e008      	b.n	8001de0 <_printf_common+0xa8>
 8001dce:	2301      	movs	r3, #1
 8001dd0:	4652      	mov	r2, sl
 8001dd2:	4641      	mov	r1, r8
 8001dd4:	4638      	mov	r0, r7
 8001dd6:	47c8      	blx	r9
 8001dd8:	3001      	adds	r0, #1
 8001dda:	d103      	bne.n	8001de4 <_printf_common+0xac>
 8001ddc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001de4:	3501      	adds	r5, #1
 8001de6:	e7c6      	b.n	8001d76 <_printf_common+0x3e>
 8001de8:	18e1      	adds	r1, r4, r3
 8001dea:	1c5a      	adds	r2, r3, #1
 8001dec:	2030      	movs	r0, #48	@ 0x30
 8001dee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001df2:	4422      	add	r2, r4
 8001df4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001df8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001dfc:	3302      	adds	r3, #2
 8001dfe:	e7c7      	b.n	8001d90 <_printf_common+0x58>
 8001e00:	2301      	movs	r3, #1
 8001e02:	4622      	mov	r2, r4
 8001e04:	4641      	mov	r1, r8
 8001e06:	4638      	mov	r0, r7
 8001e08:	47c8      	blx	r9
 8001e0a:	3001      	adds	r0, #1
 8001e0c:	d0e6      	beq.n	8001ddc <_printf_common+0xa4>
 8001e0e:	3601      	adds	r6, #1
 8001e10:	e7d9      	b.n	8001dc6 <_printf_common+0x8e>
	...

08001e14 <_printf_i>:
 8001e14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001e18:	7e0f      	ldrb	r7, [r1, #24]
 8001e1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001e1c:	2f78      	cmp	r7, #120	@ 0x78
 8001e1e:	4691      	mov	r9, r2
 8001e20:	4680      	mov	r8, r0
 8001e22:	460c      	mov	r4, r1
 8001e24:	469a      	mov	sl, r3
 8001e26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001e2a:	d807      	bhi.n	8001e3c <_printf_i+0x28>
 8001e2c:	2f62      	cmp	r7, #98	@ 0x62
 8001e2e:	d80a      	bhi.n	8001e46 <_printf_i+0x32>
 8001e30:	2f00      	cmp	r7, #0
 8001e32:	f000 80d1 	beq.w	8001fd8 <_printf_i+0x1c4>
 8001e36:	2f58      	cmp	r7, #88	@ 0x58
 8001e38:	f000 80b8 	beq.w	8001fac <_printf_i+0x198>
 8001e3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001e40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001e44:	e03a      	b.n	8001ebc <_printf_i+0xa8>
 8001e46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001e4a:	2b15      	cmp	r3, #21
 8001e4c:	d8f6      	bhi.n	8001e3c <_printf_i+0x28>
 8001e4e:	a101      	add	r1, pc, #4	@ (adr r1, 8001e54 <_printf_i+0x40>)
 8001e50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001e54:	08001ead 	.word	0x08001ead
 8001e58:	08001ec1 	.word	0x08001ec1
 8001e5c:	08001e3d 	.word	0x08001e3d
 8001e60:	08001e3d 	.word	0x08001e3d
 8001e64:	08001e3d 	.word	0x08001e3d
 8001e68:	08001e3d 	.word	0x08001e3d
 8001e6c:	08001ec1 	.word	0x08001ec1
 8001e70:	08001e3d 	.word	0x08001e3d
 8001e74:	08001e3d 	.word	0x08001e3d
 8001e78:	08001e3d 	.word	0x08001e3d
 8001e7c:	08001e3d 	.word	0x08001e3d
 8001e80:	08001fbf 	.word	0x08001fbf
 8001e84:	08001eeb 	.word	0x08001eeb
 8001e88:	08001f79 	.word	0x08001f79
 8001e8c:	08001e3d 	.word	0x08001e3d
 8001e90:	08001e3d 	.word	0x08001e3d
 8001e94:	08001fe1 	.word	0x08001fe1
 8001e98:	08001e3d 	.word	0x08001e3d
 8001e9c:	08001eeb 	.word	0x08001eeb
 8001ea0:	08001e3d 	.word	0x08001e3d
 8001ea4:	08001e3d 	.word	0x08001e3d
 8001ea8:	08001f81 	.word	0x08001f81
 8001eac:	6833      	ldr	r3, [r6, #0]
 8001eae:	1d1a      	adds	r2, r3, #4
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	6032      	str	r2, [r6, #0]
 8001eb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001eb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e09c      	b.n	8001ffa <_printf_i+0x1e6>
 8001ec0:	6833      	ldr	r3, [r6, #0]
 8001ec2:	6820      	ldr	r0, [r4, #0]
 8001ec4:	1d19      	adds	r1, r3, #4
 8001ec6:	6031      	str	r1, [r6, #0]
 8001ec8:	0606      	lsls	r6, r0, #24
 8001eca:	d501      	bpl.n	8001ed0 <_printf_i+0xbc>
 8001ecc:	681d      	ldr	r5, [r3, #0]
 8001ece:	e003      	b.n	8001ed8 <_printf_i+0xc4>
 8001ed0:	0645      	lsls	r5, r0, #25
 8001ed2:	d5fb      	bpl.n	8001ecc <_printf_i+0xb8>
 8001ed4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001ed8:	2d00      	cmp	r5, #0
 8001eda:	da03      	bge.n	8001ee4 <_printf_i+0xd0>
 8001edc:	232d      	movs	r3, #45	@ 0x2d
 8001ede:	426d      	negs	r5, r5
 8001ee0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001ee4:	4858      	ldr	r0, [pc, #352]	@ (8002048 <_printf_i+0x234>)
 8001ee6:	230a      	movs	r3, #10
 8001ee8:	e011      	b.n	8001f0e <_printf_i+0xfa>
 8001eea:	6821      	ldr	r1, [r4, #0]
 8001eec:	6833      	ldr	r3, [r6, #0]
 8001eee:	0608      	lsls	r0, r1, #24
 8001ef0:	f853 5b04 	ldr.w	r5, [r3], #4
 8001ef4:	d402      	bmi.n	8001efc <_printf_i+0xe8>
 8001ef6:	0649      	lsls	r1, r1, #25
 8001ef8:	bf48      	it	mi
 8001efa:	b2ad      	uxthmi	r5, r5
 8001efc:	2f6f      	cmp	r7, #111	@ 0x6f
 8001efe:	4852      	ldr	r0, [pc, #328]	@ (8002048 <_printf_i+0x234>)
 8001f00:	6033      	str	r3, [r6, #0]
 8001f02:	bf14      	ite	ne
 8001f04:	230a      	movne	r3, #10
 8001f06:	2308      	moveq	r3, #8
 8001f08:	2100      	movs	r1, #0
 8001f0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001f0e:	6866      	ldr	r6, [r4, #4]
 8001f10:	60a6      	str	r6, [r4, #8]
 8001f12:	2e00      	cmp	r6, #0
 8001f14:	db05      	blt.n	8001f22 <_printf_i+0x10e>
 8001f16:	6821      	ldr	r1, [r4, #0]
 8001f18:	432e      	orrs	r6, r5
 8001f1a:	f021 0104 	bic.w	r1, r1, #4
 8001f1e:	6021      	str	r1, [r4, #0]
 8001f20:	d04b      	beq.n	8001fba <_printf_i+0x1a6>
 8001f22:	4616      	mov	r6, r2
 8001f24:	fbb5 f1f3 	udiv	r1, r5, r3
 8001f28:	fb03 5711 	mls	r7, r3, r1, r5
 8001f2c:	5dc7      	ldrb	r7, [r0, r7]
 8001f2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001f32:	462f      	mov	r7, r5
 8001f34:	42bb      	cmp	r3, r7
 8001f36:	460d      	mov	r5, r1
 8001f38:	d9f4      	bls.n	8001f24 <_printf_i+0x110>
 8001f3a:	2b08      	cmp	r3, #8
 8001f3c:	d10b      	bne.n	8001f56 <_printf_i+0x142>
 8001f3e:	6823      	ldr	r3, [r4, #0]
 8001f40:	07df      	lsls	r7, r3, #31
 8001f42:	d508      	bpl.n	8001f56 <_printf_i+0x142>
 8001f44:	6923      	ldr	r3, [r4, #16]
 8001f46:	6861      	ldr	r1, [r4, #4]
 8001f48:	4299      	cmp	r1, r3
 8001f4a:	bfde      	ittt	le
 8001f4c:	2330      	movle	r3, #48	@ 0x30
 8001f4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001f52:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001f56:	1b92      	subs	r2, r2, r6
 8001f58:	6122      	str	r2, [r4, #16]
 8001f5a:	f8cd a000 	str.w	sl, [sp]
 8001f5e:	464b      	mov	r3, r9
 8001f60:	aa03      	add	r2, sp, #12
 8001f62:	4621      	mov	r1, r4
 8001f64:	4640      	mov	r0, r8
 8001f66:	f7ff fee7 	bl	8001d38 <_printf_common>
 8001f6a:	3001      	adds	r0, #1
 8001f6c:	d14a      	bne.n	8002004 <_printf_i+0x1f0>
 8001f6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f72:	b004      	add	sp, #16
 8001f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f78:	6823      	ldr	r3, [r4, #0]
 8001f7a:	f043 0320 	orr.w	r3, r3, #32
 8001f7e:	6023      	str	r3, [r4, #0]
 8001f80:	4832      	ldr	r0, [pc, #200]	@ (800204c <_printf_i+0x238>)
 8001f82:	2778      	movs	r7, #120	@ 0x78
 8001f84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001f88:	6823      	ldr	r3, [r4, #0]
 8001f8a:	6831      	ldr	r1, [r6, #0]
 8001f8c:	061f      	lsls	r7, r3, #24
 8001f8e:	f851 5b04 	ldr.w	r5, [r1], #4
 8001f92:	d402      	bmi.n	8001f9a <_printf_i+0x186>
 8001f94:	065f      	lsls	r7, r3, #25
 8001f96:	bf48      	it	mi
 8001f98:	b2ad      	uxthmi	r5, r5
 8001f9a:	6031      	str	r1, [r6, #0]
 8001f9c:	07d9      	lsls	r1, r3, #31
 8001f9e:	bf44      	itt	mi
 8001fa0:	f043 0320 	orrmi.w	r3, r3, #32
 8001fa4:	6023      	strmi	r3, [r4, #0]
 8001fa6:	b11d      	cbz	r5, 8001fb0 <_printf_i+0x19c>
 8001fa8:	2310      	movs	r3, #16
 8001faa:	e7ad      	b.n	8001f08 <_printf_i+0xf4>
 8001fac:	4826      	ldr	r0, [pc, #152]	@ (8002048 <_printf_i+0x234>)
 8001fae:	e7e9      	b.n	8001f84 <_printf_i+0x170>
 8001fb0:	6823      	ldr	r3, [r4, #0]
 8001fb2:	f023 0320 	bic.w	r3, r3, #32
 8001fb6:	6023      	str	r3, [r4, #0]
 8001fb8:	e7f6      	b.n	8001fa8 <_printf_i+0x194>
 8001fba:	4616      	mov	r6, r2
 8001fbc:	e7bd      	b.n	8001f3a <_printf_i+0x126>
 8001fbe:	6833      	ldr	r3, [r6, #0]
 8001fc0:	6825      	ldr	r5, [r4, #0]
 8001fc2:	6961      	ldr	r1, [r4, #20]
 8001fc4:	1d18      	adds	r0, r3, #4
 8001fc6:	6030      	str	r0, [r6, #0]
 8001fc8:	062e      	lsls	r6, r5, #24
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	d501      	bpl.n	8001fd2 <_printf_i+0x1be>
 8001fce:	6019      	str	r1, [r3, #0]
 8001fd0:	e002      	b.n	8001fd8 <_printf_i+0x1c4>
 8001fd2:	0668      	lsls	r0, r5, #25
 8001fd4:	d5fb      	bpl.n	8001fce <_printf_i+0x1ba>
 8001fd6:	8019      	strh	r1, [r3, #0]
 8001fd8:	2300      	movs	r3, #0
 8001fda:	6123      	str	r3, [r4, #16]
 8001fdc:	4616      	mov	r6, r2
 8001fde:	e7bc      	b.n	8001f5a <_printf_i+0x146>
 8001fe0:	6833      	ldr	r3, [r6, #0]
 8001fe2:	1d1a      	adds	r2, r3, #4
 8001fe4:	6032      	str	r2, [r6, #0]
 8001fe6:	681e      	ldr	r6, [r3, #0]
 8001fe8:	6862      	ldr	r2, [r4, #4]
 8001fea:	2100      	movs	r1, #0
 8001fec:	4630      	mov	r0, r6
 8001fee:	f7fe f8ef 	bl	80001d0 <memchr>
 8001ff2:	b108      	cbz	r0, 8001ff8 <_printf_i+0x1e4>
 8001ff4:	1b80      	subs	r0, r0, r6
 8001ff6:	6060      	str	r0, [r4, #4]
 8001ff8:	6863      	ldr	r3, [r4, #4]
 8001ffa:	6123      	str	r3, [r4, #16]
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002002:	e7aa      	b.n	8001f5a <_printf_i+0x146>
 8002004:	6923      	ldr	r3, [r4, #16]
 8002006:	4632      	mov	r2, r6
 8002008:	4649      	mov	r1, r9
 800200a:	4640      	mov	r0, r8
 800200c:	47d0      	blx	sl
 800200e:	3001      	adds	r0, #1
 8002010:	d0ad      	beq.n	8001f6e <_printf_i+0x15a>
 8002012:	6823      	ldr	r3, [r4, #0]
 8002014:	079b      	lsls	r3, r3, #30
 8002016:	d413      	bmi.n	8002040 <_printf_i+0x22c>
 8002018:	68e0      	ldr	r0, [r4, #12]
 800201a:	9b03      	ldr	r3, [sp, #12]
 800201c:	4298      	cmp	r0, r3
 800201e:	bfb8      	it	lt
 8002020:	4618      	movlt	r0, r3
 8002022:	e7a6      	b.n	8001f72 <_printf_i+0x15e>
 8002024:	2301      	movs	r3, #1
 8002026:	4632      	mov	r2, r6
 8002028:	4649      	mov	r1, r9
 800202a:	4640      	mov	r0, r8
 800202c:	47d0      	blx	sl
 800202e:	3001      	adds	r0, #1
 8002030:	d09d      	beq.n	8001f6e <_printf_i+0x15a>
 8002032:	3501      	adds	r5, #1
 8002034:	68e3      	ldr	r3, [r4, #12]
 8002036:	9903      	ldr	r1, [sp, #12]
 8002038:	1a5b      	subs	r3, r3, r1
 800203a:	42ab      	cmp	r3, r5
 800203c:	dcf2      	bgt.n	8002024 <_printf_i+0x210>
 800203e:	e7eb      	b.n	8002018 <_printf_i+0x204>
 8002040:	2500      	movs	r5, #0
 8002042:	f104 0619 	add.w	r6, r4, #25
 8002046:	e7f5      	b.n	8002034 <_printf_i+0x220>
 8002048:	0800268d 	.word	0x0800268d
 800204c:	0800269e 	.word	0x0800269e

08002050 <__sflush_r>:
 8002050:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002058:	0716      	lsls	r6, r2, #28
 800205a:	4605      	mov	r5, r0
 800205c:	460c      	mov	r4, r1
 800205e:	d454      	bmi.n	800210a <__sflush_r+0xba>
 8002060:	684b      	ldr	r3, [r1, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	dc02      	bgt.n	800206c <__sflush_r+0x1c>
 8002066:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002068:	2b00      	cmp	r3, #0
 800206a:	dd48      	ble.n	80020fe <__sflush_r+0xae>
 800206c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800206e:	2e00      	cmp	r6, #0
 8002070:	d045      	beq.n	80020fe <__sflush_r+0xae>
 8002072:	2300      	movs	r3, #0
 8002074:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002078:	682f      	ldr	r7, [r5, #0]
 800207a:	6a21      	ldr	r1, [r4, #32]
 800207c:	602b      	str	r3, [r5, #0]
 800207e:	d030      	beq.n	80020e2 <__sflush_r+0x92>
 8002080:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002082:	89a3      	ldrh	r3, [r4, #12]
 8002084:	0759      	lsls	r1, r3, #29
 8002086:	d505      	bpl.n	8002094 <__sflush_r+0x44>
 8002088:	6863      	ldr	r3, [r4, #4]
 800208a:	1ad2      	subs	r2, r2, r3
 800208c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800208e:	b10b      	cbz	r3, 8002094 <__sflush_r+0x44>
 8002090:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002092:	1ad2      	subs	r2, r2, r3
 8002094:	2300      	movs	r3, #0
 8002096:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002098:	6a21      	ldr	r1, [r4, #32]
 800209a:	4628      	mov	r0, r5
 800209c:	47b0      	blx	r6
 800209e:	1c43      	adds	r3, r0, #1
 80020a0:	89a3      	ldrh	r3, [r4, #12]
 80020a2:	d106      	bne.n	80020b2 <__sflush_r+0x62>
 80020a4:	6829      	ldr	r1, [r5, #0]
 80020a6:	291d      	cmp	r1, #29
 80020a8:	d82b      	bhi.n	8002102 <__sflush_r+0xb2>
 80020aa:	4a2a      	ldr	r2, [pc, #168]	@ (8002154 <__sflush_r+0x104>)
 80020ac:	40ca      	lsrs	r2, r1
 80020ae:	07d6      	lsls	r6, r2, #31
 80020b0:	d527      	bpl.n	8002102 <__sflush_r+0xb2>
 80020b2:	2200      	movs	r2, #0
 80020b4:	6062      	str	r2, [r4, #4]
 80020b6:	04d9      	lsls	r1, r3, #19
 80020b8:	6922      	ldr	r2, [r4, #16]
 80020ba:	6022      	str	r2, [r4, #0]
 80020bc:	d504      	bpl.n	80020c8 <__sflush_r+0x78>
 80020be:	1c42      	adds	r2, r0, #1
 80020c0:	d101      	bne.n	80020c6 <__sflush_r+0x76>
 80020c2:	682b      	ldr	r3, [r5, #0]
 80020c4:	b903      	cbnz	r3, 80020c8 <__sflush_r+0x78>
 80020c6:	6560      	str	r0, [r4, #84]	@ 0x54
 80020c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80020ca:	602f      	str	r7, [r5, #0]
 80020cc:	b1b9      	cbz	r1, 80020fe <__sflush_r+0xae>
 80020ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80020d2:	4299      	cmp	r1, r3
 80020d4:	d002      	beq.n	80020dc <__sflush_r+0x8c>
 80020d6:	4628      	mov	r0, r5
 80020d8:	f000 fa24 	bl	8002524 <_free_r>
 80020dc:	2300      	movs	r3, #0
 80020de:	6363      	str	r3, [r4, #52]	@ 0x34
 80020e0:	e00d      	b.n	80020fe <__sflush_r+0xae>
 80020e2:	2301      	movs	r3, #1
 80020e4:	4628      	mov	r0, r5
 80020e6:	47b0      	blx	r6
 80020e8:	4602      	mov	r2, r0
 80020ea:	1c50      	adds	r0, r2, #1
 80020ec:	d1c9      	bne.n	8002082 <__sflush_r+0x32>
 80020ee:	682b      	ldr	r3, [r5, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d0c6      	beq.n	8002082 <__sflush_r+0x32>
 80020f4:	2b1d      	cmp	r3, #29
 80020f6:	d001      	beq.n	80020fc <__sflush_r+0xac>
 80020f8:	2b16      	cmp	r3, #22
 80020fa:	d11e      	bne.n	800213a <__sflush_r+0xea>
 80020fc:	602f      	str	r7, [r5, #0]
 80020fe:	2000      	movs	r0, #0
 8002100:	e022      	b.n	8002148 <__sflush_r+0xf8>
 8002102:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002106:	b21b      	sxth	r3, r3
 8002108:	e01b      	b.n	8002142 <__sflush_r+0xf2>
 800210a:	690f      	ldr	r7, [r1, #16]
 800210c:	2f00      	cmp	r7, #0
 800210e:	d0f6      	beq.n	80020fe <__sflush_r+0xae>
 8002110:	0793      	lsls	r3, r2, #30
 8002112:	680e      	ldr	r6, [r1, #0]
 8002114:	bf08      	it	eq
 8002116:	694b      	ldreq	r3, [r1, #20]
 8002118:	600f      	str	r7, [r1, #0]
 800211a:	bf18      	it	ne
 800211c:	2300      	movne	r3, #0
 800211e:	eba6 0807 	sub.w	r8, r6, r7
 8002122:	608b      	str	r3, [r1, #8]
 8002124:	f1b8 0f00 	cmp.w	r8, #0
 8002128:	dde9      	ble.n	80020fe <__sflush_r+0xae>
 800212a:	6a21      	ldr	r1, [r4, #32]
 800212c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800212e:	4643      	mov	r3, r8
 8002130:	463a      	mov	r2, r7
 8002132:	4628      	mov	r0, r5
 8002134:	47b0      	blx	r6
 8002136:	2800      	cmp	r0, #0
 8002138:	dc08      	bgt.n	800214c <__sflush_r+0xfc>
 800213a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800213e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002142:	81a3      	strh	r3, [r4, #12]
 8002144:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800214c:	4407      	add	r7, r0
 800214e:	eba8 0800 	sub.w	r8, r8, r0
 8002152:	e7e7      	b.n	8002124 <__sflush_r+0xd4>
 8002154:	20400001 	.word	0x20400001

08002158 <_fflush_r>:
 8002158:	b538      	push	{r3, r4, r5, lr}
 800215a:	690b      	ldr	r3, [r1, #16]
 800215c:	4605      	mov	r5, r0
 800215e:	460c      	mov	r4, r1
 8002160:	b913      	cbnz	r3, 8002168 <_fflush_r+0x10>
 8002162:	2500      	movs	r5, #0
 8002164:	4628      	mov	r0, r5
 8002166:	bd38      	pop	{r3, r4, r5, pc}
 8002168:	b118      	cbz	r0, 8002172 <_fflush_r+0x1a>
 800216a:	6a03      	ldr	r3, [r0, #32]
 800216c:	b90b      	cbnz	r3, 8002172 <_fflush_r+0x1a>
 800216e:	f7ff fb25 	bl	80017bc <__sinit>
 8002172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d0f3      	beq.n	8002162 <_fflush_r+0xa>
 800217a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800217c:	07d0      	lsls	r0, r2, #31
 800217e:	d404      	bmi.n	800218a <_fflush_r+0x32>
 8002180:	0599      	lsls	r1, r3, #22
 8002182:	d402      	bmi.n	800218a <_fflush_r+0x32>
 8002184:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002186:	f7ff fbf2 	bl	800196e <__retarget_lock_acquire_recursive>
 800218a:	4628      	mov	r0, r5
 800218c:	4621      	mov	r1, r4
 800218e:	f7ff ff5f 	bl	8002050 <__sflush_r>
 8002192:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002194:	07da      	lsls	r2, r3, #31
 8002196:	4605      	mov	r5, r0
 8002198:	d4e4      	bmi.n	8002164 <_fflush_r+0xc>
 800219a:	89a3      	ldrh	r3, [r4, #12]
 800219c:	059b      	lsls	r3, r3, #22
 800219e:	d4e1      	bmi.n	8002164 <_fflush_r+0xc>
 80021a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80021a2:	f7ff fbe5 	bl	8001970 <__retarget_lock_release_recursive>
 80021a6:	e7dd      	b.n	8002164 <_fflush_r+0xc>

080021a8 <__malloc_lock>:
 80021a8:	4801      	ldr	r0, [pc, #4]	@ (80021b0 <__malloc_lock+0x8>)
 80021aa:	f7ff bbe0 	b.w	800196e <__retarget_lock_acquire_recursive>
 80021ae:	bf00      	nop
 80021b0:	200001d8 	.word	0x200001d8

080021b4 <__malloc_unlock>:
 80021b4:	4801      	ldr	r0, [pc, #4]	@ (80021bc <__malloc_unlock+0x8>)
 80021b6:	f7ff bbdb 	b.w	8001970 <__retarget_lock_release_recursive>
 80021ba:	bf00      	nop
 80021bc:	200001d8 	.word	0x200001d8

080021c0 <__sread>:
 80021c0:	b510      	push	{r4, lr}
 80021c2:	460c      	mov	r4, r1
 80021c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021c8:	f000 f956 	bl	8002478 <_read_r>
 80021cc:	2800      	cmp	r0, #0
 80021ce:	bfab      	itete	ge
 80021d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80021d2:	89a3      	ldrhlt	r3, [r4, #12]
 80021d4:	181b      	addge	r3, r3, r0
 80021d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80021da:	bfac      	ite	ge
 80021dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80021de:	81a3      	strhlt	r3, [r4, #12]
 80021e0:	bd10      	pop	{r4, pc}

080021e2 <__swrite>:
 80021e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021e6:	461f      	mov	r7, r3
 80021e8:	898b      	ldrh	r3, [r1, #12]
 80021ea:	05db      	lsls	r3, r3, #23
 80021ec:	4605      	mov	r5, r0
 80021ee:	460c      	mov	r4, r1
 80021f0:	4616      	mov	r6, r2
 80021f2:	d505      	bpl.n	8002200 <__swrite+0x1e>
 80021f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021f8:	2302      	movs	r3, #2
 80021fa:	2200      	movs	r2, #0
 80021fc:	f000 f92a 	bl	8002454 <_lseek_r>
 8002200:	89a3      	ldrh	r3, [r4, #12]
 8002202:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002206:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800220a:	81a3      	strh	r3, [r4, #12]
 800220c:	4632      	mov	r2, r6
 800220e:	463b      	mov	r3, r7
 8002210:	4628      	mov	r0, r5
 8002212:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002216:	f000 b951 	b.w	80024bc <_write_r>

0800221a <__sseek>:
 800221a:	b510      	push	{r4, lr}
 800221c:	460c      	mov	r4, r1
 800221e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002222:	f000 f917 	bl	8002454 <_lseek_r>
 8002226:	1c43      	adds	r3, r0, #1
 8002228:	89a3      	ldrh	r3, [r4, #12]
 800222a:	bf15      	itete	ne
 800222c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800222e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002232:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002236:	81a3      	strheq	r3, [r4, #12]
 8002238:	bf18      	it	ne
 800223a:	81a3      	strhne	r3, [r4, #12]
 800223c:	bd10      	pop	{r4, pc}

0800223e <__sclose>:
 800223e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002242:	f000 b94d 	b.w	80024e0 <_close_r>

08002246 <__swbuf_r>:
 8002246:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002248:	460e      	mov	r6, r1
 800224a:	4614      	mov	r4, r2
 800224c:	4605      	mov	r5, r0
 800224e:	b118      	cbz	r0, 8002258 <__swbuf_r+0x12>
 8002250:	6a03      	ldr	r3, [r0, #32]
 8002252:	b90b      	cbnz	r3, 8002258 <__swbuf_r+0x12>
 8002254:	f7ff fab2 	bl	80017bc <__sinit>
 8002258:	69a3      	ldr	r3, [r4, #24]
 800225a:	60a3      	str	r3, [r4, #8]
 800225c:	89a3      	ldrh	r3, [r4, #12]
 800225e:	071a      	lsls	r2, r3, #28
 8002260:	d501      	bpl.n	8002266 <__swbuf_r+0x20>
 8002262:	6923      	ldr	r3, [r4, #16]
 8002264:	b943      	cbnz	r3, 8002278 <__swbuf_r+0x32>
 8002266:	4621      	mov	r1, r4
 8002268:	4628      	mov	r0, r5
 800226a:	f000 f82b 	bl	80022c4 <__swsetup_r>
 800226e:	b118      	cbz	r0, 8002278 <__swbuf_r+0x32>
 8002270:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8002274:	4638      	mov	r0, r7
 8002276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002278:	6823      	ldr	r3, [r4, #0]
 800227a:	6922      	ldr	r2, [r4, #16]
 800227c:	1a98      	subs	r0, r3, r2
 800227e:	6963      	ldr	r3, [r4, #20]
 8002280:	b2f6      	uxtb	r6, r6
 8002282:	4283      	cmp	r3, r0
 8002284:	4637      	mov	r7, r6
 8002286:	dc05      	bgt.n	8002294 <__swbuf_r+0x4e>
 8002288:	4621      	mov	r1, r4
 800228a:	4628      	mov	r0, r5
 800228c:	f7ff ff64 	bl	8002158 <_fflush_r>
 8002290:	2800      	cmp	r0, #0
 8002292:	d1ed      	bne.n	8002270 <__swbuf_r+0x2a>
 8002294:	68a3      	ldr	r3, [r4, #8]
 8002296:	3b01      	subs	r3, #1
 8002298:	60a3      	str	r3, [r4, #8]
 800229a:	6823      	ldr	r3, [r4, #0]
 800229c:	1c5a      	adds	r2, r3, #1
 800229e:	6022      	str	r2, [r4, #0]
 80022a0:	701e      	strb	r6, [r3, #0]
 80022a2:	6962      	ldr	r2, [r4, #20]
 80022a4:	1c43      	adds	r3, r0, #1
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d004      	beq.n	80022b4 <__swbuf_r+0x6e>
 80022aa:	89a3      	ldrh	r3, [r4, #12]
 80022ac:	07db      	lsls	r3, r3, #31
 80022ae:	d5e1      	bpl.n	8002274 <__swbuf_r+0x2e>
 80022b0:	2e0a      	cmp	r6, #10
 80022b2:	d1df      	bne.n	8002274 <__swbuf_r+0x2e>
 80022b4:	4621      	mov	r1, r4
 80022b6:	4628      	mov	r0, r5
 80022b8:	f7ff ff4e 	bl	8002158 <_fflush_r>
 80022bc:	2800      	cmp	r0, #0
 80022be:	d0d9      	beq.n	8002274 <__swbuf_r+0x2e>
 80022c0:	e7d6      	b.n	8002270 <__swbuf_r+0x2a>
	...

080022c4 <__swsetup_r>:
 80022c4:	b538      	push	{r3, r4, r5, lr}
 80022c6:	4b29      	ldr	r3, [pc, #164]	@ (800236c <__swsetup_r+0xa8>)
 80022c8:	4605      	mov	r5, r0
 80022ca:	6818      	ldr	r0, [r3, #0]
 80022cc:	460c      	mov	r4, r1
 80022ce:	b118      	cbz	r0, 80022d8 <__swsetup_r+0x14>
 80022d0:	6a03      	ldr	r3, [r0, #32]
 80022d2:	b90b      	cbnz	r3, 80022d8 <__swsetup_r+0x14>
 80022d4:	f7ff fa72 	bl	80017bc <__sinit>
 80022d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022dc:	0719      	lsls	r1, r3, #28
 80022de:	d422      	bmi.n	8002326 <__swsetup_r+0x62>
 80022e0:	06da      	lsls	r2, r3, #27
 80022e2:	d407      	bmi.n	80022f4 <__swsetup_r+0x30>
 80022e4:	2209      	movs	r2, #9
 80022e6:	602a      	str	r2, [r5, #0]
 80022e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022ec:	81a3      	strh	r3, [r4, #12]
 80022ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80022f2:	e033      	b.n	800235c <__swsetup_r+0x98>
 80022f4:	0758      	lsls	r0, r3, #29
 80022f6:	d512      	bpl.n	800231e <__swsetup_r+0x5a>
 80022f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80022fa:	b141      	cbz	r1, 800230e <__swsetup_r+0x4a>
 80022fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002300:	4299      	cmp	r1, r3
 8002302:	d002      	beq.n	800230a <__swsetup_r+0x46>
 8002304:	4628      	mov	r0, r5
 8002306:	f000 f90d 	bl	8002524 <_free_r>
 800230a:	2300      	movs	r3, #0
 800230c:	6363      	str	r3, [r4, #52]	@ 0x34
 800230e:	89a3      	ldrh	r3, [r4, #12]
 8002310:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002314:	81a3      	strh	r3, [r4, #12]
 8002316:	2300      	movs	r3, #0
 8002318:	6063      	str	r3, [r4, #4]
 800231a:	6923      	ldr	r3, [r4, #16]
 800231c:	6023      	str	r3, [r4, #0]
 800231e:	89a3      	ldrh	r3, [r4, #12]
 8002320:	f043 0308 	orr.w	r3, r3, #8
 8002324:	81a3      	strh	r3, [r4, #12]
 8002326:	6923      	ldr	r3, [r4, #16]
 8002328:	b94b      	cbnz	r3, 800233e <__swsetup_r+0x7a>
 800232a:	89a3      	ldrh	r3, [r4, #12]
 800232c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002330:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002334:	d003      	beq.n	800233e <__swsetup_r+0x7a>
 8002336:	4621      	mov	r1, r4
 8002338:	4628      	mov	r0, r5
 800233a:	f000 f83f 	bl	80023bc <__smakebuf_r>
 800233e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002342:	f013 0201 	ands.w	r2, r3, #1
 8002346:	d00a      	beq.n	800235e <__swsetup_r+0x9a>
 8002348:	2200      	movs	r2, #0
 800234a:	60a2      	str	r2, [r4, #8]
 800234c:	6962      	ldr	r2, [r4, #20]
 800234e:	4252      	negs	r2, r2
 8002350:	61a2      	str	r2, [r4, #24]
 8002352:	6922      	ldr	r2, [r4, #16]
 8002354:	b942      	cbnz	r2, 8002368 <__swsetup_r+0xa4>
 8002356:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800235a:	d1c5      	bne.n	80022e8 <__swsetup_r+0x24>
 800235c:	bd38      	pop	{r3, r4, r5, pc}
 800235e:	0799      	lsls	r1, r3, #30
 8002360:	bf58      	it	pl
 8002362:	6962      	ldrpl	r2, [r4, #20]
 8002364:	60a2      	str	r2, [r4, #8]
 8002366:	e7f4      	b.n	8002352 <__swsetup_r+0x8e>
 8002368:	2000      	movs	r0, #0
 800236a:	e7f7      	b.n	800235c <__swsetup_r+0x98>
 800236c:	20000024 	.word	0x20000024

08002370 <__swhatbuf_r>:
 8002370:	b570      	push	{r4, r5, r6, lr}
 8002372:	460c      	mov	r4, r1
 8002374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002378:	2900      	cmp	r1, #0
 800237a:	b096      	sub	sp, #88	@ 0x58
 800237c:	4615      	mov	r5, r2
 800237e:	461e      	mov	r6, r3
 8002380:	da0d      	bge.n	800239e <__swhatbuf_r+0x2e>
 8002382:	89a3      	ldrh	r3, [r4, #12]
 8002384:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002388:	f04f 0100 	mov.w	r1, #0
 800238c:	bf14      	ite	ne
 800238e:	2340      	movne	r3, #64	@ 0x40
 8002390:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002394:	2000      	movs	r0, #0
 8002396:	6031      	str	r1, [r6, #0]
 8002398:	602b      	str	r3, [r5, #0]
 800239a:	b016      	add	sp, #88	@ 0x58
 800239c:	bd70      	pop	{r4, r5, r6, pc}
 800239e:	466a      	mov	r2, sp
 80023a0:	f000 f8ae 	bl	8002500 <_fstat_r>
 80023a4:	2800      	cmp	r0, #0
 80023a6:	dbec      	blt.n	8002382 <__swhatbuf_r+0x12>
 80023a8:	9901      	ldr	r1, [sp, #4]
 80023aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80023ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80023b2:	4259      	negs	r1, r3
 80023b4:	4159      	adcs	r1, r3
 80023b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023ba:	e7eb      	b.n	8002394 <__swhatbuf_r+0x24>

080023bc <__smakebuf_r>:
 80023bc:	898b      	ldrh	r3, [r1, #12]
 80023be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80023c0:	079d      	lsls	r5, r3, #30
 80023c2:	4606      	mov	r6, r0
 80023c4:	460c      	mov	r4, r1
 80023c6:	d507      	bpl.n	80023d8 <__smakebuf_r+0x1c>
 80023c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80023cc:	6023      	str	r3, [r4, #0]
 80023ce:	6123      	str	r3, [r4, #16]
 80023d0:	2301      	movs	r3, #1
 80023d2:	6163      	str	r3, [r4, #20]
 80023d4:	b003      	add	sp, #12
 80023d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023d8:	ab01      	add	r3, sp, #4
 80023da:	466a      	mov	r2, sp
 80023dc:	f7ff ffc8 	bl	8002370 <__swhatbuf_r>
 80023e0:	9f00      	ldr	r7, [sp, #0]
 80023e2:	4605      	mov	r5, r0
 80023e4:	4639      	mov	r1, r7
 80023e6:	4630      	mov	r0, r6
 80023e8:	f7ff fc26 	bl	8001c38 <_malloc_r>
 80023ec:	b948      	cbnz	r0, 8002402 <__smakebuf_r+0x46>
 80023ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023f2:	059a      	lsls	r2, r3, #22
 80023f4:	d4ee      	bmi.n	80023d4 <__smakebuf_r+0x18>
 80023f6:	f023 0303 	bic.w	r3, r3, #3
 80023fa:	f043 0302 	orr.w	r3, r3, #2
 80023fe:	81a3      	strh	r3, [r4, #12]
 8002400:	e7e2      	b.n	80023c8 <__smakebuf_r+0xc>
 8002402:	89a3      	ldrh	r3, [r4, #12]
 8002404:	6020      	str	r0, [r4, #0]
 8002406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800240a:	81a3      	strh	r3, [r4, #12]
 800240c:	9b01      	ldr	r3, [sp, #4]
 800240e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002412:	b15b      	cbz	r3, 800242c <__smakebuf_r+0x70>
 8002414:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002418:	4630      	mov	r0, r6
 800241a:	f000 f80b 	bl	8002434 <_isatty_r>
 800241e:	b128      	cbz	r0, 800242c <__smakebuf_r+0x70>
 8002420:	89a3      	ldrh	r3, [r4, #12]
 8002422:	f023 0303 	bic.w	r3, r3, #3
 8002426:	f043 0301 	orr.w	r3, r3, #1
 800242a:	81a3      	strh	r3, [r4, #12]
 800242c:	89a3      	ldrh	r3, [r4, #12]
 800242e:	431d      	orrs	r5, r3
 8002430:	81a5      	strh	r5, [r4, #12]
 8002432:	e7cf      	b.n	80023d4 <__smakebuf_r+0x18>

08002434 <_isatty_r>:
 8002434:	b538      	push	{r3, r4, r5, lr}
 8002436:	4d06      	ldr	r5, [pc, #24]	@ (8002450 <_isatty_r+0x1c>)
 8002438:	2300      	movs	r3, #0
 800243a:	4604      	mov	r4, r0
 800243c:	4608      	mov	r0, r1
 800243e:	602b      	str	r3, [r5, #0]
 8002440:	f7fe fa5a 	bl	80008f8 <_isatty>
 8002444:	1c43      	adds	r3, r0, #1
 8002446:	d102      	bne.n	800244e <_isatty_r+0x1a>
 8002448:	682b      	ldr	r3, [r5, #0]
 800244a:	b103      	cbz	r3, 800244e <_isatty_r+0x1a>
 800244c:	6023      	str	r3, [r4, #0]
 800244e:	bd38      	pop	{r3, r4, r5, pc}
 8002450:	200001e4 	.word	0x200001e4

08002454 <_lseek_r>:
 8002454:	b538      	push	{r3, r4, r5, lr}
 8002456:	4d07      	ldr	r5, [pc, #28]	@ (8002474 <_lseek_r+0x20>)
 8002458:	4604      	mov	r4, r0
 800245a:	4608      	mov	r0, r1
 800245c:	4611      	mov	r1, r2
 800245e:	2200      	movs	r2, #0
 8002460:	602a      	str	r2, [r5, #0]
 8002462:	461a      	mov	r2, r3
 8002464:	f7fe fa53 	bl	800090e <_lseek>
 8002468:	1c43      	adds	r3, r0, #1
 800246a:	d102      	bne.n	8002472 <_lseek_r+0x1e>
 800246c:	682b      	ldr	r3, [r5, #0]
 800246e:	b103      	cbz	r3, 8002472 <_lseek_r+0x1e>
 8002470:	6023      	str	r3, [r4, #0]
 8002472:	bd38      	pop	{r3, r4, r5, pc}
 8002474:	200001e4 	.word	0x200001e4

08002478 <_read_r>:
 8002478:	b538      	push	{r3, r4, r5, lr}
 800247a:	4d07      	ldr	r5, [pc, #28]	@ (8002498 <_read_r+0x20>)
 800247c:	4604      	mov	r4, r0
 800247e:	4608      	mov	r0, r1
 8002480:	4611      	mov	r1, r2
 8002482:	2200      	movs	r2, #0
 8002484:	602a      	str	r2, [r5, #0]
 8002486:	461a      	mov	r2, r3
 8002488:	f7fe f9fd 	bl	8000886 <_read>
 800248c:	1c43      	adds	r3, r0, #1
 800248e:	d102      	bne.n	8002496 <_read_r+0x1e>
 8002490:	682b      	ldr	r3, [r5, #0]
 8002492:	b103      	cbz	r3, 8002496 <_read_r+0x1e>
 8002494:	6023      	str	r3, [r4, #0]
 8002496:	bd38      	pop	{r3, r4, r5, pc}
 8002498:	200001e4 	.word	0x200001e4

0800249c <_sbrk_r>:
 800249c:	b538      	push	{r3, r4, r5, lr}
 800249e:	4d06      	ldr	r5, [pc, #24]	@ (80024b8 <_sbrk_r+0x1c>)
 80024a0:	2300      	movs	r3, #0
 80024a2:	4604      	mov	r4, r0
 80024a4:	4608      	mov	r0, r1
 80024a6:	602b      	str	r3, [r5, #0]
 80024a8:	f7fe fa3e 	bl	8000928 <_sbrk>
 80024ac:	1c43      	adds	r3, r0, #1
 80024ae:	d102      	bne.n	80024b6 <_sbrk_r+0x1a>
 80024b0:	682b      	ldr	r3, [r5, #0]
 80024b2:	b103      	cbz	r3, 80024b6 <_sbrk_r+0x1a>
 80024b4:	6023      	str	r3, [r4, #0]
 80024b6:	bd38      	pop	{r3, r4, r5, pc}
 80024b8:	200001e4 	.word	0x200001e4

080024bc <_write_r>:
 80024bc:	b538      	push	{r3, r4, r5, lr}
 80024be:	4d07      	ldr	r5, [pc, #28]	@ (80024dc <_write_r+0x20>)
 80024c0:	4604      	mov	r4, r0
 80024c2:	4608      	mov	r0, r1
 80024c4:	4611      	mov	r1, r2
 80024c6:	2200      	movs	r2, #0
 80024c8:	602a      	str	r2, [r5, #0]
 80024ca:	461a      	mov	r2, r3
 80024cc:	f7fe f88d 	bl	80005ea <_write>
 80024d0:	1c43      	adds	r3, r0, #1
 80024d2:	d102      	bne.n	80024da <_write_r+0x1e>
 80024d4:	682b      	ldr	r3, [r5, #0]
 80024d6:	b103      	cbz	r3, 80024da <_write_r+0x1e>
 80024d8:	6023      	str	r3, [r4, #0]
 80024da:	bd38      	pop	{r3, r4, r5, pc}
 80024dc:	200001e4 	.word	0x200001e4

080024e0 <_close_r>:
 80024e0:	b538      	push	{r3, r4, r5, lr}
 80024e2:	4d06      	ldr	r5, [pc, #24]	@ (80024fc <_close_r+0x1c>)
 80024e4:	2300      	movs	r3, #0
 80024e6:	4604      	mov	r4, r0
 80024e8:	4608      	mov	r0, r1
 80024ea:	602b      	str	r3, [r5, #0]
 80024ec:	f7fe f9e8 	bl	80008c0 <_close>
 80024f0:	1c43      	adds	r3, r0, #1
 80024f2:	d102      	bne.n	80024fa <_close_r+0x1a>
 80024f4:	682b      	ldr	r3, [r5, #0]
 80024f6:	b103      	cbz	r3, 80024fa <_close_r+0x1a>
 80024f8:	6023      	str	r3, [r4, #0]
 80024fa:	bd38      	pop	{r3, r4, r5, pc}
 80024fc:	200001e4 	.word	0x200001e4

08002500 <_fstat_r>:
 8002500:	b538      	push	{r3, r4, r5, lr}
 8002502:	4d07      	ldr	r5, [pc, #28]	@ (8002520 <_fstat_r+0x20>)
 8002504:	2300      	movs	r3, #0
 8002506:	4604      	mov	r4, r0
 8002508:	4608      	mov	r0, r1
 800250a:	4611      	mov	r1, r2
 800250c:	602b      	str	r3, [r5, #0]
 800250e:	f7fe f9e3 	bl	80008d8 <_fstat>
 8002512:	1c43      	adds	r3, r0, #1
 8002514:	d102      	bne.n	800251c <_fstat_r+0x1c>
 8002516:	682b      	ldr	r3, [r5, #0]
 8002518:	b103      	cbz	r3, 800251c <_fstat_r+0x1c>
 800251a:	6023      	str	r3, [r4, #0]
 800251c:	bd38      	pop	{r3, r4, r5, pc}
 800251e:	bf00      	nop
 8002520:	200001e4 	.word	0x200001e4

08002524 <_free_r>:
 8002524:	b538      	push	{r3, r4, r5, lr}
 8002526:	4605      	mov	r5, r0
 8002528:	2900      	cmp	r1, #0
 800252a:	d041      	beq.n	80025b0 <_free_r+0x8c>
 800252c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002530:	1f0c      	subs	r4, r1, #4
 8002532:	2b00      	cmp	r3, #0
 8002534:	bfb8      	it	lt
 8002536:	18e4      	addlt	r4, r4, r3
 8002538:	f7ff fe36 	bl	80021a8 <__malloc_lock>
 800253c:	4a1d      	ldr	r2, [pc, #116]	@ (80025b4 <_free_r+0x90>)
 800253e:	6813      	ldr	r3, [r2, #0]
 8002540:	b933      	cbnz	r3, 8002550 <_free_r+0x2c>
 8002542:	6063      	str	r3, [r4, #4]
 8002544:	6014      	str	r4, [r2, #0]
 8002546:	4628      	mov	r0, r5
 8002548:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800254c:	f7ff be32 	b.w	80021b4 <__malloc_unlock>
 8002550:	42a3      	cmp	r3, r4
 8002552:	d908      	bls.n	8002566 <_free_r+0x42>
 8002554:	6820      	ldr	r0, [r4, #0]
 8002556:	1821      	adds	r1, r4, r0
 8002558:	428b      	cmp	r3, r1
 800255a:	bf01      	itttt	eq
 800255c:	6819      	ldreq	r1, [r3, #0]
 800255e:	685b      	ldreq	r3, [r3, #4]
 8002560:	1809      	addeq	r1, r1, r0
 8002562:	6021      	streq	r1, [r4, #0]
 8002564:	e7ed      	b.n	8002542 <_free_r+0x1e>
 8002566:	461a      	mov	r2, r3
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	b10b      	cbz	r3, 8002570 <_free_r+0x4c>
 800256c:	42a3      	cmp	r3, r4
 800256e:	d9fa      	bls.n	8002566 <_free_r+0x42>
 8002570:	6811      	ldr	r1, [r2, #0]
 8002572:	1850      	adds	r0, r2, r1
 8002574:	42a0      	cmp	r0, r4
 8002576:	d10b      	bne.n	8002590 <_free_r+0x6c>
 8002578:	6820      	ldr	r0, [r4, #0]
 800257a:	4401      	add	r1, r0
 800257c:	1850      	adds	r0, r2, r1
 800257e:	4283      	cmp	r3, r0
 8002580:	6011      	str	r1, [r2, #0]
 8002582:	d1e0      	bne.n	8002546 <_free_r+0x22>
 8002584:	6818      	ldr	r0, [r3, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	6053      	str	r3, [r2, #4]
 800258a:	4408      	add	r0, r1
 800258c:	6010      	str	r0, [r2, #0]
 800258e:	e7da      	b.n	8002546 <_free_r+0x22>
 8002590:	d902      	bls.n	8002598 <_free_r+0x74>
 8002592:	230c      	movs	r3, #12
 8002594:	602b      	str	r3, [r5, #0]
 8002596:	e7d6      	b.n	8002546 <_free_r+0x22>
 8002598:	6820      	ldr	r0, [r4, #0]
 800259a:	1821      	adds	r1, r4, r0
 800259c:	428b      	cmp	r3, r1
 800259e:	bf04      	itt	eq
 80025a0:	6819      	ldreq	r1, [r3, #0]
 80025a2:	685b      	ldreq	r3, [r3, #4]
 80025a4:	6063      	str	r3, [r4, #4]
 80025a6:	bf04      	itt	eq
 80025a8:	1809      	addeq	r1, r1, r0
 80025aa:	6021      	streq	r1, [r4, #0]
 80025ac:	6054      	str	r4, [r2, #4]
 80025ae:	e7ca      	b.n	8002546 <_free_r+0x22>
 80025b0:	bd38      	pop	{r3, r4, r5, pc}
 80025b2:	bf00      	nop
 80025b4:	200001e0 	.word	0x200001e0

080025b8 <_init>:
 80025b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025ba:	bf00      	nop
 80025bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025be:	bc08      	pop	{r3}
 80025c0:	469e      	mov	lr, r3
 80025c2:	4770      	bx	lr

080025c4 <_fini>:
 80025c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025c6:	bf00      	nop
 80025c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025ca:	bc08      	pop	{r3}
 80025cc:	469e      	mov	lr, r3
 80025ce:	4770      	bx	lr
