# do top_clock.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top_clock
# 
# Top level modules:
# 	top_clock
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top_clock_vlg_sample_tst
# -- Compiling module top_clock_vlg_check_tst
# -- Compiling module top_clock_vlg_vec_tst
# 
# Top level modules:
# 	top_clock_vlg_vec_tst
# vsim -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.top_clock_vlg_vec_tst 
# Loading work.top_clock_vlg_vec_tst
# Loading work.top_clock
# Loading altera_ver.dffeas
# Loading work.top_clock_vlg_sample_tst
# Loading work.top_clock_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port SG0[6] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1000000
# ERROR! Vector Mismatch for output port SG1[6] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1000000
# ERROR! Vector Mismatch for output port SG2[6] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1000000
# ERROR! Vector Mismatch for output port SG3[6] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1000000
# ERROR! Vector Mismatch for output port SG4[6] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1000000
# ERROR! Vector Mismatch for output port SG5[6] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1000000
# ERROR! Vector Mismatch for output port led :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port SG0[0] :: @time = 2510000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG0[3] :: @time = 2510000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG0[4] :: @time = 2510000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG0[5] :: @time = 2510000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG0[2] :: @time = 7530000.000 ps
#      Expected value = 0000000
#      Real value = 0100100
# ERROR! Vector Mismatch for output port SG4[0] :: @time = 12805000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG4[3] :: @time = 12805000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG4[4] :: @time = 12805000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG4[5] :: @time = 12805000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG2[0] :: @time = 20485000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG2[3] :: @time = 20485000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG2[4] :: @time = 20485000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG2[5] :: @time = 20485000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port SG0[1] :: @time = 22590000.000 ps
#      Expected value = 0000000
#      Real value = 0010010
#          21 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform.vwf.vt(1001)
#    Time: 40 us  Iteration: 0  Instance: /top_clock_vlg_vec_tst/tb_out
