#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 25 15:32:48 2021
# Process ID: 21856
# Current directory: C:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.runs/impl_1
# Command line: vivado.exe -log urcRover.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source urcRover.tcl -notrace
# Log file: C:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.runs/impl_1/urcRover.vdi
# Journal file: C:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source urcRover.tcl -notrace
Command: link_design -top urcRover -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clkgen'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1017.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkgen/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkgen/inst'
Parsing XDC File [c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkgen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1335.465 ; gain = 318.246
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkgen/inst'
Parsing XDC File [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'ADC_SCLK'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RAIL12'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RAIL5'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RAIL3V3'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BATTV'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BATTI'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CHA_TEMP'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BATTA_TEMP'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BATTB_TEMP'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc]
Parsing XDC File [c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clkgen/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clkgen/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 10 Warnings, 9 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1335.465 ; gain = 318.246
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net sensing/genblk1[4].eightBitADC/B4 has multiple drivers: sensing/genblk1[2].eightBitADC/mclk_reg/Q, sensing/genblk1[2].eightBitADC/mclk_reg__0/Q, sensing/genblk1[3].eightBitADC/mclk_reg__0/Q, sensing/genblk1[3].eightBitADC/mclk_reg/Q, sensing/genblk1[4].eightBitADC/mclk_reg/Q, sensing/genblk1[4].eightBitADC/mclk_reg__0/Q, sensing/genblk1[1].eightBitADC/mclk_reg/Q, sensing/genblk1[1].eightBitADC/mclk_reg__0/Q, sensing/genblk1[0].eightBitADC/mclk_reg__0/Q, and sensing/genblk1[0].eightBitADC/mclk_reg/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net sensing/genblk1[4].eightBitADC/UNCONN_OUT has multiple drivers: sensing/genblk1[2].eightBitADC/cs_reg/Q, sensing/genblk1[3].eightBitADC/cs_reg/Q, sensing/genblk1[4].eightBitADC/cs_reg/Q, sensing/genblk1[1].eightBitADC/cs_reg/Q, and sensing/genblk1[0].eightBitADC/cs_reg/Q.
INFO: [Project 1-461] DRC finished with 2 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1335.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 10 Warnings, 9 Critical Warnings and 3 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Sep 25 15:33:17 2021...
