
----- SHIFT REGISTER ----------

LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL 
-------------------------------
ENTITY ShiftReg IS 
  PORT( clk : IN  STD_LOGIC;
        rst : IN  STD_LOGIC;
		  ena : IN  STD_LOGIC;
		  d   : IN  STD_LOGIC;
		  q   : OUT STD_LOGIC);
END ENTITY;
-------------------------------

ARCHITECTURE  behaviour OF ShiftReg IS 
  SIGNAL buffer_s : STD_LOGIC_VECTOR(15 DOWNTO 0);
  
  BEGIN 
    PROCESS( clk, rst, ena, d)
	   BEGIN 
		  IF (rst = '0')THEN 
		    buffer_s <= "0000000000000000"
		  ELSIF(rising_edge(clk))THEN 
		    IF(ena = '1')THEN 
			   buffer_s(0)  <= buffer_s(1);
				buffer_s(1)  <= buffer_s(2);
				buffer_s(2)  <= buffer_s(3);
				buffer_s(3)  <= buffer_s(4);
				buffer_s(4)  <= buffer_s(5);
				buffer_s(5)  <= buffer_s(6);
				buffer_s(6)  <= buffer_s(7);
				buffer_s(7)  <= buffer_s(8);
				buffer_s(8)  <= buffer_s(9);
				buffer_s(9)  <= buffer_s(10);
				buffer_s(10) <= buffer_s(11);
				buffer_s(11) <= buffer_s(12);
				buffer_s(12) <= buffer_s(13);
				buffer_s(13) <= buffer_s(14);
				buffer_s(14) <= buffer_s(15);
				buffer_s(15) <= d;
		    END IF;
		  END IF;
    END PROCESS;
	 
  q <= buffer_s('0');
  
END ARCHITECTURE;