# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program VSD
# âš™ï¸Tool Instalation
<p><b>All the instructions for installation of required tools can be found here:</b></p>
<b>ğŸ’»System Requirements:</b><br>
ğŸ§  6 GB RAM<br>
ğŸ’¾ 50 GB HDD<br>
ğŸ§ Ubuntu 20.04 or higher<br>
ğŸ”²  4 vCPU<br>

# Week 0 â€” Setup & Tools

> ğŸ›  **Foundation Week: Environment Setup and Tool Installation**  
This week focuses on preparing the development environment with essential open-source EDA tools for the complete RTL-to-GDSII flow.

---

## ğŸ“‹ Tasks Overview

| Task   | Description          | Tools Installed             | Status |
|--------|----------------------|-----------------------------|--------|
| Task 0 | [Tools Installation](#tools-installed-in-week-0---task-0) | Complete EDA Toolchain Setup | âœ… Done |

---

## ğŸ§° Tools Installed in Week 0 - Task 0

### Core RTL Design & Synthesis Tools

| Tool       | Purpose                             | Verification |
|------------|-------------------------------------|--------------|
| **Yosys**  | RTL Synthesis & Logic Optimization  | âœ… Verified  |
| **Icarus Verilog (iverilog)** | Verilog Simulation & Compilation | âœ… Verified  |
| **GTKWave**| Waveform Viewer & Analysis          | âœ… Verified  |
| **Ngspice**| Analog & Mixed-Signal Simulation    | âœ… Verified  |
| **Magic VLSI** | Layout Design & DRC Verification | âœ… Verified  |
# ğŸ–¥ï¸ OpenLane / Sky130A Setup

This repository documents my OpenLane VLSI environment setup on Ubuntu.

---




+------------------------+
| Software |
+------------------------+
| Python 3.12+ |
| pip / venv |
| Docker |
| OpenLane v1.0.2 |
| Ciel 2.x |
| KLayout (optional) |
+------------------------+


