

================================================================
== Vitis HLS Report for 'sigmoid_ap_fixed_16_6_0_0_0_ap_fixed_16_6_0_0_0_sigmoid_config17_s'
================================================================
* Date:           Thu Aug 17 12:47:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        btag_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.215 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.600 ns|  5.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 4 [1/1] (1.22ns)   --->   "%p_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read" [firmware/nnet_utils/nnet_activation.h:95]   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i14.i10, i14 %p_read_1, i10 0"   --->   Operation 5 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %p_read_1, i32 4, i32 13"   --->   Operation 6 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1002 = sext i10 %tmp_1"   --->   Operation 7 'sext' 'sext_ln1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.76ns)   --->   "%p_Result_s = icmp_slt  i24 %tmp_2, i24 16777201"   --->   Operation 8 'icmp' 'p_Result_s' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i14 %p_read_1"   --->   Operation 9 'trunc' 'trunc_ln1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln1003, i6 0"   --->   Operation 10 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "%icmp_ln1003 = icmp_eq  i10 %tmp, i10 0"   --->   Operation 11 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.72ns)   --->   "%ret_V = add i11 %sext_ln1002, i11 1"   --->   Operation 12 'add' 'ret_V' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i11 %sext_ln1002, i11 %ret_V"   --->   Operation 13 'select' 'select_ln1002' <Predicate = (p_Result_s)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%ret_V_2 = select i1 %p_Result_s, i11 %select_ln1002, i11 %sext_ln1002" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 14 'select' 'ret_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.73ns) (out node of the LUT)   --->   "%index = add i11 %ret_V_2, i11 512" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 15 'add' 'index' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i11 %index" [firmware/nnet_utils/nnet_activation.h:113]   --->   Operation 16 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index, i32 10" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 17 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.30ns)   --->   "%index_1 = select i1 %tmp_3, i10 1023, i10 %trunc_ln113" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 18 'select' 'index_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i10 %index_1" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 19 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sigmoid_table_addr = getelementptr i10 %sigmoid_table, i64 0, i64 %zext_ln121"   --->   Operation 20 'getelementptr' 'sigmoid_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.17ns)   --->   "%p_Val2_s = load i10 %sigmoid_table_addr"   --->   Operation 21 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 1.17>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:109]   --->   Operation 22 'specpipeline' 'specpipeline_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (1.17ns)   --->   "%p_Val2_s = load i10 %sigmoid_table_addr"   --->   Operation 23 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i10 %p_Val2_s" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 24 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer17_out, i16 %zext_ln121_1" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 25 'write' 'write_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [firmware/nnet_utils/nnet_activation.h:123]   --->   Operation 26 'ret' 'ret_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.8ns, clock uncertainty: 0.35ns.

 <State 1>: 1.99ns
The critical path consists of the following:
	wire read operation ('p_read_1', firmware/nnet_utils/nnet_activation.h:95) on port 'p_read' (firmware/nnet_utils/nnet_activation.h:95) [5]  (1.23 ns)
	'icmp' operation ('__Result__') [9]  (0.768 ns)

 <State 2>: 2.21ns
The critical path consists of the following:
	'select' operation ('select_ln1002') [14]  (0 ns)
	'select' operation ('ret.V', firmware/nnet_utils/nnet_activation.h:116) [15]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_activation.h:116) [16]  (0.735 ns)
	'select' operation ('index', firmware/nnet_utils/nnet_activation.h:119) [19]  (0.303 ns)
	'getelementptr' operation ('sigmoid_table_addr') [21]  (0 ns)
	'load' operation ('__Val2__') on array 'sigmoid_table' [22]  (1.18 ns)

 <State 3>: 1.18ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'sigmoid_table' [22]  (1.18 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
