<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] xscale timeout handling
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2008-March/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20xscale%20timeout%20handling&In-Reply-To=%3Cc09652430803070344o17e07877p1bdb7f59b852d3a6%40mail.gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001481.html">
   <LINK REL="Next"  HREF="001483.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] xscale timeout handling</H1>
    <B>&#216;yvind Harboe</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20xscale%20timeout%20handling&In-Reply-To=%3Cc09652430803070344o17e07877p1bdb7f59b852d3a6%40mail.gmail.com%3E"
       TITLE="[Openocd-development] xscale timeout handling">oyvind.harboe at zylin.com
       </A><BR>
    <I>Fri Mar  7 12:44:29 CET 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="001481.html">[Openocd-development] libftdi question
</A></li>
        <LI>Next message: <A HREF="001483.html">[Openocd-development] libftdi question
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1482">[ date ]</a>
              <a href="thread.html#1482">[ thread ]</a>
              <a href="subject.html#1482">[ subject ]</a>
              <a href="author.html#1482">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Committed.

Added some timeout handling to XScale so OpenOCD doesn't get
completely stuck when the target needs a reset.

Index: C:/workspace/openocd_trunk/src/target/xscale.c
===================================================================
--- C:/workspace/openocd_trunk/src/target/xscale.c	(revision 468)
+++ C:/workspace/openocd_trunk/src/target/xscale.c	(working copy)
@@ -425,7 +425,7 @@
 			if (attempts++==1000)
 			{
 				ERROR(&quot;Failed to receiving data from debug handler after 1000 attempts&quot;);
-				retval=ERROR_JTAG_QUEUE_FAILED;
+				retval=ERROR_TARGET_TIMEOUT;
 				break;
 			}
 		}
@@ -505,7 +505,7 @@
 	gettimeofday(&amp;timeout, NULL);
 	timeval_add_time(&amp;timeout, 5, 0);

-	do
+	for (;;)
 	{
 		/* if we want to consume the register content (i.e. clear TX_READY),
 		 * we have to go straight from Capture-DR to Shift-DR
@@ -530,7 +530,12 @@
 			ERROR(&quot;time out reading TX register&quot;);
 			return ERROR_TARGET_TIMEOUT;
 		}
-	} while ((!(field0_in &amp; 1)) &amp;&amp; consume);
+		if (!((!(field0_in &amp; 1)) &amp;&amp; consume))
+		{
+			break;
+		}
+		usleep(500*1000); /* avoid flooding the logs */
+	}

 	if (!(field0_in &amp; 1))
 		return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
@@ -590,7 +595,7 @@

 	/* poll until rx_read is low */
 	DEBUG(&quot;polling RX&quot;);
-	do
+	for (;;)
 	{
 		jtag_add_dr_scan(3, fields, TAP_RTI);

@@ -606,7 +611,10 @@
 			ERROR(&quot;time out writing RX register&quot;);
 			return ERROR_TARGET_TIMEOUT;
 		}
-	} while (field0_in &amp; 1);
+		if (!(field0_in &amp; 1))
+			break;
+		usleep(500*1000); /* wait 500ms to avoid flooding the logs */
+	}

 	/* set rx_valid */
 	field2 = 0x1;
@@ -937,6 +945,7 @@
 	armv4_5_common_t *armv4_5 = target-&gt;arch_info;
 	xscale_common_t *xscale = armv4_5-&gt;arch_info;
 	int i;
+	int retval;

 	u32 low_reset_branch, high_reset_branch;

@@ -949,8 +958,12 @@
 		}
 		else
 		{
-			if (target_read_u32(target, 0xffff0000 + 4*i,
&amp;xscale-&gt;high_vectors[i]) != ERROR_OK)
+			retval=target_read_u32(target, 0xffff0000 + 4*i, &amp;xscale-&gt;high_vectors[i]);
+			if (retval == ERROR_TARGET_TIMEOUT)
+				return retval;
+			if (retval!=ERROR_OK)
 			{
+				/* Some of these reads will fail as part of normal execution */
 				xscale-&gt;high_vectors[i] = ARMV4_5_B(0xfffffe, 0);
 			}
 		}
@@ -964,8 +977,12 @@
 		}
 		else
 		{
-			if (target_read_u32(target, 0x0 + 4*i, &amp;xscale-&gt;low_vectors[i]) != ERROR_OK)
+			retval=target_read_u32(target, 0x0 + 4*i, &amp;xscale-&gt;low_vectors[i]);
+			if (retval == ERROR_TARGET_TIMEOUT)
+				return retval;
+			if (retval!=ERROR_OK)
 			{
+				/* Some of these reads will fail as part of normal execution */
 				xscale-&gt;low_vectors[i] = ARMV4_5_B(0xfffffe, 0);
 			}
 		}
@@ -1077,6 +1094,7 @@
 	u32 pc;
 	u32 buffer[10];
 	int i;
+	int retval;

 	u32 moe;

@@ -1082,10 +1100,12 @@

 	/* clear external dbg break (will be written on next DCSR read) */
 	xscale-&gt;external_debug_break = 0;
-	xscale_read_dcsr(target);
-
+	if ((retval=xscale_read_dcsr(target))!=ERROR_OK)
+		return retval;
+	
 	/* get r0, pc, r1 to r7 and cpsr */
-	xscale_receive(target, buffer, 10);
+	if ((retval=xscale_receive(target, buffer, 10))!=ERROR_OK)
+		return retval;

 	/* move r0 from buffer to register cache */
 	buf_set_u32(armv4_5-&gt;core_cache-&gt;reg_list[0].value, 0, 32, buffer[0]);
@@ -1340,7 +1360,8 @@
 	}

 	/* update vector tables */
-	xscale_update_vectors(target);
+	if ((retval=xscale_update_vectors(target))!=ERROR_OK)
+		return retval;

 	/* current = 1: continue on current pc, otherwise continue at &lt;address&gt; */
 	if (!current)
@@ -1929,6 +1950,7 @@
 	xscale_common_t *xscale = armv4_5-&gt;arch_info;
 	u32 *buf32;
 	int i;
+	int retval;

 	DEBUG(&quot;address: 0x%8.8x, size: 0x%8.8x, count: 0x%8.8x&quot;, address,
size, count);

@@ -1946,17 +1968,21 @@
 		return ERROR_TARGET_UNALIGNED_ACCESS;

 	/* send memory read request (command 0x1n, n: access size) */
-	xscale_send_u32(target, 0x10 | size);
+	if ((retval=xscale_send_u32(target, 0x10 | size))!=ERROR_OK)
+		return retval;

 	/* send base address for read request */
-	xscale_send_u32(target, address);
+	if ((retval=xscale_send_u32(target, address))!=ERROR_OK)
+		return retval;

 	/* send number of requested data words */
-	xscale_send_u32(target, count);
+	if ((retval=xscale_send_u32(target, count))!=ERROR_OK)
+		return retval;

 	/* receive data from target (count times 32-bit words in host endianness) */
 	buf32 = malloc(4 * count);
-	xscale_receive(target, buf32, count);
+	if ((retval=xscale_receive(target, buf32, count))!=ERROR_OK)
+		return retval;

 	/* extract data from host-endian buffer into byte stream */
 	for (i = 0; i &lt; count; i++)
@@ -1983,11 +2009,13 @@
 	free(buf32);

 	/* examine DCSR, to see if Sticky Abort (SA) got set */
-	xscale_read_dcsr(target);
+	if ((retval=xscale_read_dcsr(target))!=ERROR_OK)
+		return retval;
 	if (buf_get_u32(xscale-&gt;reg_cache-&gt;reg_list[XSCALE_DCSR].value, 5, 1) == 1)
 	{
 		/* clear SA bit */
-		xscale_send_u32(target, 0x60);
+		if ((retval=xscale_send_u32(target, 0x60))!=ERROR_OK)
+			return retval;

 		return ERROR_TARGET_DATA_ABORT;
 	}
@@ -1999,6 +2027,7 @@
 {
 	armv4_5_common_t *armv4_5 = target-&gt;arch_info;
 	xscale_common_t *xscale = armv4_5-&gt;arch_info;
+	int retval;

 	DEBUG(&quot;address: 0x%8.8x, size: 0x%8.8x, count: 0x%8.8x&quot;, address,
size, count);

@@ -2016,13 +2045,16 @@
 		return ERROR_TARGET_UNALIGNED_ACCESS;

 	/* send memory write request (command 0x2n, n: access size) */
-	xscale_send_u32(target, 0x20 | size);
+	if ((retval=xscale_send_u32(target, 0x20 | size))!=ERROR_OK)
+		return retval;

 	/* send base address for read request */
-	xscale_send_u32(target, address);
+	if ((retval=xscale_send_u32(target, address))!=ERROR_OK)
+		return retval;

 	/* send number of requested data words to be written*/
-	xscale_send_u32(target, count);
+	if ((retval=xscale_send_u32(target, count))!=ERROR_OK)
+		return retval;

 	/* extract data from host-endian buffer into byte stream */
 #if 0
@@ -2051,14 +2083,17 @@
 		}
 	}
 #endif
-	xscale_send(target, buffer, count, size);
+	if ((retval=xscale_send(target, buffer, count, size))!=ERROR_OK)
+		return retval;

 	/* examine DCSR, to see if Sticky Abort (SA) got set */
-	xscale_read_dcsr(target);
+	if ((retval=xscale_read_dcsr(target))!=ERROR_OK)
+		return retval;
 	if (buf_get_u32(xscale-&gt;reg_cache-&gt;reg_list[XSCALE_DCSR].value, 5, 1) == 1)
 	{
 		/* clear SA bit */
-		xscale_send_u32(target, 0x60);
+		if ((retval=xscale_send_u32(target, 0x60))!=ERROR_OK)
+			return retval;

 		return ERROR_TARGET_DATA_ABORT;
 	}


-- 
&#216;yvind Harboe
<A HREF="http://www.zylin.com">http://www.zylin.com</A> - eCos ARM &amp; FPGA  developer kit

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001481.html">[Openocd-development] libftdi question
</A></li>
	<LI>Next message: <A HREF="001483.html">[Openocd-development] libftdi question
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1482">[ date ]</a>
              <a href="thread.html#1482">[ thread ]</a>
              <a href="subject.html#1482">[ subject ]</a>
              <a href="author.html#1482">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
