#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x147710280 .scope module, "dffe_ref" "dffe_ref" 2 1;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
o0x138018010 .functor BUFZ 1, C4<z>; HiZ drive
v0x147710470_0 .net "clk", 0 0, o0x138018010;  0 drivers
o0x138018040 .functor BUFZ 1, C4<z>; HiZ drive
v0x147723df0_0 .net "clr", 0 0, o0x138018040;  0 drivers
o0x138018070 .functor BUFZ 1, C4<z>; HiZ drive
v0x147723e90_0 .net "d", 0 0, o0x138018070;  0 drivers
o0x1380180a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x147723f20_0 .net "en", 0 0, o0x1380180a0;  0 drivers
v0x147723fc0_0 .var "q", 0 0;
E_0x1477059a0 .event posedge, v0x147723df0_0, v0x147710470_0;
S_0x147712270 .scope module, "tb_lsfr" "tb_lsfr" 3 3;
 .timescale -9 -12;
v0x147726ae0_0 .var "clk", 0 0;
v0x147726b70_0 .net "randNum", 31 0, L_0x147729450;  1 drivers
v0x147726c00_0 .var "reset", 0 0;
E_0x147724120 .event posedge, v0x1477263e0_0;
S_0x147724160 .scope module, "lsfr_inst" "lsfr" 3 9, 4 1 0, S_0x147712270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "randNum";
L_0x1477273d0 .functor NOT 1, L_0x1477272f0, C4<0>, C4<0>, C4<0>;
L_0x147727480 .functor AND 1, L_0x147727210, L_0x1477273d0, C4<1>, C4<1>;
L_0x147727690 .functor NOT 1, L_0x147727570, C4<0>, C4<0>, C4<0>;
L_0x147727700 .functor AND 1, L_0x147727480, L_0x147727690, C4<1>, C4<1>;
L_0x147727900 .functor NOT 1, L_0x147727810, C4<0>, C4<0>, C4<0>;
L_0x1477279a0 .functor AND 1, L_0x147727700, L_0x147727900, C4<1>, C4<1>;
L_0x147729320 .functor BUFZ 4, L_0x147727a90, C4<0000>, C4<0000>, C4<0000>;
v0x147724400_0 .net *"_ivl_100", 0 0, L_0x147728650;  1 drivers
v0x1477244c0_0 .net *"_ivl_104", 0 0, L_0x147728270;  1 drivers
v0x147724560_0 .net *"_ivl_108", 0 0, L_0x1477287a0;  1 drivers
v0x147724600_0 .net *"_ivl_11", 0 0, L_0x147726e50;  1 drivers
v0x1477246b0_0 .net *"_ivl_112", 0 0, L_0x147728be0;  1 drivers
v0x1477247a0_0 .net *"_ivl_116", 0 0, L_0x1477281a0;  1 drivers
v0x147724850_0 .net *"_ivl_120", 0 0, L_0x147728d70;  1 drivers
v0x147724900_0 .net *"_ivl_124", 0 0, L_0x147728b00;  1 drivers
v0x1477249b0_0 .net *"_ivl_128", 0 0, L_0x147728f10;  1 drivers
v0x147724ac0_0 .net *"_ivl_132", 0 0, L_0x147728c80;  1 drivers
v0x147724b70_0 .net *"_ivl_136", 0 0, L_0x147728e10;  1 drivers
v0x147724c20_0 .net *"_ivl_140", 0 0, L_0x1477290c0;  1 drivers
v0x147724cd0_0 .net *"_ivl_144", 0 0, L_0x147728fb0;  1 drivers
v0x147724d80_0 .net *"_ivl_148", 0 0, L_0x147729280;  1 drivers
v0x147724e30_0 .net *"_ivl_152", 0 0, L_0x147729160;  1 drivers
v0x147724ee0_0 .net *"_ivl_157", 3 0, L_0x147729320;  1 drivers
v0x147724f90_0 .net *"_ivl_16", 0 0, L_0x147727100;  1 drivers
v0x147725120_0 .net *"_ivl_18", 0 0, L_0x147727210;  1 drivers
v0x1477251b0_0 .net *"_ivl_20", 0 0, L_0x1477272f0;  1 drivers
v0x147725260_0 .net *"_ivl_21", 0 0, L_0x1477273d0;  1 drivers
v0x147725310_0 .net *"_ivl_23", 0 0, L_0x147727480;  1 drivers
v0x1477253c0_0 .net *"_ivl_26", 0 0, L_0x147727570;  1 drivers
v0x147725470_0 .net *"_ivl_27", 0 0, L_0x147727690;  1 drivers
v0x147725520_0 .net *"_ivl_29", 0 0, L_0x147727700;  1 drivers
v0x1477255d0_0 .net *"_ivl_3", 0 0, L_0x147726c90;  1 drivers
v0x147725680_0 .net *"_ivl_32", 0 0, L_0x147727810;  1 drivers
v0x147725730_0 .net *"_ivl_33", 0 0, L_0x147727900;  1 drivers
L_0x138050010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1477257e0_0 .net/2u *"_ivl_37", 3 0, L_0x138050010;  1 drivers
v0x147725890_0 .net *"_ivl_44", 0 0, L_0x147727bb0;  1 drivers
v0x147725940_0 .net *"_ivl_48", 0 0, L_0x147727cf0;  1 drivers
v0x1477259f0_0 .net *"_ivl_52", 0 0, L_0x147727d90;  1 drivers
v0x147725aa0_0 .net *"_ivl_56", 0 0, L_0x147727f20;  1 drivers
v0x147725b50_0 .net *"_ivl_60", 0 0, L_0x147727fc0;  1 drivers
v0x147725040_0 .net *"_ivl_64", 0 0, L_0x147728060;  1 drivers
v0x147725de0_0 .net *"_ivl_68", 0 0, L_0x147728100;  1 drivers
v0x147725e70_0 .net *"_ivl_7", 0 0, L_0x147726d70;  1 drivers
v0x147725f10_0 .net *"_ivl_72", 0 0, L_0x147728330;  1 drivers
v0x147725fc0_0 .net *"_ivl_76", 0 0, L_0x1477283d0;  1 drivers
v0x147726070_0 .net *"_ivl_80", 0 0, L_0x147728510;  1 drivers
v0x147726120_0 .net *"_ivl_84", 0 0, L_0x1477285b0;  1 drivers
v0x1477261d0_0 .net *"_ivl_88", 0 0, L_0x147728470;  1 drivers
v0x147726280_0 .net *"_ivl_92", 0 0, L_0x147728700;  1 drivers
v0x147726330_0 .net *"_ivl_96", 0 0, L_0x147728860;  1 drivers
v0x1477263e0_0 .net "clock", 0 0, v0x147726ae0_0;  1 drivers
v0x147726480_0 .var "lfsr_reg", 31 0;
v0x147726530_0 .var "lfsr_reg1", 31 0;
v0x1477265e0_0 .var "lfsr_reg2", 31 0;
v0x147726690_0 .var "lfsr_reg3", 31 0;
v0x147726740_0 .net "limiter", 0 0, L_0x1477279a0;  1 drivers
v0x1477267e0_0 .net "rand", 3 0, L_0x147726f50;  1 drivers
v0x147726890_0 .net "randNum", 31 0, L_0x147729450;  alias, 1 drivers
v0x147726940_0 .net "random_acc", 3 0, L_0x147727a90;  1 drivers
v0x1477269f0_0 .net "reset", 0 0, v0x147726c00_0;  1 drivers
E_0x1477243a0 .event posedge, v0x1477269f0_0, v0x1477263e0_0;
L_0x147726c90 .part v0x147726480_0, 0, 1;
L_0x147726d70 .part v0x147726530_0, 0, 1;
L_0x147726e50 .part v0x1477265e0_0, 0, 1;
L_0x147726f50 .concat8 [ 1 1 1 1], L_0x147726c90, L_0x147726d70, L_0x147726e50, L_0x147727100;
L_0x147727100 .part v0x147726690_0, 0, 1;
L_0x147727210 .part L_0x147726f50, 3, 1;
L_0x1477272f0 .part L_0x147726f50, 2, 1;
L_0x147727570 .part L_0x147726f50, 1, 1;
L_0x147727810 .part L_0x147726f50, 0, 1;
L_0x147727a90 .functor MUXZ 4, L_0x147726f50, L_0x138050010, L_0x1477279a0, C4<>;
L_0x147727bb0 .part L_0x147727a90, 3, 1;
L_0x147727cf0 .part L_0x147727a90, 3, 1;
L_0x147727d90 .part L_0x147727a90, 3, 1;
L_0x147727f20 .part L_0x147727a90, 3, 1;
L_0x147727fc0 .part L_0x147727a90, 3, 1;
L_0x147728060 .part L_0x147727a90, 3, 1;
L_0x147728100 .part L_0x147727a90, 3, 1;
L_0x147728330 .part L_0x147727a90, 3, 1;
L_0x1477283d0 .part L_0x147727a90, 3, 1;
L_0x147728510 .part L_0x147727a90, 3, 1;
L_0x1477285b0 .part L_0x147727a90, 3, 1;
L_0x147728470 .part L_0x147727a90, 3, 1;
L_0x147728700 .part L_0x147727a90, 3, 1;
L_0x147728860 .part L_0x147727a90, 3, 1;
L_0x147728650 .part L_0x147727a90, 3, 1;
L_0x147728270 .part L_0x147727a90, 3, 1;
L_0x1477287a0 .part L_0x147727a90, 3, 1;
L_0x147728be0 .part L_0x147727a90, 3, 1;
L_0x1477281a0 .part L_0x147727a90, 3, 1;
L_0x147728d70 .part L_0x147727a90, 3, 1;
L_0x147728b00 .part L_0x147727a90, 3, 1;
L_0x147728f10 .part L_0x147727a90, 3, 1;
L_0x147728c80 .part L_0x147727a90, 3, 1;
L_0x147728e10 .part L_0x147727a90, 3, 1;
L_0x1477290c0 .part L_0x147727a90, 3, 1;
L_0x147728fb0 .part L_0x147727a90, 3, 1;
L_0x147729280 .part L_0x147727a90, 3, 1;
L_0x147729160 .part L_0x147727a90, 3, 1;
LS_0x147729450_0_0 .concat8 [ 4 1 1 1], L_0x147729320, L_0x147727bb0, L_0x147727cf0, L_0x147727d90;
LS_0x147729450_0_4 .concat8 [ 1 1 1 1], L_0x147727f20, L_0x147727fc0, L_0x147728060, L_0x147728100;
LS_0x147729450_0_8 .concat8 [ 1 1 1 1], L_0x147728330, L_0x1477283d0, L_0x147728510, L_0x1477285b0;
LS_0x147729450_0_12 .concat8 [ 1 1 1 1], L_0x147728470, L_0x147728700, L_0x147728860, L_0x147728650;
LS_0x147729450_0_16 .concat8 [ 1 1 1 1], L_0x147728270, L_0x1477287a0, L_0x147728be0, L_0x1477281a0;
LS_0x147729450_0_20 .concat8 [ 1 1 1 1], L_0x147728d70, L_0x147728b00, L_0x147728f10, L_0x147728c80;
LS_0x147729450_0_24 .concat8 [ 1 1 1 1], L_0x147728e10, L_0x1477290c0, L_0x147728fb0, L_0x147729280;
LS_0x147729450_0_28 .concat8 [ 1 0 0 0], L_0x147729160;
LS_0x147729450_1_0 .concat8 [ 7 4 4 4], LS_0x147729450_0_0, LS_0x147729450_0_4, LS_0x147729450_0_8, LS_0x147729450_0_12;
LS_0x147729450_1_4 .concat8 [ 4 4 4 1], LS_0x147729450_0_16, LS_0x147729450_0_20, LS_0x147729450_0_24, LS_0x147729450_0_28;
L_0x147729450 .concat8 [ 19 13 0 0], LS_0x147729450_1_0, LS_0x147729450_1_4;
    .scope S_0x147710280;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147723fc0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x147710280;
T_1 ;
    %wait E_0x1477059a0;
    %load/vec4 v0x147723df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147723fc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x147723f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x147723e90_0;
    %assign/vec4 v0x147723fc0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x147724160;
T_2 ;
    %pushi/vec4 2930731372, 0, 32;
    %store/vec4 v0x147726480_0, 0, 32;
    %pushi/vec4 2404635177, 0, 32;
    %store/vec4 v0x147726530_0, 0, 32;
    %pushi/vec4 1306931486, 0, 32;
    %store/vec4 v0x1477265e0_0, 0, 32;
    %pushi/vec4 3383995684, 0, 32;
    %store/vec4 v0x147726690_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x147724160;
T_3 ;
    %wait E_0x1477243a0;
    %load/vec4 v0x1477269f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 2393860460, 0, 32;
    %assign/vec4 v0x147726480_0, 0;
    %pushi/vec4 2404635177, 0, 32;
    %assign/vec4 v0x147726530_0, 0;
    %pushi/vec4 1306931486, 0, 32;
    %assign/vec4 v0x1477265e0_0, 0;
    %pushi/vec4 843462536, 0, 32;
    %assign/vec4 v0x147726690_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x147726480_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x147726480_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0x147726480_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x147726480_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147726480_0, 4, 5;
    %load/vec4 v0x147726530_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x147726530_0;
    %parti/s 1, 9, 5;
    %xor;
    %load/vec4 v0x147726530_0;
    %parti/s 1, 14, 5;
    %xor;
    %load/vec4 v0x147726530_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147726530_0, 4, 5;
    %load/vec4 v0x1477265e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1477265e0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0x1477265e0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x1477265e0_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1477265e0_0, 4, 5;
    %load/vec4 v0x147726690_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x147726690_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0x147726690_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x147726690_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147726690_0, 4, 5;
    %load/vec4 v0x147726480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x147726480_0, 0, 32;
    %load/vec4 v0x147726530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x147726530_0, 0, 32;
    %load/vec4 v0x1477265e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1477265e0_0, 0, 32;
    %load/vec4 v0x147726690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x147726690_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x147712270;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x147726ae0_0;
    %inv;
    %store/vec4 v0x147726ae0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x147712270;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147726ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147726c00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147726c00_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x147712270;
T_6 ;
    %wait E_0x147724120;
    %load/vec4 v0x147726b70_0;
    %vpi_call 3 27 "$display", "Random number: %d, %b", S<0,vec4,s32>, v0x147726b70_0 {1 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x147712270;
T_7 ;
    %delay 1000000, 0;
    %vpi_call 3 32 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "../subelements/dffe_ref.v";
    "lsfr_tb.v";
    "lsfr.v";
