// Seed: 1179508459
module module_0 (
    output wire id_0,
    input tri0 id_1,
    output supply0 id_2,
    output uwire id_3
);
  assign id_2 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    output wor id_3,
    input wor id_4,
    output supply1 id_5,
    input wire id_6,
    input tri1 id_7,
    input tri id_8,
    output supply1 id_9,
    input uwire id_10,
    output wor id_11,
    output tri1 id_12,
    output wand id_13,
    output uwire id_14,
    output tri1 id_15
);
  always id_0 = id_10;
  and (id_5, id_10, id_8, id_4, id_6, id_7);
  module_0(
      id_15, id_10, id_14, id_5
  );
endmodule
