/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta32x32m4fw (user specify : ts6n16ffcllsvta32x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:42:56*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta32x32m4fw_ssgnp0p675v0c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:42:56" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 0.000000 ;
    nom_voltage         : 0.675000 ;

    voltage_map(VDD, 0.675000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p675v0c"){
        process     : 1 ;
        temperature : 0.000000 ;
        voltage     : 0.675000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p675v0c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177936, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547862, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721700, 0.725000"\
               );
    }



    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA32X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 5 ;
        word_width      : 32 ;
    }
    functional_peak_current : 39414.300000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1750.317600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007202;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.163498, 1.184770, 1.212497, 1.258444, 1.335150" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.163498, 1.184770, 1.212497, 1.258444, 1.335150" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.163498, 1.184770, 1.212497, 1.258444, 1.335150" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.163498, 1.184770, 1.212497, 1.258444, 1.335150" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003126") ;
            }
            fall_power("scalar") {
                values ("0.003126") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007082;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.163498, 1.184770, 1.212497, 1.258444, 1.335150" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.163498, 1.184770, 1.212497, 1.258444, 1.335150" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.163498, 1.184770, 1.212497, 1.258444, 1.335150" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.163498, 1.184770, 1.212497, 1.258444, 1.335150" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003126") ;
            }
            fall_power("scalar") {
                values ("0.003126") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.001675;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.163498, 1.184770, 1.212497, 1.258444, 1.335150" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.163498, 1.184770, 1.212497, 1.258444, 1.335150" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.163498, 1.184770, 1.212497, 1.258444, 1.335150" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.163498, 1.184770, 1.212497, 1.258444, 1.335150" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003126") ;
            }
            fall_power("scalar") {
                values ("0.003126") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004013 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.217731, 0.241367, 0.272175, 0.323226, 0.408456" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.438233, 0.461868, 0.492676, 0.543727, 0.628957" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.292776, 1.316411, 1.347219, 1.398271, 1.483500" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.292780" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.890912") ;
            }
            fall_power("scalar") {
                values ("0.098991") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.838728") ;
            }
            fall_power("scalar") {
                values ("0.093192") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.864820") ;
            }
            fall_power("scalar") {
                values ("0.096091") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.004991") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001851 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.337423, 0.360738, 0.391953, 0.454176, 0.558450",\
              "0.315132, 0.338447, 0.369663, 0.431885, 0.536160",\
              "0.286858, 0.310173, 0.341389, 0.403611, 0.507886",\
              "0.242494, 0.265809, 0.297024, 0.359247, 0.463521",\
              "0.175702, 0.199017, 0.230232, 0.292455, 0.396729"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.337423, 0.360738, 0.391953, 0.454176, 0.558450",\
              "0.315132, 0.338447, 0.369663, 0.431885, 0.536160",\
              "0.286858, 0.310173, 0.341389, 0.403611, 0.507886",\
              "0.242494, 0.265809, 0.297024, 0.359247, 0.463521",\
              "0.175702, 0.199017, 0.230232, 0.292455, 0.396729"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169769, 0.159629, 0.145609, 0.124179, 0.093146",\
              "0.201816, 0.191677, 0.177656, 0.156227, 0.125193",\
              "0.243475, 0.233335, 0.219315, 0.197886, 0.166852",\
              "0.312984, 0.302845, 0.288824, 0.267395, 0.236361",\
              "0.427656, 0.417516, 0.403496, 0.382066, 0.351033"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.169769, 0.159629, 0.145609, 0.124179, 0.093146",\
              "0.201816, 0.191677, 0.177656, 0.156227, 0.125193",\
              "0.243475, 0.233335, 0.219315, 0.197886, 0.166852",\
              "0.312984, 0.302845, 0.288824, 0.267395, 0.236361",\
              "0.427656, 0.417516, 0.403496, 0.382066, 0.351033"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003126") ;
            }
            fall_power("scalar") {
                values ("0.003126") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_4_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001238 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.245394, 0.267873, 0.297794, 0.354174, 0.449276",\
              "0.222625, 0.245104, 0.275024, 0.331405, 0.426507",\
              "0.192899, 0.215378, 0.245299, 0.301680, 0.396781",\
              "0.143439, 0.165918, 0.195838, 0.252219, 0.347320",\
              "0.061525, 0.084004, 0.113924, 0.170305, 0.265406"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.245394, 0.267873, 0.297794, 0.354174, 0.449276",\
              "0.222625, 0.245104, 0.275024, 0.331405, 0.426507",\
              "0.192899, 0.215378, 0.245299, 0.301680, 0.396781",\
              "0.143439, 0.165918, 0.195838, 0.252219, 0.347320",\
              "0.061525, 0.084004, 0.113924, 0.170305, 0.265406"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.329509, 0.319747, 0.306153, 0.284650, 0.254002",\
              "0.361557, 0.351795, 0.338200, 0.316698, 0.286049",\
              "0.403215, 0.393454, 0.379859, 0.358356, 0.327708",\
              "0.472725, 0.462963, 0.449368, 0.427866, 0.397218",\
              "0.591136, 0.580398, 0.565444, 0.542537, 0.511889"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.329509, 0.319747, 0.306153, 0.284650, 0.254002",\
              "0.361557, 0.351795, 0.338200, 0.316698, 0.286049",\
              "0.403215, 0.393454, 0.379859, 0.358356, 0.327708",\
              "0.472725, 0.462963, 0.449368, 0.427866, 0.397218",\
              "0.591136, 0.580398, 0.565444, 0.542537, 0.511889"\
               ) ;
            }
        }

        
        pin(AA[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.023370") ;
            }
            fall_power("scalar") {
                values ("0.023370") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001589 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.176296, 0.202239, 0.235883, 0.300128, 0.406511",\
              "0.153526, 0.179469, 0.213114, 0.277358, 0.383742",\
              "0.123801, 0.149744, 0.183388, 0.247633, 0.354016",\
              "0.074340, 0.100283, 0.133928, 0.198172, 0.304555",\
              "0.000000, 0.018369, 0.052013, 0.116258, 0.222641"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.176296, 0.202239, 0.235883, 0.300128, 0.406511",\
              "0.153526, 0.179469, 0.213114, 0.277358, 0.383742",\
              "0.123801, 0.149744, 0.183388, 0.247633, 0.354016",\
              "0.074340, 0.100283, 0.133928, 0.198172, 0.304555",\
              "0.000000, 0.018369, 0.052013, 0.116258, 0.222641"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.433399, 0.407666, 0.374260, 0.310914, 0.212251",\
              "0.456290, 0.430557, 0.397151, 0.333805, 0.235142",\
              "0.486047, 0.460313, 0.426907, 0.363561, 0.264898",\
              "0.535697, 0.509962, 0.476556, 0.413212, 0.314547",\
              "0.624365, 0.596058, 0.559311, 0.495119, 0.396456"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.433399, 0.407666, 0.374260, 0.310914, 0.212251",\
              "0.456290, 0.430557, 0.397151, 0.333805, 0.235142",\
              "0.486047, 0.460313, 0.426907, 0.363561, 0.264898",\
              "0.535697, 0.509962, 0.476556, 0.413212, 0.314547",\
              "0.624365, 0.596058, 0.559311, 0.495119, 0.396456"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008456") ;
            }
            fall_power("scalar") {
                values ("0.008456") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001678 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.196396, 0.222338, 0.256093, 0.320227, 0.426696",\
              "0.174104, 0.200047, 0.233802, 0.297936, 0.404405",\
              "0.145831, 0.171773, 0.205528, 0.269663, 0.376130",\
              "0.101467, 0.127409, 0.161163, 0.225299, 0.331767",\
              "0.034675, 0.060617, 0.094372, 0.158506, 0.264975"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.196396, 0.222338, 0.256093, 0.320227, 0.426696",\
              "0.174104, 0.200047, 0.233802, 0.297936, 0.404405",\
              "0.145831, 0.171773, 0.205528, 0.269663, 0.376130",\
              "0.101467, 0.127409, 0.161163, 0.225299, 0.331767",\
              "0.034675, 0.060617, 0.094372, 0.158506, 0.264975"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.349237, 0.324820, 0.294768, 0.242368, 0.148420",\
              "0.372128, 0.347711, 0.317660, 0.265259, 0.171312",\
              "0.401884, 0.377468, 0.347416, 0.295015, 0.201068",\
              "0.451534, 0.427117, 0.397065, 0.344665, 0.250717",\
              "0.533442, 0.509025, 0.478973, 0.426573, 0.332625"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.349237, 0.324820, 0.294768, 0.242368, 0.148420",\
              "0.372128, 0.347711, 0.317660, 0.265259, 0.171312",\
              "0.401884, 0.377468, 0.347416, 0.295015, 0.201068",\
              "0.451534, 0.427117, 0.397065, 0.344665, 0.250717",\
              "0.533442, 0.509025, 0.478973, 0.426573, 0.332625"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005835") ;
            }
            fall_power("scalar") {
                values ("0.005835") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004030 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.108096" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.408085, 0.418909, 0.426698, 0.436820, 0.450661" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.916108, 0.926932, 0.934722, 0.944843, 1.160000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.916108, 0.926932, 0.934722, 0.944843, 1.160000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.916108" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.519350") ;
            }
            fall_power("scalar") {
                values ("0.779024") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.005453") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001836 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.372825, 0.396266, 0.428458, 0.489046, 0.592954",\
              "0.345946, 0.369386, 0.401579, 0.462166, 0.566075",\
              "0.318090, 0.341531, 0.373723, 0.434310, 0.538219",\
              "0.272401, 0.295841, 0.328034, 0.388621, 0.492530",\
              "0.197710, 0.221150, 0.253343, 0.313930, 0.417839"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.372825, 0.396266, 0.428458, 0.489046, 0.592954",\
              "0.345946, 0.369386, 0.401579, 0.462166, 0.566075",\
              "0.318090, 0.341531, 0.373723, 0.434310, 0.538219",\
              "0.272401, 0.295841, 0.328034, 0.388621, 0.492530",\
              "0.197710, 0.221150, 0.253343, 0.313930, 0.417839"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.162437, 0.152467, 0.138380, 0.116687, 0.085263",\
              "0.177120, 0.167150, 0.153062, 0.131370, 0.099946",\
              "0.188155, 0.178185, 0.164098, 0.142405, 0.110981",\
              "0.202251, 0.192280, 0.178193, 0.156501, 0.125077",\
              "0.221855, 0.211885, 0.197797, 0.176105, 0.144681"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.162437, 0.152467, 0.138380, 0.116687, 0.085263",\
              "0.177120, 0.167150, 0.153062, 0.131370, 0.099946",\
              "0.188155, 0.178185, 0.164098, 0.142405, 0.110981",\
              "0.202251, 0.192280, 0.178193, 0.156501, 0.125077",\
              "0.221855, 0.211885, 0.197797, 0.176105, 0.144681"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003611") ;
            }
            fall_power("scalar") {
                values ("0.003611") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_4_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001244 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.238547, 0.255638, 0.276049, 0.307045, 0.351758",\
              "0.228037, 0.245128, 0.265539, 0.296535, 0.341247",\
              "0.220176, 0.237268, 0.257679, 0.288674, 0.333387",\
              "0.210133, 0.227225, 0.247636, 0.278632, 0.323344",\
              "0.196122, 0.213213, 0.233624, 0.264620, 0.309333"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.238547, 0.255638, 0.276049, 0.307045, 0.351758",\
              "0.228037, 0.245128, 0.265539, 0.296535, 0.341247",\
              "0.220176, 0.237268, 0.257679, 0.288674, 0.333387",\
              "0.210133, 0.227225, 0.247636, 0.278632, 0.323344",\
              "0.196122, 0.213213, 0.233624, 0.264620, 0.309333"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.179929, 0.171846, 0.164166, 0.153277, 0.137850",\
              "0.194612, 0.186528, 0.178848, 0.167959, 0.152532",\
              "0.205648, 0.197564, 0.189884, 0.178995, 0.163568",\
              "0.219743, 0.211659, 0.203979, 0.193090, 0.177663",\
              "0.239347, 0.231263, 0.223583, 0.212694, 0.197267"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.179929, 0.171846, 0.164166, 0.153277, 0.137850",\
              "0.194612, 0.186528, 0.178848, 0.167959, 0.152532",\
              "0.205648, 0.197564, 0.189884, 0.178995, 0.163568",\
              "0.219743, 0.211659, 0.203979, 0.193090, 0.177663",\
              "0.239347, 0.231263, 0.223583, 0.212694, 0.197267"\
               ) ;
            }
        }

        
        pin(AB[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.023370") ;
            }
            fall_power("scalar") {
                values ("0.023370") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.419886, 0.470624, 0.522658, 0.615439, 0.804375",\
              "0.430710, 0.481449, 0.533482, 0.626264, 0.815199",\
              "0.438501, 0.489237, 0.541271, 0.634053, 0.822988",\
              "0.448621, 0.499359, 0.551393, 0.644174, 0.833110",\
              "0.462462, 0.513200, 0.565234, 0.658016, 0.846951"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.419886, 0.470624, 0.522658, 0.615439, 0.804375",\
              "0.430710, 0.481449, 0.533482, 0.626264, 0.815199",\
              "0.438501, 0.489237, 0.541271, 0.634053, 0.822988",\
              "0.448621, 0.499359, 0.551393, 0.644174, 0.833110",\
              "0.462462, 0.513200, 0.565234, 0.658016, 0.846951"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.256781, 0.287356, 0.318516, 0.379828, 0.500038",\
              "0.267090, 0.297665, 0.328825, 0.390137, 0.510347",\
              "0.274508, 0.305084, 0.336243, 0.397555, 0.517765",\
              "0.284148, 0.314723, 0.345882, 0.407195, 0.527404",\
              "0.297330, 0.327905, 0.359065, 0.420377, 0.540587"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.256781, 0.287356, 0.318516, 0.379828, 0.500038",\
              "0.267090, 0.297665, 0.328825, 0.390137, 0.510347",\
              "0.274508, 0.305084, 0.336243, 0.397555, 0.517765",\
              "0.284148, 0.314723, 0.345882, 0.407195, 0.527404",\
              "0.297330, 0.327905, 0.359065, 0.420377, 0.540587"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.032531, 0.105043, 0.188579, 0.363291, 0.720399" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.032531, 0.105043, 0.188579, 0.363291, 0.720399" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.019873, 0.071054, 0.127825, 0.242637, 0.476571" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.019873, 0.071054, 0.127825, 0.242637, 0.476571" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.002672, 0.002672, 0.002672, 0.002672, 0.002672") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.230281;
  }
  


}   /* cell() */

}   /* library() */

