5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude11.vcd) 2 -v (exclude11.v) 2 -o (exclude11.cdd)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude11.v 8 28 1 
2 1 12 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 19 19 19 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 10 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 10 1070007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 10 107000a 1 0 0 0 1 17 0 1 0 0 0 0
1 d 4 10 107000d 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
4 2 1 0 0 2
13 L 10 1263095374 This logic is also not needed
3 1 main.u$0 "main.u$0" 0 exclude11.v 12 17 1 
2 3 13 13 13 b000b 0 1 1000 0 0 1 1 a
2 4 13 13 13 3000b 1 27 1002 3 0 1 18 0 1 0 0 0 0
2 5 14 14 14 50008 0 0 21010 0 0 1 16 0 0
2 6 14 14 14 10001 0 1 1400 0 0 1 1 b
2 7 14 14 14 10008 0 37 22 5 6
2 8 15 15 15 50008 0 0 21010 0 0 1 16 1 0
2 9 15 15 15 10001 0 1 1400 0 0 1 1 c
2 10 15 15 15 10008 0 37 2022 8 9
2 11 16 16 16 50008 0 0 21010 0 0 1 16 1 0
2 12 16 16 16 10001 0 1 1400 0 0 1 1 d
2 13 16 16 16 10008 0 37 22 11 12
4 4 11 7 0 4
4 7 0 10 10 4
4 10 20 13 13 4
4 13 0 0 0 4
3 1 main.u$1 "main.u$1" 0 exclude11.v 19 26 1 
2 14 24 24 24 9000a 1 0 1008 0 0 32 48 a 0
2 15 24 24 24 8000a 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 16 0 0 0 15
4 15 11 16 0 15
