// Seed: 2461661811
module module_0 (
    input wor id_0,
    input uwire module_0,
    input tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6
);
  assign id_8 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    input  wire  id_2,
    output tri0  id_3,
    input  tri1  id_4,
    input  wor   id_5,
    output tri0  id_6,
    output uwire id_7,
    input  wor   id_8,
    input  wire  id_9
);
  assign id_3 = 1;
  module_0(
      id_2, id_2, id_5, id_9, id_5, id_0, id_1
  );
endmodule
