<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="design_1_simulator_behav.wdb" id="1">
         <top_modules>
            <top_module name="design_1_simulator" />
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000 us"></ZoomStartTime>
      <ZoomEndTime time="6.000000 us"></ZoomEndTime>
      <Cursor1Time time="0.832461 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="209"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="150" />
   <wvobject fp_name="/design_1_simulator/design_1_i/bram_inst_0/inst/data_i" type="array">
      <obj_property name="ElementShortName">data_i[127:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">data_i[127:0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/bram_inst_0/inst/data_m" type="array">
      <obj_property name="ElementShortName">data_m[127:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">data_m[127:0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/sys_clock" type="logic">
      <obj_property name="ElementShortName">sys_clock</obj_property>
      <obj_property name="ObjectShortName">sys_clock</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/reg_a" type="array">
      <obj_property name="ElementShortName">reg_a[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_a[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/reg_b" type="array">
      <obj_property name="ElementShortName">reg_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_b[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/INST_REG" type="array">
      <obj_property name="ElementShortName">INST_REG[31:0]</obj_property>
      <obj_property name="ObjectShortName">INST_REG[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/reg_c" type="array">
      <obj_property name="ElementShortName">reg_c[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_c[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/PC" type="array">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/REG_FILE" type="array">
      <obj_property name="ElementShortName">REG_FILE[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">REG_FILE[31:0][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/decoder_inst/op_code" type="array">
      <obj_property name="ElementShortName">op_code[6:0]</obj_property>
      <obj_property name="ObjectShortName">op_code[6:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/decoder_inst/T" type="array">
      <obj_property name="ElementShortName">T[2:0]</obj_property>
      <obj_property name="ObjectShortName">T[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/decoder_inst/next_state" type="array">
      <obj_property name="ElementShortName">next_state[2:0]</obj_property>
      <obj_property name="ObjectShortName">next_state[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/alu_inst_0/alu_operation" type="array">
      <obj_property name="ElementShortName">alu_operation[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_operation[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/decoder_inst/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/decoder_inst/_funct3" type="array">
      <obj_property name="ElementShortName">_funct3[2:0]</obj_property>
      <obj_property name="ObjectShortName">_funct3[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/alu_inst_0/a_i" type="array">
      <obj_property name="ElementShortName">a_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">a_i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/alu_inst_0/b_i" type="array">
      <obj_property name="ElementShortName">b_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">b_i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/decoder_inst/imm" type="array">
      <obj_property name="ElementShortName">imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/decoder_inst/alu_flag" type="logic">
      <obj_property name="ElementShortName">alu_flag</obj_property>
      <obj_property name="ObjectShortName">alu_flag</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/current_PC" type="array">
      <obj_property name="ElementShortName">current_PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">current_PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/we_data" type="array">
      <obj_property name="ElementShortName">we_data[3:0]</obj_property>
      <obj_property name="ObjectShortName">we_data[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/bram_inst_0/inst/data_in_m" type="array">
      <obj_property name="ElementShortName">data_in_m[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in_m[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/bram_inst_0/we_m" type="array">
      <obj_property name="ElementShortName">we_m[3:0]</obj_property>
      <obj_property name="ObjectShortName">we_m[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/bram_inst_0/addr_m" type="array">
      <obj_property name="ElementShortName">addr_m[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_m[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/r_enable" type="array">
      <obj_property name="ElementShortName">r_enable[3:0]</obj_property>
      <obj_property name="ObjectShortName">r_enable[3:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/data_reg" type="array">
      <obj_property name="ElementShortName">data_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/decoder_inst/_ena" type="logic">
      <obj_property name="ElementShortName">_ena</obj_property>
      <obj_property name="ObjectShortName">_ena</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/bram_inst_0/inst/ena" type="logic">
      <obj_property name="ElementShortName">ena</obj_property>
      <obj_property name="ObjectShortName">ena</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/axi_loaded_data" type="array">
      <obj_property name="ElementShortName">axi_loaded_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">axi_loaded_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/m_axi_rdata" type="array">
      <obj_property name="ElementShortName">m_axi_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_ACLK" type="logic">
      <obj_property name="ElementShortName">S00_ACLK</obj_property>
      <obj_property name="ObjectShortName">S00_ACLK</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_araddr" type="array">
      <obj_property name="ElementShortName">S00_AXI_araddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_araddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_arready" type="array">
      <obj_property name="ElementShortName">S00_AXI_arready[0:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_arready[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_arvalid" type="array">
      <obj_property name="ElementShortName">S00_AXI_arvalid[0:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_arvalid[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_awaddr" type="array">
      <obj_property name="ElementShortName">S00_AXI_awaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_awaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_awready" type="array">
      <obj_property name="ElementShortName">S00_AXI_awready[0:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_awready[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_awvalid" type="array">
      <obj_property name="ElementShortName">S00_AXI_awvalid[0:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_awvalid[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_bready" type="array">
      <obj_property name="ElementShortName">S00_AXI_bready[0:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_bready[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_bresp" type="array">
      <obj_property name="ElementShortName">S00_AXI_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_bvalid" type="array">
      <obj_property name="ElementShortName">S00_AXI_bvalid[0:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_bvalid[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_rdata" type="array">
      <obj_property name="ElementShortName">S00_AXI_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_rready" type="array">
      <obj_property name="ElementShortName">S00_AXI_rready[0:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_rready[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_rvalid" type="array">
      <obj_property name="ElementShortName">S00_AXI_rvalid[0:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_rvalid[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_wdata" type="array">
      <obj_property name="ElementShortName">S00_AXI_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_wready" type="array">
      <obj_property name="ElementShortName">S00_AXI_wready[0:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_wready[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_wstrb" type="array">
      <obj_property name="ElementShortName">S00_AXI_wstrb[3:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_wstrb[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI_wvalid" type="array">
      <obj_property name="ElementShortName">S00_AXI_wvalid[0:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_wvalid[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/dip_switches_16bits_tri_i" type="array">
      <obj_property name="ElementShortName">dip_switches_16bits_tri_i[15:0]</obj_property>
      <obj_property name="ObjectShortName">dip_switches_16bits_tri_i[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/led_16bits_tri_o" type="array">
      <obj_property name="ElementShortName">led_16bits_tri_o[15:0]</obj_property>
      <obj_property name="ObjectShortName">led_16bits_tri_o[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/push_buttons_4bits_tri_i" type="array">
      <obj_property name="ElementShortName">push_buttons_4bits_tri_i[3:0]</obj_property>
      <obj_property name="ObjectShortName">push_buttons_4bits_tri_i[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/s_axi_aresetn" type="logic">
      <obj_property name="ElementShortName">s_axi_aresetn</obj_property>
      <obj_property name="ObjectShortName">s_axi_aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/seven_seg_led_an_tri_o" type="array">
      <obj_property name="ElementShortName">seven_seg_led_an_tri_o[3:0]</obj_property>
      <obj_property name="ObjectShortName">seven_seg_led_an_tri_o[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/seven_seg_led_disp_tri_o" type="array">
      <obj_property name="ElementShortName">seven_seg_led_disp_tri_o[7:0]</obj_property>
      <obj_property name="ObjectShortName">seven_seg_led_disp_tri_o[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/usb_uart_rxd" type="logic">
      <obj_property name="ElementShortName">usb_uart_rxd</obj_property>
      <obj_property name="ObjectShortName">usb_uart_rxd</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/usb_uart_txd" type="logic">
      <obj_property name="ElementShortName">usb_uart_txd</obj_property>
      <obj_property name="ObjectShortName">usb_uart_txd</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn1_TRI_O" type="array">
      <obj_property name="ElementShortName">Conn1_TRI_O[15:0]</obj_property>
      <obj_property name="ObjectShortName">Conn1_TRI_O[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn2_RxD" type="logic">
      <obj_property name="ElementShortName">Conn2_RxD</obj_property>
      <obj_property name="ObjectShortName">Conn2_RxD</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn2_TxD" type="logic">
      <obj_property name="ElementShortName">Conn2_TxD</obj_property>
      <obj_property name="ObjectShortName">Conn2_TxD</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn3_TRI_I" type="array">
      <obj_property name="ElementShortName">Conn3_TRI_I[3:0]</obj_property>
      <obj_property name="ObjectShortName">Conn3_TRI_I[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_ARADDR" type="array">
      <obj_property name="ElementShortName">Conn4_ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_ARREADY" type="array">
      <obj_property name="ElementShortName">Conn4_ARREADY[0:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_ARREADY[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_ARVALID" type="array">
      <obj_property name="ElementShortName">Conn4_ARVALID[0:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_ARVALID[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_AWADDR" type="array">
      <obj_property name="ElementShortName">Conn4_AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_AWREADY" type="array">
      <obj_property name="ElementShortName">Conn4_AWREADY[0:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_AWREADY[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_AWVALID" type="array">
      <obj_property name="ElementShortName">Conn4_AWVALID[0:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_AWVALID[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_BREADY" type="array">
      <obj_property name="ElementShortName">Conn4_BREADY[0:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_BREADY[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_BRESP" type="array">
      <obj_property name="ElementShortName">Conn4_BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_BVALID" type="array">
      <obj_property name="ElementShortName">Conn4_BVALID[0:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_BVALID[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_RDATA" type="array">
      <obj_property name="ElementShortName">Conn4_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_RREADY" type="array">
      <obj_property name="ElementShortName">Conn4_RREADY[0:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_RREADY[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_RVALID" type="array">
      <obj_property name="ElementShortName">Conn4_RVALID[0:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_RVALID[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_WDATA" type="array">
      <obj_property name="ElementShortName">Conn4_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_WREADY" type="array">
      <obj_property name="ElementShortName">Conn4_WREADY[0:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_WREADY[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_WSTRB" type="array">
      <obj_property name="ElementShortName">Conn4_WSTRB[3:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_WSTRB[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn4_WVALID" type="array">
      <obj_property name="ElementShortName">Conn4_WVALID[0:0]</obj_property>
      <obj_property name="ObjectShortName">Conn4_WVALID[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn5_TRI_I" type="array">
      <obj_property name="ElementShortName">Conn5_TRI_I[15:0]</obj_property>
      <obj_property name="ObjectShortName">Conn5_TRI_I[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn6_TRI_O" type="array">
      <obj_property name="ElementShortName">Conn6_TRI_O[7:0]</obj_property>
      <obj_property name="ObjectShortName">Conn6_TRI_O[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/Conn7_TRI_O" type="array">
      <obj_property name="ElementShortName">Conn7_TRI_O[3:0]</obj_property>
      <obj_property name="ObjectShortName">Conn7_TRI_O[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_ACLK_1" type="logic">
      <obj_property name="ElementShortName">S00_ACLK_1</obj_property>
      <obj_property name="ObjectShortName">S00_ACLK_1</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_ARADDR" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_ARREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_ARREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_ARREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_ARVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_ARVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_ARVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_AWADDR" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_AWREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_AWREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_AWREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_AWVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_AWVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_AWVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_BREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_BREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_BREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_BRESP" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_BVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_BVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_BVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_RDATA" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_RREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_RREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_RREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_RRESP" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_RRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_RRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_RVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_RVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_RVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_WDATA" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_WREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_WREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_WREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_WSTRB" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_WSTRB[3:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_WSTRB[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M00_AXI_WVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M00_AXI_WVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M00_AXI_WVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_ARADDR" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_ARREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_ARREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_ARREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_ARVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_ARVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_ARVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_AWADDR" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_AWREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_AWREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_AWREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_AWVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_AWVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_AWVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_BREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_BREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_BREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_BRESP" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_BVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_BVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_BVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_RDATA" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_RREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_RREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_RREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_RRESP" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_RRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_RRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_RVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_RVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_RVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_WDATA" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_WREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_WREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_WREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_WSTRB" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_WSTRB[3:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_WSTRB[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M01_AXI_WVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M01_AXI_WVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M01_AXI_WVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_ARADDR" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_ARREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_ARREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_ARREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_ARVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_ARVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_ARVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_AWADDR" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_AWREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_AWREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_AWREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_AWVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_AWVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_AWVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_BREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_BREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_BREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_BRESP" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_BVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_BVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_BVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_RDATA" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_RREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_RREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_RREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_RRESP" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_RRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_RRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_RVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_RVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_RVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_WDATA" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_WREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_WREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_WREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_WSTRB" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_WSTRB[3:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_WSTRB[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M02_AXI_WVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M02_AXI_WVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M02_AXI_WVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_ARADDR" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_ARREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_ARREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_ARREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_ARVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_ARVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_ARVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_AWADDR" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_AWREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_AWREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_AWREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_AWVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_AWVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_AWVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_BREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_BREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_BREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_BRESP" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_BVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_BVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_BVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_RDATA" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_RREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_RREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_RREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_RRESP" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_RRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_RRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_RVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_RVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_RVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_WDATA" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_WREADY" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_WREADY</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_WREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_WSTRB" type="array">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_WSTRB[3:0]</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_WSTRB[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/cpu_wrapper_0_axi_periph_M03_AXI_WVALID" type="logic">
      <obj_property name="ElementShortName">cpu_wrapper_0_axi_periph_M03_AXI_WVALID</obj_property>
      <obj_property name="ObjectShortName">cpu_wrapper_0_axi_periph_M03_AXI_WVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/s_axi_aresetn_1" type="logic">
      <obj_property name="ElementShortName">s_axi_aresetn_1</obj_property>
      <obj_property name="ObjectShortName">s_axi_aresetn_1</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/peripheral_system/S00_AXI" type="protoinst">
      <obj_property name="ElementShortName">S00_AXI</obj_property>
      <obj_property name="ObjectShortName">S00_AXI</obj_property>
   </wvobject>
</wave_config>
