{
  "module_name": "hi6220-clock.h",
  "hash_id": "3862f2d563cd40138d50eab20ec764a4d09c52b946389f4943240f72277560fc",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/hi6220-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_HI6220_H\n#define __DT_BINDINGS_CLOCK_HI6220_H\n\n \n#define HI6220_NONE_CLOCK\t0\n\n \n#define HI6220_REF32K\t\t1\n#define HI6220_CLK_TCXO\t\t2\n#define HI6220_MMC1_PAD\t\t3\n#define HI6220_MMC2_PAD\t\t4\n#define HI6220_MMC0_PAD\t\t5\n#define HI6220_PLL_BBP\t\t6\n#define HI6220_PLL_GPU\t\t7\n#define HI6220_PLL1_DDR\t\t8\n#define HI6220_PLL_SYS\t\t9\n#define HI6220_PLL_SYS_MEDIA\t10\n#define HI6220_DDR_SRC\t\t11\n#define HI6220_PLL_MEDIA\t12\n#define HI6220_PLL_DDR\t\t13\n\n \n#define HI6220_300M\t\t14\n#define HI6220_150M\t\t15\n#define HI6220_PICOPHY_SRC\t16\n#define HI6220_MMC0_SRC_SEL\t17\n#define HI6220_MMC1_SRC_SEL\t18\n#define HI6220_MMC2_SRC_SEL\t19\n#define HI6220_VPU_CODEC\t20\n#define HI6220_MMC0_SMP\t\t21\n#define HI6220_MMC1_SMP\t\t22\n#define HI6220_MMC2_SMP\t\t23\n\n \n#define HI6220_WDT0_PCLK\t24\n#define HI6220_WDT1_PCLK\t25\n#define HI6220_WDT2_PCLK\t26\n#define HI6220_TIMER0_PCLK\t27\n#define HI6220_TIMER1_PCLK\t28\n#define HI6220_TIMER2_PCLK\t29\n#define HI6220_TIMER3_PCLK\t30\n#define HI6220_TIMER4_PCLK\t31\n#define HI6220_TIMER5_PCLK\t32\n#define HI6220_TIMER6_PCLK\t33\n#define HI6220_TIMER7_PCLK\t34\n#define HI6220_TIMER8_PCLK\t35\n#define HI6220_UART0_PCLK\t36\n#define HI6220_RTC0_PCLK\t37\n#define HI6220_RTC1_PCLK\t38\n#define HI6220_AO_NR_CLKS\t39\n\n \n \n#define HI6220_MMC0_CLK\t\t1\n#define HI6220_MMC0_CIUCLK\t2\n#define HI6220_MMC1_CLK\t\t3\n#define HI6220_MMC1_CIUCLK\t4\n#define HI6220_MMC2_CLK\t\t5\n#define HI6220_MMC2_CIUCLK\t6\n#define HI6220_USBOTG_HCLK\t7\n#define HI6220_CLK_PICOPHY\t8\n#define HI6220_HIFI\t\t9\n#define HI6220_DACODEC_PCLK\t10\n#define HI6220_EDMAC_ACLK\t11\n#define HI6220_CS_ATB\t\t12\n#define HI6220_I2C0_CLK\t\t13\n#define HI6220_I2C1_CLK\t\t14\n#define HI6220_I2C2_CLK\t\t15\n#define HI6220_I2C3_CLK\t\t16\n#define HI6220_UART1_PCLK\t17\n#define HI6220_UART2_PCLK\t18\n#define HI6220_UART3_PCLK\t19\n#define HI6220_UART4_PCLK\t20\n#define HI6220_SPI_CLK\t\t21\n#define HI6220_TSENSOR_CLK\t22\n#define HI6220_MMU_CLK\t\t23\n#define HI6220_HIFI_SEL\t\t24\n#define HI6220_MMC0_SYSPLL\t25\n#define HI6220_MMC1_SYSPLL\t26\n#define HI6220_MMC2_SYSPLL\t27\n#define HI6220_MMC0_SEL\t\t28\n#define HI6220_MMC1_SEL\t\t29\n#define HI6220_BBPPLL_SEL\t30\n#define HI6220_MEDIA_PLL_SRC\t31\n#define HI6220_MMC2_SEL\t\t32\n#define HI6220_CS_ATB_SYSPLL\t33\n\n \n#define HI6220_MMC0_SRC\t\t34\n#define HI6220_MMC0_SMP_IN\t35\n#define HI6220_MMC1_SRC\t\t36\n#define HI6220_MMC1_SMP_IN\t37\n#define HI6220_MMC2_SRC\t\t38\n#define HI6220_MMC2_SMP_IN\t39\n#define HI6220_HIFI_SRC\t\t40\n#define HI6220_UART1_SRC\t41\n#define HI6220_UART2_SRC\t42\n#define HI6220_UART3_SRC\t43\n#define HI6220_UART4_SRC\t44\n#define HI6220_MMC0_MUX0\t45\n#define HI6220_MMC1_MUX0\t46\n#define HI6220_MMC2_MUX0\t47\n#define HI6220_MMC0_MUX1\t48\n#define HI6220_MMC1_MUX1\t49\n#define HI6220_MMC2_MUX1\t50\n\n \n#define HI6220_CLK_BUS\t\t51\n#define HI6220_MMC0_DIV\t\t52\n#define HI6220_MMC1_DIV\t\t53\n#define HI6220_MMC2_DIV\t\t54\n#define HI6220_HIFI_DIV\t\t55\n#define HI6220_BBPPLL0_DIV\t56\n#define HI6220_CS_DAPB\t\t57\n#define HI6220_CS_ATB_DIV\t58\n\n \n#define HI6220_DAPB_CLK\t\t59\n\n#define HI6220_SYS_NR_CLKS\t60\n\n \n \n#define HI6220_DSI_PCLK\t\t1\n#define HI6220_G3D_PCLK\t\t2\n#define HI6220_ACLK_CODEC_VPU\t3\n#define HI6220_ISP_SCLK\t\t4\n#define HI6220_ADE_CORE\t\t5\n#define HI6220_MED_MMU\t\t6\n#define HI6220_CFG_CSI4PHY\t7\n#define HI6220_CFG_CSI2PHY\t8\n#define HI6220_ISP_SCLK_GATE\t9\n#define HI6220_ISP_SCLK_GATE1\t10\n#define HI6220_ADE_CORE_GATE\t11\n#define HI6220_CODEC_VPU_GATE\t12\n#define HI6220_MED_SYSPLL\t13\n\n \n#define HI6220_1440_1200\t14\n#define HI6220_1000_1200\t15\n#define HI6220_1000_1440\t16\n\n \n#define HI6220_CODEC_JPEG\t17\n#define HI6220_ISP_SCLK_SRC\t18\n#define HI6220_ISP_SCLK1\t19\n#define HI6220_ADE_CORE_SRC\t20\n#define HI6220_ADE_PIX_SRC\t21\n#define HI6220_G3D_CLK\t\t22\n#define HI6220_CODEC_VPU_SRC\t23\n\n#define HI6220_MEDIA_NR_CLKS\t24\n\n \n \n#define HI6220_PLL_GPU_GATE\t1\n#define HI6220_PLL1_DDR_GATE\t2\n#define HI6220_PLL_DDR_GATE\t3\n#define HI6220_PLL_MEDIA_GATE\t4\n#define HI6220_PLL0_BBP_GATE\t5\n\n \n#define HI6220_DDRC_SRC\t\t6\n#define HI6220_DDRC_AXI1\t7\n\n#define HI6220_POWER_NR_CLKS\t8\n\n \n#define HI6220_ACPU_SFT_AT_S\t\t0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}