Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\lucas\Documents\EE371\FinalProject\cpu.qsys --block-symbol-file --output-directory=C:\Users\lucas\Documents\EE371\FinalProject\cpu --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading FinalProject/cpu.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_nios [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu_nios
Progress: Adding jtag [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory
Progress: Adding sd_card_interface [Altera_UP_SD_Card_Avalon_Interface 17.0]
Progress: Parameterizing module sd_card_interface
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\lucas\Documents\EE371\FinalProject\cpu.qsys --synthesis=VERILOG --output-directory=C:\Users\lucas\Documents\EE371\FinalProject\cpu\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading FinalProject/cpu.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_nios [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu_nios
Progress: Adding jtag [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory
Progress: Adding sd_card_interface [Altera_UP_SD_Card_Avalon_Interface 17.0]
Progress: Parameterizing module sd_card_interface
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: cpu_nios: "cpu" instantiated altera_nios2_gen2 "cpu_nios"
Info: jtag: Starting RTL generation for module 'cpu_jtag'
Info: jtag:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag --dir=C:/Users/lucas/AppData/Local/Temp/alt7666_1043709983095133042.dir/0030_jtag_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt7666_1043709983095133042.dir/0030_jtag_gen//cpu_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'cpu_jtag'
Info: jtag: "cpu" instantiated altera_avalon_jtag_uart "jtag"
Info: onchip_memory: Starting RTL generation for module 'cpu_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_onchip_memory --dir=C:/Users/lucas/AppData/Local/Temp/alt7666_1043709983095133042.dir/0031_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt7666_1043709983095133042.dir/0031_onchip_memory_gen//cpu_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
