{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606197235980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606197235980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 21:53:55 2020 " "Processing started: Mon Nov 23 21:53:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606197235980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606197235980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Alarm_Clock_EE271 -c Alarm_Clock_EE271 " "Command: quartus_sta Alarm_Clock_EE271 -c Alarm_Clock_EE271" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606197235980 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606197236091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606197236252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606197236252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606197236282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606197236282 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1606197236491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Alarm_Clock_EE271.sdc " "Synopsys Design Constraints File file not found: 'Alarm_Clock_EE271.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606197236508 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606197236508 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606197236509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name currentState\[0\] currentState\[0\] " "create_clock -period 1.000 -name currentState\[0\] currentState\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606197236509 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606197236509 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataa  to: combout " "Cell: Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datab  to: combout " "Cell: Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datac  to: combout " "Cell: Mux10~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~1  from: datab  to: combout " "Cell: Mux12~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: datab  to: combout " "Cell: Mux13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux14~1  from: dataa  to: combout " "Cell: Mux14~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: datac  to: combout " "Cell: Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datad  to: combout " "Cell: Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datab  to: combout " "Cell: Mux17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: dataa  to: combout " "Cell: Mux17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datac  to: combout " "Cell: Mux18~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: dataa  to: combout " "Cell: Mux18~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datac  to: combout " "Cell: Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: dataa  to: combout " "Cell: Mux19~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datad  to: combout " "Cell: Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datab  to: combout " "Cell: Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: datad  to: combout " "Cell: Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: dataa  to: combout " "Cell: Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: dataa  to: combout " "Cell: Mux20~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datac  to: combout " "Cell: Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: dataa  to: combout " "Cell: Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datad  to: combout " "Cell: Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: datac  to: combout " "Cell: Mux22~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datac  to: combout " "Cell: Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datad  to: combout " "Cell: Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: datac  to: combout " "Cell: Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: datad  to: combout " "Cell: Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datac  to: combout " "Cell: Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datac  to: combout " "Cell: Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: dataa  to: combout " "Cell: Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: datac  to: combout " "Cell: Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: datac  to: combout " "Cell: Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datab  to: combout " "Cell: Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: dataa  to: combout " "Cell: Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datac  to: combout " "Cell: Mux5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: dataa  to: combout " "Cell: Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: dataa  to: combout " "Cell: Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datac  to: combout " "Cell: Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datac  to: combout " "Cell: Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datac  to: combout " "Cell: Mux7~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~0  from: dataa  to: combout " "Cell: WideOr80~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: dataa  to: combout " "Cell: WideOr80~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197236512 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606197236512 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606197236514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606197236514 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606197236515 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606197236522 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1606197236532 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606197236538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.074 " "Worst-case setup slack is -11.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197236540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197236540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.074            -357.145 currentState\[0\]  " "  -11.074            -357.145 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197236540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.575            -677.652 clk  " "   -5.575            -677.652 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197236540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606197236540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197236547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197236547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clk  " "    0.348               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197236547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 currentState\[0\]  " "    0.635               0.000 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197236547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606197236547 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606197236550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606197236552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197236553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197236553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -255.540 clk  " "   -3.000            -255.540 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197236553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.732            -193.989 currentState\[0\]  " "   -1.732            -193.989 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197236553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606197236553 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606197236567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606197236586 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606197237471 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataa  to: combout " "Cell: Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datab  to: combout " "Cell: Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datac  to: combout " "Cell: Mux10~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~1  from: datab  to: combout " "Cell: Mux12~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: datab  to: combout " "Cell: Mux13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux14~1  from: dataa  to: combout " "Cell: Mux14~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: datac  to: combout " "Cell: Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datad  to: combout " "Cell: Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datab  to: combout " "Cell: Mux17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: dataa  to: combout " "Cell: Mux17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datac  to: combout " "Cell: Mux18~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: dataa  to: combout " "Cell: Mux18~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datac  to: combout " "Cell: Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: dataa  to: combout " "Cell: Mux19~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datad  to: combout " "Cell: Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datab  to: combout " "Cell: Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: datad  to: combout " "Cell: Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: dataa  to: combout " "Cell: Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: dataa  to: combout " "Cell: Mux20~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datac  to: combout " "Cell: Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: dataa  to: combout " "Cell: Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datad  to: combout " "Cell: Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: datac  to: combout " "Cell: Mux22~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datac  to: combout " "Cell: Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datad  to: combout " "Cell: Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: datac  to: combout " "Cell: Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: datad  to: combout " "Cell: Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datac  to: combout " "Cell: Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datac  to: combout " "Cell: Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: dataa  to: combout " "Cell: Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: datac  to: combout " "Cell: Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: datac  to: combout " "Cell: Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datab  to: combout " "Cell: Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: dataa  to: combout " "Cell: Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datac  to: combout " "Cell: Mux5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: dataa  to: combout " "Cell: Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: dataa  to: combout " "Cell: Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datac  to: combout " "Cell: Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datac  to: combout " "Cell: Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datac  to: combout " "Cell: Mux7~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~0  from: dataa  to: combout " "Cell: WideOr80~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: dataa  to: combout " "Cell: WideOr80~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237588 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606197237588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606197237589 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606197237605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.174 " "Worst-case setup slack is -10.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.174            -330.578 currentState\[0\]  " "  -10.174            -330.578 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.039            -613.839 clk  " "   -5.039            -613.839 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606197237606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 currentState\[0\]  " "    0.544               0.000 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606197237614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606197237616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606197237618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -255.540 clk  " "   -3.000            -255.540 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.571            -169.534 currentState\[0\]  " "   -1.571            -169.534 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606197237620 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606197237636 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataa  to: combout " "Cell: Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datab  to: combout " "Cell: Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datac  to: combout " "Cell: Mux10~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~1  from: datab  to: combout " "Cell: Mux12~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: datab  to: combout " "Cell: Mux13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux14~1  from: dataa  to: combout " "Cell: Mux14~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: datac  to: combout " "Cell: Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datad  to: combout " "Cell: Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datab  to: combout " "Cell: Mux17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: dataa  to: combout " "Cell: Mux17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datac  to: combout " "Cell: Mux18~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: dataa  to: combout " "Cell: Mux18~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datac  to: combout " "Cell: Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: dataa  to: combout " "Cell: Mux19~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datad  to: combout " "Cell: Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datab  to: combout " "Cell: Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: datad  to: combout " "Cell: Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: dataa  to: combout " "Cell: Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: dataa  to: combout " "Cell: Mux20~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datac  to: combout " "Cell: Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: dataa  to: combout " "Cell: Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datad  to: combout " "Cell: Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: datac  to: combout " "Cell: Mux22~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datac  to: combout " "Cell: Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datad  to: combout " "Cell: Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: datac  to: combout " "Cell: Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: datad  to: combout " "Cell: Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datac  to: combout " "Cell: Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datac  to: combout " "Cell: Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: dataa  to: combout " "Cell: Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: datac  to: combout " "Cell: Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: datac  to: combout " "Cell: Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datab  to: combout " "Cell: Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: dataa  to: combout " "Cell: Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datac  to: combout " "Cell: Mux5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: dataa  to: combout " "Cell: Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: dataa  to: combout " "Cell: Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datac  to: combout " "Cell: Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datac  to: combout " "Cell: Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datac  to: combout " "Cell: Mux7~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~0  from: dataa  to: combout " "Cell: WideOr80~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: dataa  to: combout " "Cell: WideOr80~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606197237827 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606197237827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606197237828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606197237836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.701 " "Worst-case setup slack is -4.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.701            -147.673 currentState\[0\]  " "   -4.701            -147.673 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938            -199.057 clk  " "   -1.938            -199.057 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606197237838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 currentState\[0\]  " "    0.096               0.000 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk  " "    0.152               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606197237849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606197237852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606197237855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -186.092 clk  " "   -3.000            -186.092 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566             -34.871 currentState\[0\]  " "   -0.566             -34.871 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606197237858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606197237858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606197239086 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606197239088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606197239146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 21:53:59 2020 " "Processing ended: Mon Nov 23 21:53:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606197239146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606197239146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606197239146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606197239146 ""}
