---
outline: 2
---

# Bit da ULA

::: details Source <a href="https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/RV32I_ALU_BIT.vhd" target="blank" style="float:right"><Badge type="tip" text="RV32I_ALU_BIT.vhd &boxbox;" /></a>

<<< @/../src/RV32I_ALU_BIT.vhd{vhdl:line-numbers}

:::

## Topology

![Diagrama de portas da ULA de BIT](/images/reference/components/rv32i_alu_bit.drawio.svg)

## Generic interface

::: danger TO DO

Work in progress.

:::

## Port interface

::: danger TO DO

Work in progress.

:::

## RTL View

<img src="/images/reference/components/rv32i_alu_bit_netlist.svg" alt="RTL view from bit da ULA" style="width: 100%; background-color: white;">

## Test cases

::: details Source <a href="https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_RV32I_ALU_BIT.py" target="blank" style="float:right"><Badge type="tip" text="test_RV32I_ALU_BIT.py &boxbox;" /></a>

<<< @/../test/test_GENERIC_ADDER.py{py:line-numbers}

:::

::: danger TO DO

```md
### Case 1 <Badge type="info" text="tb_rv32i_alu_bit_case_1" />

Waveform:

![Waveform from caso de teste 1 do Bit da ULA](/images/reference/components/tb_rv32i_alu_bit_case_1.svg){.w-full .dark-invert}
```

:::
