#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n99111.in[1] (.names)                                                                                                            1.338     3.910
n99111.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_251~19_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~19_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n88831.in[1] (.names)                                                                                                            1.338     3.910
n88831.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_251~11_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~11_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n90116.in[1] (.names)                                                                                                            1.338     3.910
n90116.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_251~12_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~12_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n91401.in[1] (.names)                                                                                                            1.338     3.910
n91401.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_251~13_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~13_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n92686.in[1] (.names)                                                                                                            1.338     3.910
n92686.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_251~14_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~14_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n93971.in[1] (.names)                                                                                                            1.338     3.910
n93971.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_251~15_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~15_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n95256.in[1] (.names)                                                                                                            1.338     3.910
n95256.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_251~16_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~16_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n96541.in[1] (.names)                                                                                                            1.338     3.910
n96541.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_251~17_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~17_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n97826.in[1] (.names)                                                                                                            1.338     3.910
n97826.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_251~18_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~18_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n87546.in[1] (.names)                                                                                                            1.338     3.910
n87546.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_251~10_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~10_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n100396.in[1] (.names)                                                                                                           1.338     3.910
n100396.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~20_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~20_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n101681.in[1] (.names)                                                                                                           1.338     3.910
n101681.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~21_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~21_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n102966.in[1] (.names)                                                                                                           1.338     3.910
n102966.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~22_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~22_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n104251.in[1] (.names)                                                                                                           1.338     3.910
n104251.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~23_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~23_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n105536.in[1] (.names)                                                                                                           1.338     3.910
n105536.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~24_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~24_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n106821.in[1] (.names)                                                                                                           1.338     3.910
n106821.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~25_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~25_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n108106.in[1] (.names)                                                                                                           1.338     3.910
n108106.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~26_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~26_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n77266.in[1] (.names)                                                                                                           1.338     3.910
n77266.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~2_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_251~2_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~58_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n149146.in[1] (.names)                                                                                                           1.338     3.910
n149146.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~58_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~58_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~59_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n150431.in[1] (.names)                                                                                                           1.338     3.910
n150431.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~59_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~59_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~60_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n151716.in[1] (.names)                                                                                                           1.338     3.910
n151716.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~60_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~60_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n153001.in[1] (.names)                                                                                                           1.338     3.910
n153001.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~61_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~61_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~62_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n154286.in[1] (.names)                                                                                                           1.338     3.910
n154286.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~62_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~62_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n155571.in[1] (.names)                                                                                                           1.338     3.910
n155571.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~63_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~63_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n74696.in[1] (.names)                                                                                                           1.338     3.910
n74696.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~0_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_251~0_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n75981.in[1] (.names)                                                                                                           1.338     3.910
n75981.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~1_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_251~1_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n109391.in[1] (.names)                                                                                                           1.338     3.910
n109391.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~27_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~27_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n78551.in[1] (.names)                                                                                                           1.338     3.910
n78551.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~3_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_251~3_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n79836.in[1] (.names)                                                                                                           1.338     3.910
n79836.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~4_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_251~4_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n81121.in[1] (.names)                                                                                                           1.338     3.910
n81121.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~5_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_251~5_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n82406.in[1] (.names)                                                                                                           1.338     3.910
n82406.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~6_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_251~6_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n83691.in[1] (.names)                                                                                                           1.338     3.910
n83691.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~7_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_251~7_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n84976.in[1] (.names)                                                                                                           1.338     3.910
n84976.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~8_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_251~8_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n86261.in[1] (.names)                                                                                                           1.338     3.910
n86261.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~9_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_251~9_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~53_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n142801.in[1] (.names)                                                                                                           1.338     3.910
n142801.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~53_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~53_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n132521.in[1] (.names)                                                                                                           1.338     3.910
n132521.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~45_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~45_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n133806.in[1] (.names)                                                                                                           1.338     3.910
n133806.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~46_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~46_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n135091.in[1] (.names)                                                                                                           1.338     3.910
n135091.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~47_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~47_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n136376.in[1] (.names)                                                                                                           1.338     3.910
n136376.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~48_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~48_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n137661.in[1] (.names)                                                                                                           1.338     3.910
n137661.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~49_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~49_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n138946.in[1] (.names)                                                                                                           1.338     3.910
n138946.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~50_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~50_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~51_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n140231.in[1] (.names)                                                                                                           1.338     3.910
n140231.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~51_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~51_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~52_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n141516.in[1] (.names)                                                                                                           1.338     3.910
n141516.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~52_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~52_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~44_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n131236.in[1] (.names)                                                                                                           1.338     3.910
n131236.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~44_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~44_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~54_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n144086.in[1] (.names)                                                                                                           1.338     3.910
n144086.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~54_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~54_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~55_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n145371.in[1] (.names)                                                                                                           1.338     3.910
n145371.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~55_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~55_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~56_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n146656.in[1] (.names)                                                                                                           1.338     3.910
n146656.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~56_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~56_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~57_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n147941.in[1] (.names)                                                                                                           1.338     3.910
n147941.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~57_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~57_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~58_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n149226.in[1] (.names)                                                                                                           1.338     3.910
n149226.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~58_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~58_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~59_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n150511.in[1] (.names)                                                                                                           1.338     3.910
n150511.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~59_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~59_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~60_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n151796.in[1] (.names)                                                                                                           1.338     3.910
n151796.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~60_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~60_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n120956.in[1] (.names)                                                                                                           1.338     3.910
n120956.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~36_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~36_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n110676.in[1] (.names)                                                                                                           1.338     3.910
n110676.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~28_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~28_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n111961.in[1] (.names)                                                                                                           1.338     3.910
n111961.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~29_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~29_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n113246.in[1] (.names)                                                                                                           1.338     3.910
n113246.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~30_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~30_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~31_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n114531.in[1] (.names)                                                                                                           1.338     3.910
n114531.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~31_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~31_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~32_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n115816.in[1] (.names)                                                                                                           1.338     3.910
n115816.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~32_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~32_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n117101.in[1] (.names)                                                                                                           1.338     3.910
n117101.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~33_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~33_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n118386.in[1] (.names)                                                                                                           1.338     3.910
n118386.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~34_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~34_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n119671.in[1] (.names)                                                                                                           1.338     3.910
n119671.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~35_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~35_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~57_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n147861.in[1] (.names)                                                                                                           1.338     3.910
n147861.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~57_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~57_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122241.in[1] (.names)                                                                                                           1.338     3.910
n122241.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~37_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~37_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123526.in[1] (.names)                                                                                                           1.338     3.910
n123526.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~38_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~38_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n124811.in[1] (.names)                                                                                                           1.338     3.910
n124811.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~39_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~39_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 65
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n126096.in[1] (.names)                                                                                                           1.338     3.910
n126096.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~40_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~40_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 66
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n127381.in[1] (.names)                                                                                                           1.338     3.910
n127381.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~41_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~41_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 67
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~42_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n128666.in[1] (.names)                                                                                                           1.338     3.910
n128666.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~42_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~42_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 68
Startpoint: matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_15_11.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n129951.in[1] (.names)                                                                                                           1.338     3.910
n129951.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_251~43_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_251~43_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 69
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n93891.in[1] (.names)                                                                                                            1.338     3.910
n93891.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_235~15_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~15_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 70
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n83611.in[1] (.names)                                                                                                           1.338     3.910
n83611.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~7_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_235~7_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 71
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n84896.in[1] (.names)                                                                                                           1.338     3.910
n84896.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~8_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_235~8_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 72
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n86181.in[1] (.names)                                                                                                           1.338     3.910
n86181.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~9_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_235~9_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 73
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n87466.in[1] (.names)                                                                                                            1.338     3.910
n87466.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_235~10_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~10_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 74
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n88751.in[1] (.names)                                                                                                            1.338     3.910
n88751.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_235~11_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~11_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 75
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n90036.in[1] (.names)                                                                                                            1.338     3.910
n90036.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_235~12_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~12_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 76
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n91321.in[1] (.names)                                                                                                            1.338     3.910
n91321.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_235~13_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~13_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 77
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n92606.in[1] (.names)                                                                                                            1.338     3.910
n92606.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_235~14_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~14_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 78
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n82326.in[1] (.names)                                                                                                           1.338     3.910
n82326.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~6_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_235~6_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 79
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n95176.in[1] (.names)                                                                                                            1.338     3.910
n95176.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_235~16_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~16_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 80
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n96461.in[1] (.names)                                                                                                            1.338     3.910
n96461.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_235~17_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~17_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 81
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n97746.in[1] (.names)                                                                                                            1.338     3.910
n97746.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_235~18_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~18_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 82
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n99031.in[1] (.names)                                                                                                            1.338     3.910
n99031.out[0] (.names)                                                                                                           0.235     4.145
matrix_multiplication^c_reg_235~19_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~19_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 83
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n100316.in[1] (.names)                                                                                                           1.338     3.910
n100316.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~20_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~20_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 84
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n101601.in[1] (.names)                                                                                                           1.338     3.910
n101601.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~21_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~21_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 85
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n102886.in[1] (.names)                                                                                                           1.338     3.910
n102886.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~22_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~22_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 86
Startpoint: matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_219~62_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n154206.in[1] (.names)                                                                                                           1.338     3.910
n154206.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_219~62_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_219~62_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 87
Startpoint: matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_219~54_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n143926.in[1] (.names)                                                                                                           1.338     3.910
n143926.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_219~54_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_219~54_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 88
Startpoint: matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_219~55_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n145211.in[1] (.names)                                                                                                           1.338     3.910
n145211.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_219~55_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_219~55_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 89
Startpoint: matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_219~56_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n146496.in[1] (.names)                                                                                                           1.338     3.910
n146496.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_219~56_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_219~56_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 90
Startpoint: matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_219~57_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n147781.in[1] (.names)                                                                                                           1.338     3.910
n147781.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_219~57_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_219~57_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 91
Startpoint: matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_219~58_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n149066.in[1] (.names)                                                                                                           1.338     3.910
n149066.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_219~58_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_219~58_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 92
Startpoint: matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_219~59_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n150351.in[1] (.names)                                                                                                           1.338     3.910
n150351.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_219~59_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_219~59_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 93
Startpoint: matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_219~60_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n151636.in[1] (.names)                                                                                                           1.338     3.910
n151636.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_219~60_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_219~60_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 94
Startpoint: matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_219~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n152921.in[1] (.names)                                                                                                           1.338     3.910
n152921.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_219~61_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_219~61_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 95
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n104171.in[1] (.names)                                                                                                           1.338     3.910
n104171.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~23_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_235~23_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 96
Startpoint: matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_219~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_13_11.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n155491.in[1] (.names)                                                                                                           1.338     3.910
n155491.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_219~63_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                          5.482

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication^c_reg_219~63_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                                0.000     1.338
cell setup time                                                                                                                 -0.066     1.272
data required time                                                                                                                         1.272
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         1.272
data arrival time                                                                                                                         -5.482
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.211


#Path 97
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n74616.in[1] (.names)                                                                                                           1.338     3.910
n74616.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~0_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_235~0_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 98
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n75901.in[1] (.names)                                                                                                           1.338     3.910
n75901.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~1_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_235~1_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 99
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n77186.in[1] (.names)                                                                                                           1.338     3.910
n77186.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~2_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_235~2_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#Path 100
Startpoint: matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_235~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_11.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n78471.in[1] (.names)                                                                                                           1.338     3.910
n78471.out[0] (.names)                                                                                                          0.235     4.145
matrix_multiplication^c_reg_235~3_FF_NODE.D[0] (.latch)                                                                         1.338     5.482
data arrival time                                                                                                                         5.482

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_235~3_FF_NODE.clk[0] (.latch)                                                                       1.338     1.338
clock uncertainty                                                                                                               0.000     1.338
cell setup time                                                                                                                -0.066     1.272
data required time                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        1.272
data arrival time                                                                                                                        -5.482
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.211


#End of timing report
