Analysis & Synthesis report for Pipeline_Processor
Thu Mar 14 21:10:38 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Pipeline_Processor|instruction_fetch:fetch|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1
 19. Source assignments for instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1
 20. Source assignments for REGISTER:regis|altsyncram:REGISTER_rtl_0|altsyncram_afg1:auto_generated
 21. Source assignments for REGISTER:regis|altsyncram:REGISTER_rtl_1|altsyncram_afg1:auto_generated
 22. Parameter Settings for User Entity Instance: instruction_fetch:fetch
 23. Parameter Settings for User Entity Instance: instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: instruction_decode:decode|control:ctrl
 25. Parameter Settings for User Entity Instance: instruction_decode:decode|imme_generator:imme_gene
 26. Parameter Settings for User Entity Instance: instruction_execution:execution|ALU:alu_PC
 27. Parameter Settings for User Entity Instance: instruction_execution:execution|ALU:alu_exe
 28. Parameter Settings for User Entity Instance: instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component
 29. Parameter Settings for Inferred Entity Instance: REGISTER:regis|altsyncram:REGISTER_rtl_0
 30. Parameter Settings for Inferred Entity Instance: REGISTER:regis|altsyncram:REGISTER_rtl_1
 31. Parameter Settings for Inferred Entity Instance: instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0
 32. altsyncram Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "instruction_data_mem:data_mem|d_mem:d_MEM"
 35. Port Connectivity Checks: "instruction_execution:execution|ALU:alu_PC"
 36. Port Connectivity Checks: "instruction_fetch:fetch|ins_mem:i_MEM"
 37. Port Connectivity Checks: "instruction_fetch:fetch"
 38. In-System Memory Content Editor Settings
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 14 21:10:38 2024       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; Pipeline_Processor                          ;
; Top-level Entity Name              ; Pipeline_Processor                          ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,319                                       ;
;     Total combinational functions  ; 1,195                                       ;
;     Dedicated logic registers      ; 432                                         ;
; Total registers                    ; 432                                         ;
; Total pins                         ; 4                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 18,432                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Pipeline_Processor ; Pipeline_Processor ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-14        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; Pipeline_Processor.v                                               ; yes             ; User Verilog HDL File                        ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v                                               ;             ;
; ../hdl/control.v                                                   ; yes             ; User Verilog HDL File                        ; D:/College/EEC180/Labs/Pipeline_processor/hdl/control.v                                                                ;             ;
; ../hdl/ALU_control.v                                               ; yes             ; User Verilog HDL File                        ; D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU_control.v                                                            ;             ;
; ../hdl/ALU.v                                                       ; yes             ; User Verilog HDL File                        ; D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v                                                                    ;             ;
; ../hdl/REGISTER.v                                                  ; yes             ; User Verilog HDL File                        ; D:/College/EEC180/Labs/Pipeline_processor/hdl/REGISTER.v                                                               ;             ;
; ../hdl/instruction_write_back.v                                    ; yes             ; User Verilog HDL File                        ; D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_write_back.v                                                 ;             ;
; ../hdl/instruction_fetch.v                                         ; yes             ; User Verilog HDL File                        ; D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_fetch.v                                                      ;             ;
; ../hdl/instruction_execution.v                                     ; yes             ; User Verilog HDL File                        ; D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v                                                  ;             ;
; ../hdl/instruction_decode.v                                        ; yes             ; User Verilog HDL File                        ; D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v                                                     ;             ;
; ../hdl/instruction_data_mem.v                                      ; yes             ; User Verilog HDL File                        ; D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v                                                   ;             ;
; ../hdl/imme_generator.v                                            ; yes             ; User Verilog HDL File                        ; D:/College/EEC180/Labs/Pipeline_processor/hdl/imme_generator.v                                                         ;             ;
; DATA_mem.mif                                                       ; yes             ; User Memory Initialization File              ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/DATA_mem.mif                                                       ;             ;
; Register.mif                                                       ; yes             ; User Memory Initialization File              ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/Register.mif                                                       ;             ;
; ../ip/instruction_mem.mif                                          ; yes             ; User Memory Initialization File              ; D:/College/EEC180/Labs/Pipeline_processor/ip/instruction_mem.mif                                                       ;             ;
; ../ip/ins_mem.v                                                    ; yes             ; User Wizard-Generated File                   ; D:/College/EEC180/Labs/Pipeline_processor/ip/ins_mem.v                                                                 ;             ;
; ../ip/d_mem.v                                                      ; yes             ; User Wizard-Generated File                   ; D:/College/EEC180/Labs/Pipeline_processor/ip/d_mem.v                                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;             ;
; db/altsyncram_5jo1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_5jo1.tdf                                             ;             ;
; db/altsyncram_6te2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_6te2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;             ;
; db/altsyncram_4pj1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_4pj1.tdf                                             ;             ;
; db/altsyncram_l0a2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_l0a2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld  ;
; db/ip/sld9b35f49c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;             ;
; db/altsyncram_afg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_afg1.tdf                                             ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                    ;             ;
; db/mult_qgs.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/mult_qgs.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,319                    ;
;                                             ;                          ;
; Total combinational functions               ; 1195                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 582                      ;
;     -- 3 input functions                    ; 492                      ;
;     -- <=2 input functions                  ; 121                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1086                     ;
;     -- arithmetic mode                      ; 109                      ;
;                                             ;                          ;
; Total registers                             ; 432                      ;
;     -- Dedicated logic registers            ; 432                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 4                        ;
; Total memory bits                           ; 18432                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 6                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 332                      ;
; Total fan-out                               ; 7505                     ;
; Average fan-out                             ; 4.22                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Pipeline_Processor                                                                                                                     ; 1195 (1)            ; 432 (0)                   ; 18432       ; 0          ; 6            ; 0       ; 3         ; 4    ; 0            ; 0          ; |Pipeline_Processor                                                                                                                                                                                                                                                                                                                                            ; Pipeline_Processor                ; work         ;
;    |REGISTER:regis|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|REGISTER:regis                                                                                                                                                                                                                                                                                                                             ; REGISTER                          ; work         ;
;       |altsyncram:REGISTER_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|REGISTER:regis|altsyncram:REGISTER_rtl_0                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_afg1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|REGISTER:regis|altsyncram:REGISTER_rtl_0|altsyncram_afg1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_afg1                   ; work         ;
;       |altsyncram:REGISTER_rtl_1|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|REGISTER:regis|altsyncram:REGISTER_rtl_1                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_afg1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|REGISTER:regis|altsyncram:REGISTER_rtl_1|altsyncram_afg1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_afg1                   ; work         ;
;    |instruction_data_mem:data_mem|                                                                                                      ; 93 (1)              ; 111 (47)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem                                                                                                                                                                                                                                                                                                              ; instruction_data_mem              ; work         ;
;       |d_mem:d_MEM|                                                                                                                     ; 92 (0)              ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM                                                                                                                                                                                                                                                                                                  ; d_mem                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 92 (0)              ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_4pj1:auto_generated|                                                                                            ; 92 (0)              ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_4pj1                   ; work         ;
;                |altsyncram_l0a2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1                                                                                                                                                                                                       ; altsyncram_l0a2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 92 (71)             ; 64 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |instruction_decode:decode|                                                                                                          ; 30 (0)              ; 47 (47)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_decode:decode                                                                                                                                                                                                                                                                                                                  ; instruction_decode                ; work         ;
;       |control:ctrl|                                                                                                                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_decode:decode|control:ctrl                                                                                                                                                                                                                                                                                                     ; control                           ; work         ;
;       |imme_generator:imme_gene|                                                                                                        ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_decode:decode|imme_generator:imme_gene                                                                                                                                                                                                                                                                                         ; imme_generator                    ; work         ;
;    |instruction_execution:execution|                                                                                                    ; 690 (39)            ; 88 (88)                   ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_execution:execution                                                                                                                                                                                                                                                                                                            ; instruction_execution             ; work         ;
;       |ALU:alu_exe|                                                                                                                     ; 639 (611)           ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe                                                                                                                                                                                                                                                                                                ; ALU                               ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;             |mult_qgs:auto_generated|                                                                                                   ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0|mult_qgs:auto_generated                                                                                                                                                                                                                                                         ; mult_qgs                          ; work         ;
;       |ALU_control:ALU_ctrl|                                                                                                            ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_execution:execution|ALU_control:ALU_ctrl                                                                                                                                                                                                                                                                                       ; ALU_control                       ; work         ;
;    |instruction_fetch:fetch|                                                                                                            ; 179 (85)            ; 74 (10)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_fetch:fetch                                                                                                                                                                                                                                                                                                                    ; instruction_fetch                 ; work         ;
;       |ins_mem:i_MEM|                                                                                                                   ; 94 (0)              ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM                                                                                                                                                                                                                                                                                                      ; ins_mem                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 94 (0)              ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_5jo1:auto_generated|                                                                                            ; 94 (0)              ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_5jo1                   ; work         ;
;                |altsyncram_6te2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1                                                                                                                                                                                                           ; altsyncram_6te2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 94 (71)             ; 64 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |instruction_write_back:write_back|                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|instruction_write_back:write_back                                                                                                                                                                                                                                                                                                          ; instruction_write_back            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 170 (1)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 169 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 169 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 169 (1)             ; 112 (6)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 168 (0)             ; 106 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 168 (131)           ; 106 (78)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------+
; Name                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------+
; REGISTER:regis|altsyncram:REGISTER_rtl_0|altsyncram_afg1:auto_generated|ALTSYNCRAM                                                              ; M9K  ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; Register.mif                                                     ;
; REGISTER:regis|altsyncram:REGISTER_rtl_1|altsyncram_afg1:auto_generated|ALTSYNCRAM                                                              ; M9K  ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; Register.mif                                                     ;
; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192 ; DATA_mem.mif                                                     ;
; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192 ; D:/College/EEC180/Labs/Pipeline_processor/ip/instruction_mem.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Pipeline_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM                                                                                                                                                                                                                           ; ../ip/d_mem.v   ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM                                                                                                                                                                                                                               ; ../ip/ins_mem.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |Pipeline_Processor|instruction_fetch:fetch|state ;
+----------+----------+----------+----------+-----------------------+
; Name     ; state.S4 ; state.S1 ; state.S2 ; state.S3              ;
+----------+----------+----------+----------+-----------------------+
; state.S3 ; 0        ; 0        ; 0        ; 0                     ;
; state.S2 ; 0        ; 0        ; 1        ; 1                     ;
; state.S1 ; 0        ; 1        ; 0        ; 1                     ;
; state.S4 ; 1        ; 0        ; 0        ; 1                     ;
+----------+----------+----------+----------+-----------------------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+---------------------------------------------------+-------------------------------------------------------+
; Register name                                     ; Reason for Removal                                    ;
+---------------------------------------------------+-------------------------------------------------------+
; instruction_decode:decode|IDEX[39]                ; Merged with instruction_decode:decode|IDEX[38]        ;
; instruction_decode:decode|IDEX_imme32[12..31]     ; Merged with instruction_decode:decode|IDEX_imme32[11] ;
; instruction_fetch:fetch|state~4                   ; Lost fanout                                           ;
; instruction_fetch:fetch|state~5                   ; Lost fanout                                           ;
; instruction_fetch:fetch|state~6                   ; Lost fanout                                           ;
; instruction_fetch:fetch|state.S4                  ; Lost fanout                                           ;
; instruction_decode:decode|IDEX_PC[0]              ; Lost fanout                                           ;
; instruction_fetch:fetch|PC[0]                     ; Lost fanout                                           ;
; instruction_data_mem:data_mem|PCBranch[0]         ; Lost fanout                                           ;
; instruction_execution:execution|PCBranch_EXMEM[0] ; Lost fanout                                           ;
; Total Number of Removed Registers = 29            ;                                                       ;
+---------------------------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+--------------------------------------+--------------------+---------------------------------------------------------------------------+
; Register name                        ; Reason for Removal ; Registers Removed due to This Register                                    ;
+--------------------------------------+--------------------+---------------------------------------------------------------------------+
; instruction_decode:decode|IDEX_PC[0] ; Lost Fanouts       ; instruction_fetch:fetch|PC[0], instruction_data_mem:data_mem|PCBranch[0], ;
;                                      ;                    ; instruction_execution:execution|PCBranch_EXMEM[0]                         ;
+--------------------------------------+--------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 432   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 115   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 201   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                            ;
+----------------------------------+-------------------------------+------+
; Register Name                    ; Megafunction                  ; Type ;
+----------------------------------+-------------------------------+------+
; REGISTER:regis|REGISTER_1[0..31] ; REGISTER:regis|REGISTER_rtl_0 ; RAM  ;
; REGISTER:regis|REGISTER_2[0..31] ; REGISTER:regis|REGISTER_rtl_1 ; RAM  ;
+----------------------------------+-------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Pipeline_Processor|instruction_fetch:fetch|PC[0]                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Pipeline_Processor|instruction_decode:decode|IDEX_imme32[10]                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Pipeline_Processor|instruction_decode:decode|IDEX_imme32[3]                                                                                                                                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Pipeline_Processor|instruction_decode:decode|IDEX[13]                                                                                                                                                                    ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |Pipeline_Processor|instruction_fetch:fetch|PC[2]                                                                                                                                                                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |Pipeline_Processor|instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |Pipeline_Processor|instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; No         ; |Pipeline_Processor|instruction_fetch:fetch|IFID[4]                                                                                                                                                                       ;
; 21:1               ; 8 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; No         ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|Mux14                                                                                                                                                     ;
; 21:1               ; 8 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; No         ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|Mux20                                                                                                                                                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|Mux4                                                                                                                                                      ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|Mux25                                                                                                                                                     ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; No         ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|Mux3                                                                                                                                                      ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; No         ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|Mux29                                                                                                                                                     ;
; 24:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|Mux1                                                                                                                                                      ;
; 24:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |Pipeline_Processor|instruction_execution:execution|ALU:alu_exe|Mux31                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for REGISTER:regis|altsyncram:REGISTER_rtl_0|altsyncram_afg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for REGISTER:regis|altsyncram:REGISTER_rtl_1|altsyncram_afg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_fetch:fetch ;
+----------------+----------------------------------+------------------+
; Parameter Name ; Value                            ; Type             ;
+----------------+----------------------------------+------------------+
; NOP            ; 00000000000000000000000000000000 ; Unsigned Binary  ;
; R_Type         ; 0110011                          ; Unsigned Binary  ;
; I_Type         ; 0010011                          ; Unsigned Binary  ;
; Lw             ; 0000011                          ; Unsigned Binary  ;
; Sw             ; 0100011                          ; Unsigned Binary  ;
; B_Type         ; 1100011                          ; Unsigned Binary  ;
; J_Type         ; 1101111                          ; Unsigned Binary  ;
+----------------+----------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component     ;
+------------------------------------+------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                            ; Type           ;
+------------------------------------+------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                      ; Untyped        ;
; WIDTH_A                            ; 32                                                               ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                              ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped        ;
; INIT_FILE                          ; D:/College/EEC180/Labs/Pipeline_processor/ip/instruction_mem.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_5jo1                                                  ; Untyped        ;
+------------------------------------+------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_decode:decode|control:ctrl ;
+----------------+---------+----------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                     ;
+----------------+---------+----------------------------------------------------------+
; R_Type         ; 0110011 ; Unsigned Binary                                          ;
; I_Type         ; 0010011 ; Unsigned Binary                                          ;
; Lw             ; 0000011 ; Unsigned Binary                                          ;
; Sw             ; 0100011 ; Unsigned Binary                                          ;
; B_Type         ; 1100011 ; Unsigned Binary                                          ;
; J_Type         ; 1101111 ; Unsigned Binary                                          ;
+----------------+---------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_decode:decode|imme_generator:imme_gene ;
+----------------+---------+----------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                 ;
+----------------+---------+----------------------------------------------------------------------+
; I_Type         ; 0010011 ; Unsigned Binary                                                      ;
; Lw             ; 0000011 ; Unsigned Binary                                                      ;
; Sw             ; 0100011 ; Unsigned Binary                                                      ;
; B_Type         ; 1100011 ; Unsigned Binary                                                      ;
+----------------+---------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_execution:execution|ALU:alu_PC ;
+----------------+---------+--------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                         ;
+----------------+---------+--------------------------------------------------------------+
; B_Type         ; 1100011 ; Unsigned Binary                                              ;
+----------------+---------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_execution:execution|ALU:alu_exe ;
+----------------+---------+---------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                          ;
+----------------+---------+---------------------------------------------------------------+
; B_Type         ; 1100011 ; Unsigned Binary                                               ;
+----------------+---------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; DATA_mem.mif         ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_4pj1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: REGISTER:regis|altsyncram:REGISTER_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; Register.mif         ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_afg1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: REGISTER:regis|altsyncram:REGISTER_rtl_1 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; Register.mif         ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_afg1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                            ;
+------------------------------------------------+----------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                         ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                         ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                         ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                         ;
; LATENCY                                        ; 0        ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                         ;
+------------------------------------------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                         ;
; Entity Instance                           ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 32                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 32                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; REGISTER:regis|altsyncram:REGISTER_rtl_0                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 32                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 32                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; REGISTER:regis|altsyncram:REGISTER_rtl_1                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 32                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 32                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                     ;
+---------------------------------------+------------------------------------------------------------+
; Name                                  ; Value                                                      ;
+---------------------------------------+------------------------------------------------------------+
; Number of entity instances            ; 1                                                          ;
; Entity Instance                       ; instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                         ;
;     -- LPM_WIDTHP                     ; 64                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
+---------------------------------------+------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_data_mem:data_mem|d_mem:d_MEM" ;
+---------------+-------+----------+------------------------------------+
; Port          ; Type  ; Severity ; Details                            ;
+---------------+-------+----------+------------------------------------+
; address[7..6] ; Input ; Info     ; Stuck at GND                       ;
+---------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_execution:execution|ALU:alu_PC"                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; A[31..8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[0]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; ALUMode[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ALUMode[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ALUMode[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; Zero          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUOut[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_fetch:fetch|ins_mem:i_MEM" ;
+---------------+-------+----------+--------------------------------+
; Port          ; Type  ; Severity ; Details                        ;
+---------------+-------+----------+--------------------------------+
; address[7..6] ; Input ; Info     ; Stuck at GND                   ;
; data          ; Input ; Info     ; Explicitly unconnected         ;
; wren          ; Input ; Info     ; Stuck at GND                   ;
+---------------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_fetch:fetch"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ins  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                             ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                       ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; 0              ; INS         ; 32    ; 256   ; Read/Write ; instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated     ;
; 1              ; DATA        ; 32    ; 256   ; Read/Write ; instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 58                          ;
; cycloneiii_ff         ; 320                         ;
;     CLR               ; 20                          ;
;     ENA               ; 72                          ;
;     ENA CLR           ; 20                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 10                          ;
;     plain             ; 182                         ;
; cycloneiii_lcell_comb ; 1025                        ;
;     arith             ; 101                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 63                          ;
;     normal            ; 924                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 362                         ;
;         4 data inputs ; 520                         ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 15.80                       ;
; Average LUT depth     ; 7.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Mar 14 21:10:22 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline_Processor -c Pipeline_Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_processor.v
    Info (12023): Found entity 1: Pipeline_Processor File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/data_mem.v
    Info (12023): Found entity 1: DATA_MEM File: D:/College/EEC180/Labs/Pipeline_processor/hdl/DATA_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/control.v
    Info (12023): Found entity 1: control File: D:/College/EEC180/Labs/Pipeline_processor/hdl/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/alu_control.v
    Info (12023): Found entity 1: ALU_control File: D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/alu.v
    Info (12023): Found entity 1: ALU File: D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/register.v
    Info (12023): Found entity 1: REGISTER File: D:/College/EEC180/Labs/Pipeline_processor/hdl/REGISTER.v Line: 1
Warning (12090): Entity "MUX" obtained from "../hdl/MUX.v" instead of from Quartus Prime megafunction library File: D:/College/EEC180/Labs/Pipeline_processor/hdl/MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/mux.v
    Info (12023): Found entity 1: MUX File: D:/College/EEC180/Labs/Pipeline_processor/hdl/MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/instruction_write_back.v
    Info (12023): Found entity 1: instruction_write_back File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_write_back.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/instruction_mem.v
    Info (12023): Found entity 1: instruction_MEM File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/instruction_fetch.v
    Info (12023): Found entity 1: instruction_fetch File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_fetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/instruction_execution.v
    Info (12023): Found entity 1: instruction_execution File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/instruction_decode.v
    Info (12023): Found entity 1: instruction_decode File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/instruction_data_mem.v
    Info (12023): Found entity 1: instruction_data_mem File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/hdl/imme_generator.v
    Info (12023): Found entity 1: imme_generator File: D:/College/EEC180/Labs/Pipeline_processor/hdl/imme_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/ttb_instruction_write_back.v
    Info (12023): Found entity 1: tb_instruction_write_back File: D:/College/EEC180/Labs/Pipeline_processor/test/ttb_instruction_write_back.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/tb_instruction_data_mem.v
    Info (12023): Found entity 1: tb_instruction_data_mem File: D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_data_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/tb_instruction_execution.v
    Info (12023): Found entity 1: tb_instruction_execution File: D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_execution.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/tb_instruction_decode.v
    Info (12023): Found entity 1: tb_instruction_decode File: D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/tb_instruction_fetch.v
    Info (12023): Found entity 1: tb_instruction_fetch File: D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_fetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/tb_pipeline_processor.v
    Info (12023): Found entity 1: tb_Pipeline_Processor File: D:/College/EEC180/Labs/Pipeline_processor/test/tb_Pipeline_Processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/ip/instruction_mem.v
    Info (12023): Found entity 1: instruction_mem File: D:/College/EEC180/Labs/Pipeline_processor/ip/instruction_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/ip/data_mem.v
    Info (12023): Found entity 1: DATA_mem File: D:/College/EEC180/Labs/Pipeline_processor/ip/DATA_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/test/tb.v
    Info (12023): Found entity 1: tb File: D:/College/EEC180/Labs/Pipeline_processor/test/tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/ip/ins_mem.v
    Info (12023): Found entity 1: ins_mem File: D:/College/EEC180/Labs/Pipeline_processor/ip/ins_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/ip/data_memory.v
    Info (12023): Found entity 1: data_memory File: D:/College/EEC180/Labs/Pipeline_processor/ip/data_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /college/eec180/labs/pipeline_processor/ip/d_mem.v
    Info (12023): Found entity 1: d_mem File: D:/College/EEC180/Labs/Pipeline_processor/ip/d_mem.v Line: 40
Info (12127): Elaborating entity "Pipeline_Processor" for the top level hierarchy
Info (12128): Elaborating entity "instruction_fetch" for hierarchy "instruction_fetch:fetch" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 139
Info (12128): Elaborating entity "ins_mem" for hierarchy "instruction_fetch:fetch|ins_mem:i_MEM" File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_fetch.v Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component" File: D:/College/EEC180/Labs/Pipeline_processor/ip/ins_mem.v Line: 86
Info (12130): Elaborated megafunction instantiation "instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component" File: D:/College/EEC180/Labs/Pipeline_processor/ip/ins_mem.v Line: 86
Info (12133): Instantiated megafunction "instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component" with the following parameter: File: D:/College/EEC180/Labs/Pipeline_processor/ip/ins_mem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "D:/College/EEC180/Labs/Pipeline_processor/ip/instruction_mem.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INS"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5jo1.tdf
    Info (12023): Found entity 1: altsyncram_5jo1 File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_5jo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5jo1" for hierarchy "instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6te2.tdf
    Info (12023): Found entity 1: altsyncram_6te2 File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_6te2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6te2" for hierarchy "instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|altsyncram_6te2:altsyncram1" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_5jo1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_5jo1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_5jo1.tdf Line: 38
Info (12133): Instantiated megafunction "instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_5jo1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1229869824"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "instruction_fetch:fetch|ins_mem:i_MEM|altsyncram:altsyncram_component|altsyncram_5jo1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "instruction_decode" for hierarchy "instruction_decode:decode" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 152
Info (12128): Elaborating entity "control" for hierarchy "instruction_decode:decode|control:ctrl" File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v Line: 41
Info (12128): Elaborating entity "imme_generator" for hierarchy "instruction_decode:decode|imme_generator:imme_gene" File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v Line: 48
Info (12128): Elaborating entity "instruction_execution" for hierarchy "instruction_execution:execution" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 166
Info (12128): Elaborating entity "ALU_control" for hierarchy "instruction_execution:execution|ALU_control:ALU_ctrl" File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v Line: 57
Info (12128): Elaborating entity "ALU" for hierarchy "instruction_execution:execution|ALU:alu_PC" File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_execution.v Line: 66
Warning (10764): Verilog HDL warning at ALU.v(19): converting signed shift amount to unsigned File: D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v Line: 19
Warning (10764): Verilog HDL warning at ALU.v(20): converting signed shift amount to unsigned File: D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v Line: 20
Info (12128): Elaborating entity "instruction_data_mem" for hierarchy "instruction_data_mem:data_mem" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at instruction_data_mem.v(19): object "ADDRESS" assigned a value but never read File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v Line: 19
Info (12128): Elaborating entity "d_mem" for hierarchy "instruction_data_mem:data_mem|d_mem:d_MEM" File: D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v Line: 29
Info (12128): Elaborating entity "altsyncram" for hierarchy "instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component" File: D:/College/EEC180/Labs/Pipeline_processor/ip/d_mem.v Line: 86
Info (12130): Elaborated megafunction instantiation "instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component" File: D:/College/EEC180/Labs/Pipeline_processor/ip/d_mem.v Line: 86
Info (12133): Instantiated megafunction "instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component" with the following parameter: File: D:/College/EEC180/Labs/Pipeline_processor/ip/d_mem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DATA_mem.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4pj1.tdf
    Info (12023): Found entity 1: altsyncram_4pj1 File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_4pj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4pj1" for hierarchy "instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l0a2.tdf
    Info (12023): Found entity 1: altsyncram_l0a2 File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_l0a2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l0a2" for hierarchy "instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|altsyncram_l0a2:altsyncram1" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_4pj1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_4pj1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_4pj1.tdf Line: 38
Info (12133): Instantiated megafunction "instruction_data_mem:data_mem|d_mem:d_MEM|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_4pj1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "instruction_write_back" for hierarchy "instruction_write_back:write_back" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 191
Info (12128): Elaborating entity "REGISTER" for hierarchy "REGISTER:regis" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 203
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.14.21:10:29 Progress: Loading sld9b35f49c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "REGISTER:regis|REGISTER_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter INIT_FILE set to Register.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "REGISTER:regis|REGISTER_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter INIT_FILE set to Register.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "instruction_execution:execution|ALU:alu_exe|Mult0" File: D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v Line: 18
Info (12130): Elaborated megafunction instantiation "REGISTER:regis|altsyncram:REGISTER_rtl_0"
Info (12133): Instantiated megafunction "REGISTER:regis|altsyncram:REGISTER_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info (12134): Parameter "INIT_FILE" = "Register.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_afg1.tdf
    Info (12023): Found entity 1: altsyncram_afg1 File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/altsyncram_afg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0" File: D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v Line: 18
Info (12133): Instantiated megafunction "instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0" with the following parameter: File: D:/College/EEC180/Labs/Pipeline_processor/hdl/ALU.v Line: 18
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/mult_qgs.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "instruction_execution:execution|ALU:alu_exe|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/db/mult_qgs.tdf Line: 91
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK1_50" File: D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.v Line: 10
Info (21057): Implemented 1521 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1378 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 5008 megabytes
    Info: Processing ended: Thu Mar 14 21:10:38 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/College/EEC180/Labs/Pipeline_processor/synthesis/Pipeline_Processor.map.smsg.


