Evaluating area and performance of hybrid FPGAs with nanoscale clusters and CMOS routing