SETPROJECT e:/hingkei/152bs04/project1/4bitalu
SET OverwriteFiles=true
SET SimulationOutputProducts = Verilog VHDL
