
UP_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011d2c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e0  08011ec0  08011ec0  00021ec0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080128a0  080128a0  000301e4  2**0
                  CONTENTS
  4 .ARM          00000008  080128a0  080128a0  000228a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080128a8  080128a8  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080128a8  080128a8  000228a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080128ac  080128ac  000228ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080128b0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301e4  2**0
                  CONTENTS
 10 .bss          00005d54  200001e4  200001e4  000301e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005f38  20005f38  000301e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001be19  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000045f4  00000000  00000000  0004c02d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001840  00000000  00000000  00050628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001668  00000000  00000000  00051e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000262f8  00000000  00000000  000534d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f446  00000000  00000000  000797c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1f54  00000000  00000000  00098c0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016ab62  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000080bc  00000000  00000000  0016abb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011ea4 	.word	0x08011ea4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08011ea4 	.word	0x08011ea4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08e      	sub	sp, #56	; 0x38
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN1_Init 0 */
  HAL_StatusTypeDef 		HAL_Status;
  CAN_FilterTypeDef 		CAN1_Filter; //CAN1?????????
  uint32_t StdId = 0x01;
 8000ffe:	2301      	movs	r3, #1
 8001000:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t ExtId = 0x00;
 8001002:	2300      	movs	r3, #0
 8001004:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t DLC = 8;
 8001006:	2308      	movs	r3, #8
 8001008:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800100a:	4b39      	ldr	r3, [pc, #228]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800100c:	4a39      	ldr	r2, [pc, #228]	; (80010f4 <MX_CAN1_Init+0xfc>)
 800100e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8001010:	4b37      	ldr	r3, [pc, #220]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001012:	2202      	movs	r2, #2
 8001014:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001016:	4b36      	ldr	r3, [pc, #216]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001018:	2200      	movs	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800101c:	4b34      	ldr	r3, [pc, #208]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800101e:	2200      	movs	r2, #0
 8001020:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_9TQ;
 8001022:	4b33      	ldr	r3, [pc, #204]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001024:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001028:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_8TQ;
 800102a:	4b31      	ldr	r3, [pc, #196]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800102c:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 8001030:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001032:	4b2f      	ldr	r3, [pc, #188]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001034:	2200      	movs	r2, #0
 8001036:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001038:	4b2d      	ldr	r3, [pc, #180]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800103a:	2200      	movs	r2, #0
 800103c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800103e:	4b2c      	ldr	r3, [pc, #176]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001040:	2200      	movs	r2, #0
 8001042:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001044:	4b2a      	ldr	r3, [pc, #168]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001046:	2200      	movs	r2, #0
 8001048:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800104a:	4b29      	ldr	r3, [pc, #164]	; (80010f0 <MX_CAN1_Init+0xf8>)
 800104c:	2200      	movs	r2, #0
 800104e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001050:	4b27      	ldr	r3, [pc, #156]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001052:	2200      	movs	r2, #0
 8001054:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001056:	4826      	ldr	r0, [pc, #152]	; (80010f0 <MX_CAN1_Init+0xf8>)
 8001058:	f004 fcc8 	bl	80059ec <HAL_CAN_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_CAN1_Init+0x6e>
  {
    Error_Handler();
 8001062:	f001 f87b 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  //Tx_Init
  CAN1_TX.StdId  			 			 = 	StdId;   		 //11?????????     ?????????
 8001066:	4a24      	ldr	r2, [pc, #144]	; (80010f8 <MX_CAN1_Init+0x100>)
 8001068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800106a:	6013      	str	r3, [r2, #0]
  CAN1_TX.ExtId    					  	 = 	ExtId;   		 //29?????????     ?????????
 800106c:	4a22      	ldr	r2, [pc, #136]	; (80010f8 <MX_CAN1_Init+0x100>)
 800106e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001070:	6053      	str	r3, [r2, #4]
  CAN1_TX.IDE      						 = 	CAN_ID_STD;  	//1?????????        0:????????? 1:?????????
 8001072:	4b21      	ldr	r3, [pc, #132]	; (80010f8 <MX_CAN1_Init+0x100>)
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  CAN1_TX.RTR      			  			 = 	CAN_RTR_DATA; 	 //1?????????   0:????????? 1:?????????
 8001078:	4b1f      	ldr	r3, [pc, #124]	; (80010f8 <MX_CAN1_Init+0x100>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
  CAN1_TX.DLC      				  		 = 	DLC;     	 	//4?????????   ??????????
 800107e:	4a1e      	ldr	r2, [pc, #120]	; (80010f8 <MX_CAN1_Init+0x100>)
 8001080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001082:	6113      	str	r3, [r2, #16]
  CAN1_TX.TransmitGlobalTime    		 =  ENABLE;
 8001084:	4b1c      	ldr	r3, [pc, #112]	; (80010f8 <MX_CAN1_Init+0x100>)
 8001086:	2201      	movs	r2, #1
 8001088:	751a      	strb	r2, [r3, #20]

  //Filter_Init
  CAN1_Filter.FilterIdHigh               = 	0;
 800108a:	2300      	movs	r3, #0
 800108c:	603b      	str	r3, [r7, #0]
  CAN1_Filter.FilterIdLow                = 	0;
 800108e:	2300      	movs	r3, #0
 8001090:	607b      	str	r3, [r7, #4]
  CAN1_Filter.FilterMaskIdHigh        	 =  0;
 8001092:	2300      	movs	r3, #0
 8001094:	60bb      	str	r3, [r7, #8]
  CAN1_Filter.FilterMaskIdLow            =  0;
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
  CAN1_Filter.FilterFIFOAssignment		 = 	CAN_FILTER_FIFO0;
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
  CAN1_Filter.FilterBank                 =	0;
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]
  CAN1_Filter.FilterMode                 =	CAN_FILTERMODE_IDMASK;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  CAN1_Filter.FilterScale                = 	CAN_FILTERSCALE_32BIT;
 80010a6:	2301      	movs	r3, #1
 80010a8:	61fb      	str	r3, [r7, #28]
  CAN1_Filter.FilterActivation         	 =	ENABLE;
 80010aa:	2301      	movs	r3, #1
 80010ac:	623b      	str	r3, [r7, #32]
  CAN1_Filter.SlaveStartFilterBank 		 =	0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan1,&CAN1_Filter);
 80010b2:	463b      	mov	r3, r7
 80010b4:	4619      	mov	r1, r3
 80010b6:	480e      	ldr	r0, [pc, #56]	; (80010f0 <MX_CAN1_Init+0xf8>)
 80010b8:	f004 fd94 	bl	8005be4 <HAL_CAN_ConfigFilter>
  HAL_Status = HAL_CAN_Start(&hcan1);
 80010bc:	480c      	ldr	r0, [pc, #48]	; (80010f0 <MX_CAN1_Init+0xf8>)
 80010be:	f004 fe71 	bl	8005da4 <HAL_CAN_Start>
 80010c2:	4603      	mov	r3, r0
 80010c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if(HAL_Status != HAL_OK){
 80010c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d003      	beq.n	80010d8 <MX_CAN1_Init+0xe0>
	  DmaPrintf("\n\rCAN1 start Failed!\n\r");
 80010d0:	480a      	ldr	r0, [pc, #40]	; (80010fc <MX_CAN1_Init+0x104>)
 80010d2:	f000 ff79 	bl	8001fc8 <DmaPrintf>
 80010d6:	e002      	b.n	80010de <MX_CAN1_Init+0xe6>
  }
  else	DmaPrintf("\nCAN1 Start Success!!\n");
 80010d8:	4809      	ldr	r0, [pc, #36]	; (8001100 <MX_CAN1_Init+0x108>)
 80010da:	f000 ff75 	bl	8001fc8 <DmaPrintf>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80010de:	2102      	movs	r1, #2
 80010e0:	4803      	ldr	r0, [pc, #12]	; (80010f0 <MX_CAN1_Init+0xf8>)
 80010e2:	f005 f890 	bl	8006206 <HAL_CAN_ActivateNotification>
  /* USER CODE END CAN1_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	3738      	adds	r7, #56	; 0x38
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000278 	.word	0x20000278
 80010f4:	40006400 	.word	0x40006400
 80010f8:	20000200 	.word	0x20000200
 80010fc:	08011ec0 	.word	0x08011ec0
 8001100:	08011ed8 	.word	0x08011ed8

08001104 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08e      	sub	sp, #56	; 0x38
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN2_Init 0 */
	HAL_StatusTypeDef 		HAL_Status;
	CAN_FilterTypeDef 		CAN2_Filter; //CAN2????????
	uint32_t StdId = 0x03;
 800110a:	2303      	movs	r3, #3
 800110c:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t ExtId = 0x00;
 800110e:	2300      	movs	r3, #0
 8001110:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DLC = 8;
 8001112:	2308      	movs	r3, #8
 8001114:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001116:	4b39      	ldr	r3, [pc, #228]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001118:	4a39      	ldr	r2, [pc, #228]	; (8001200 <MX_CAN2_Init+0xfc>)
 800111a:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;
 800111c:	4b37      	ldr	r3, [pc, #220]	; (80011fc <MX_CAN2_Init+0xf8>)
 800111e:	2202      	movs	r2, #2
 8001120:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001122:	4b36      	ldr	r3, [pc, #216]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001128:	4b34      	ldr	r3, [pc, #208]	; (80011fc <MX_CAN2_Init+0xf8>)
 800112a:	2200      	movs	r2, #0
 800112c:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_9TQ;
 800112e:	4b33      	ldr	r3, [pc, #204]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001130:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001134:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_8TQ;
 8001136:	4b31      	ldr	r3, [pc, #196]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001138:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800113c:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800113e:	4b2f      	ldr	r3, [pc, #188]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001140:	2200      	movs	r2, #0
 8001142:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001144:	4b2d      	ldr	r3, [pc, #180]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001146:	2200      	movs	r2, #0
 8001148:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800114a:	4b2c      	ldr	r3, [pc, #176]	; (80011fc <MX_CAN2_Init+0xf8>)
 800114c:	2200      	movs	r2, #0
 800114e:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001150:	4b2a      	ldr	r3, [pc, #168]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001152:	2200      	movs	r2, #0
 8001154:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001156:	4b29      	ldr	r3, [pc, #164]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001158:	2200      	movs	r2, #0
 800115a:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 800115c:	4b27      	ldr	r3, [pc, #156]	; (80011fc <MX_CAN2_Init+0xf8>)
 800115e:	2200      	movs	r2, #0
 8001160:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001162:	4826      	ldr	r0, [pc, #152]	; (80011fc <MX_CAN2_Init+0xf8>)
 8001164:	f004 fc42 	bl	80059ec <HAL_CAN_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_CAN2_Init+0x6e>
  {
    Error_Handler();
 800116e:	f000 fff5 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  //Tx_Init
  CAN2_TX.StdId  			 			 = 	StdId;   		 //11?????????     ?????????
 8001172:	4a24      	ldr	r2, [pc, #144]	; (8001204 <MX_CAN2_Init+0x100>)
 8001174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001176:	6013      	str	r3, [r2, #0]
  CAN2_TX.ExtId    					  	 = 	ExtId;   		 //29?????????     ?????????
 8001178:	4a22      	ldr	r2, [pc, #136]	; (8001204 <MX_CAN2_Init+0x100>)
 800117a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800117c:	6053      	str	r3, [r2, #4]
  CAN2_TX.IDE      						 = 	CAN_ID_STD;  	//1?????????        0:????????? 1:?????????
 800117e:	4b21      	ldr	r3, [pc, #132]	; (8001204 <MX_CAN2_Init+0x100>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
  CAN2_TX.RTR      			  			 = 	CAN_RTR_DATA; 	 //1?????????   0:????????? 1:?????????
 8001184:	4b1f      	ldr	r3, [pc, #124]	; (8001204 <MX_CAN2_Init+0x100>)
 8001186:	2200      	movs	r2, #0
 8001188:	60da      	str	r2, [r3, #12]
  CAN2_TX.DLC      				  		 = 	DLC;     	 	//4?????????   ??????????
 800118a:	4a1e      	ldr	r2, [pc, #120]	; (8001204 <MX_CAN2_Init+0x100>)
 800118c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800118e:	6113      	str	r3, [r2, #16]
  CAN2_TX.TransmitGlobalTime    		 =  ENABLE;
 8001190:	4b1c      	ldr	r3, [pc, #112]	; (8001204 <MX_CAN2_Init+0x100>)
 8001192:	2201      	movs	r2, #1
 8001194:	751a      	strb	r2, [r3, #20]

  //Filter_Init
  CAN2_Filter.FilterIdHigh               = 	0;
 8001196:	2300      	movs	r3, #0
 8001198:	603b      	str	r3, [r7, #0]
  CAN2_Filter.FilterIdLow                = 	0;
 800119a:	2300      	movs	r3, #0
 800119c:	607b      	str	r3, [r7, #4]
  CAN2_Filter.FilterMaskIdHigh        	 =  0;
 800119e:	2300      	movs	r3, #0
 80011a0:	60bb      	str	r3, [r7, #8]
  CAN2_Filter.FilterMaskIdLow            =  0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	60fb      	str	r3, [r7, #12]
  CAN2_Filter.FilterFIFOAssignment		 = 	CAN_FILTER_FIFO0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
  CAN2_Filter.FilterBank                 =	0;
 80011aa:	2300      	movs	r3, #0
 80011ac:	617b      	str	r3, [r7, #20]
  CAN2_Filter.FilterMode                 =	CAN_FILTERMODE_IDMASK;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61bb      	str	r3, [r7, #24]
  CAN2_Filter.FilterScale                = 	CAN_FILTERSCALE_32BIT;
 80011b2:	2301      	movs	r3, #1
 80011b4:	61fb      	str	r3, [r7, #28]
  CAN2_Filter.FilterActivation         	 =	ENABLE;
 80011b6:	2301      	movs	r3, #1
 80011b8:	623b      	str	r3, [r7, #32]
  CAN2_Filter.SlaveStartFilterBank 		 =	0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan2,&CAN2_Filter);
 80011be:	463b      	mov	r3, r7
 80011c0:	4619      	mov	r1, r3
 80011c2:	480e      	ldr	r0, [pc, #56]	; (80011fc <MX_CAN2_Init+0xf8>)
 80011c4:	f004 fd0e 	bl	8005be4 <HAL_CAN_ConfigFilter>
  HAL_Status = HAL_CAN_Start(&hcan2);
 80011c8:	480c      	ldr	r0, [pc, #48]	; (80011fc <MX_CAN2_Init+0xf8>)
 80011ca:	f004 fdeb 	bl	8005da4 <HAL_CAN_Start>
 80011ce:	4603      	mov	r3, r0
 80011d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if(HAL_Status != HAL_OK){
 80011d4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d003      	beq.n	80011e4 <MX_CAN2_Init+0xe0>
	  DmaPrintf("\n\rCAN2 start Failed!\n\r");
 80011dc:	480a      	ldr	r0, [pc, #40]	; (8001208 <MX_CAN2_Init+0x104>)
 80011de:	f000 fef3 	bl	8001fc8 <DmaPrintf>
 80011e2:	e002      	b.n	80011ea <MX_CAN2_Init+0xe6>
  }
  else	DmaPrintf("\nCAN2 Start Success!!");
 80011e4:	4809      	ldr	r0, [pc, #36]	; (800120c <MX_CAN2_Init+0x108>)
 80011e6:	f000 feef 	bl	8001fc8 <DmaPrintf>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 80011ea:	2102      	movs	r1, #2
 80011ec:	4803      	ldr	r0, [pc, #12]	; (80011fc <MX_CAN2_Init+0xf8>)
 80011ee:	f005 f80a 	bl	8006206 <HAL_CAN_ActivateNotification>
  /* USER CODE END CAN2_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	3738      	adds	r7, #56	; 0x38
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200002a0 	.word	0x200002a0
 8001200:	40006800 	.word	0x40006800
 8001204:	20000234 	.word	0x20000234
 8001208:	08011ef0 	.word	0x08011ef0
 800120c:	08011f08 	.word	0x08011f08

08001210 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08c      	sub	sp, #48	; 0x30
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	f107 031c 	add.w	r3, r7, #28
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a52      	ldr	r2, [pc, #328]	; (8001378 <HAL_CAN_MspInit+0x168>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d146      	bne.n	80012c0 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001232:	4b52      	ldr	r3, [pc, #328]	; (800137c <HAL_CAN_MspInit+0x16c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	3301      	adds	r3, #1
 8001238:	4a50      	ldr	r2, [pc, #320]	; (800137c <HAL_CAN_MspInit+0x16c>)
 800123a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800123c:	4b4f      	ldr	r3, [pc, #316]	; (800137c <HAL_CAN_MspInit+0x16c>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2b01      	cmp	r3, #1
 8001242:	d10d      	bne.n	8001260 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001244:	2300      	movs	r3, #0
 8001246:	61bb      	str	r3, [r7, #24]
 8001248:	4b4d      	ldr	r3, [pc, #308]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800124a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124c:	4a4c      	ldr	r2, [pc, #304]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800124e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001252:	6413      	str	r3, [r2, #64]	; 0x40
 8001254:	4b4a      	ldr	r3, [pc, #296]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800125c:	61bb      	str	r3, [r7, #24]
 800125e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
 8001264:	4b46      	ldr	r3, [pc, #280]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001268:	4a45      	ldr	r2, [pc, #276]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800126a:	f043 0302 	orr.w	r3, r3, #2
 800126e:	6313      	str	r3, [r2, #48]	; 0x30
 8001270:	4b43      	ldr	r3, [pc, #268]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001274:	f003 0302 	and.w	r3, r3, #2
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800127c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001282:	2302      	movs	r3, #2
 8001284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	2300      	movs	r3, #0
 8001288:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800128a:	2303      	movs	r3, #3
 800128c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800128e:	2309      	movs	r3, #9
 8001290:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001292:	f107 031c 	add.w	r3, r7, #28
 8001296:	4619      	mov	r1, r3
 8001298:	483a      	ldr	r0, [pc, #232]	; (8001384 <HAL_CAN_MspInit+0x174>)
 800129a:	f005 feed 	bl	8007078 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800129e:	2200      	movs	r2, #0
 80012a0:	2105      	movs	r1, #5
 80012a2:	2014      	movs	r0, #20
 80012a4:	f005 fabc 	bl	8006820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80012a8:	2014      	movs	r0, #20
 80012aa:	f005 fad5 	bl	8006858 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2105      	movs	r1, #5
 80012b2:	2015      	movs	r0, #21
 80012b4:	f005 fab4 	bl	8006820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80012b8:	2015      	movs	r0, #21
 80012ba:	f005 facd 	bl	8006858 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 80012be:	e057      	b.n	8001370 <HAL_CAN_MspInit+0x160>
  else if(canHandle->Instance==CAN2)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a30      	ldr	r2, [pc, #192]	; (8001388 <HAL_CAN_MspInit+0x178>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d152      	bne.n	8001370 <HAL_CAN_MspInit+0x160>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	613b      	str	r3, [r7, #16]
 80012ce:	4b2c      	ldr	r3, [pc, #176]	; (8001380 <HAL_CAN_MspInit+0x170>)
 80012d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d2:	4a2b      	ldr	r2, [pc, #172]	; (8001380 <HAL_CAN_MspInit+0x170>)
 80012d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80012d8:	6413      	str	r3, [r2, #64]	; 0x40
 80012da:	4b29      	ldr	r3, [pc, #164]	; (8001380 <HAL_CAN_MspInit+0x170>)
 80012dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80012e6:	4b25      	ldr	r3, [pc, #148]	; (800137c <HAL_CAN_MspInit+0x16c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	3301      	adds	r3, #1
 80012ec:	4a23      	ldr	r2, [pc, #140]	; (800137c <HAL_CAN_MspInit+0x16c>)
 80012ee:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80012f0:	4b22      	ldr	r3, [pc, #136]	; (800137c <HAL_CAN_MspInit+0x16c>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d10d      	bne.n	8001314 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	4b20      	ldr	r3, [pc, #128]	; (8001380 <HAL_CAN_MspInit+0x170>)
 80012fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001300:	4a1f      	ldr	r2, [pc, #124]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001302:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001306:	6413      	str	r3, [r2, #64]	; 0x40
 8001308:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800130a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001314:	2300      	movs	r3, #0
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	4b19      	ldr	r3, [pc, #100]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800131a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131c:	4a18      	ldr	r2, [pc, #96]	; (8001380 <HAL_CAN_MspInit+0x170>)
 800131e:	f043 0302 	orr.w	r3, r3, #2
 8001322:	6313      	str	r3, [r2, #48]	; 0x30
 8001324:	4b16      	ldr	r3, [pc, #88]	; (8001380 <HAL_CAN_MspInit+0x170>)
 8001326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	60bb      	str	r3, [r7, #8]
 800132e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001330:	2360      	movs	r3, #96	; 0x60
 8001332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001334:	2302      	movs	r3, #2
 8001336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133c:	2303      	movs	r3, #3
 800133e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001340:	2309      	movs	r3, #9
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001344:	f107 031c 	add.w	r3, r7, #28
 8001348:	4619      	mov	r1, r3
 800134a:	480e      	ldr	r0, [pc, #56]	; (8001384 <HAL_CAN_MspInit+0x174>)
 800134c:	f005 fe94 	bl	8007078 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 8001350:	2200      	movs	r2, #0
 8001352:	2105      	movs	r1, #5
 8001354:	2040      	movs	r0, #64	; 0x40
 8001356:	f005 fa63 	bl	8006820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800135a:	2040      	movs	r0, #64	; 0x40
 800135c:	f005 fa7c 	bl	8006858 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 5, 0);
 8001360:	2200      	movs	r2, #0
 8001362:	2105      	movs	r1, #5
 8001364:	2041      	movs	r0, #65	; 0x41
 8001366:	f005 fa5b 	bl	8006820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 800136a:	2041      	movs	r0, #65	; 0x41
 800136c:	f005 fa74 	bl	8006858 <HAL_NVIC_EnableIRQ>
}
 8001370:	bf00      	nop
 8001372:	3730      	adds	r7, #48	; 0x30
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40006400 	.word	0x40006400
 800137c:	200002c8 	.word	0x200002c8
 8001380:	40023800 	.word	0x40023800
 8001384:	40020400 	.word	0x40020400
 8001388:	40006800 	.word	0x40006800

0800138c <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 1 */

//CAN
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
	if(hcan == &hcan1)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d111      	bne.n	80013c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
	{
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN1_RX, CAN1_Rx_data);
 800139c:	4b1b      	ldr	r3, [pc, #108]	; (800140c <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 800139e:	4a1c      	ldr	r2, [pc, #112]	; (8001410 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 80013a0:	2100      	movs	r1, #0
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f004 fe1d 	bl	8005fe2 <HAL_CAN_GetRxMessage>
		CAN_FLAG = 1;
 80013a8:	4b1a      	ldr	r3, [pc, #104]	; (8001414 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	701a      	strb	r2, [r3, #0]
//		printf("\nCAN_RX:");
//		for(int i=0; i<6; i++){
//			printf(" %x ", CAN1_Rx_data[i]);
//		}
		motor_setdata(CAN1_Rx_data);
 80013ae:	4817      	ldr	r0, [pc, #92]	; (800140c <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80013b0:	f002 fb34 	bl	8003a1c <motor_setdata>
		{
//			case 1: motor1 = unpack_RX(CAN1_Rx_data); break;
//			case 2: motor2 = unpack_RX(CAN1_Rx_data); break;
			default:
			{
				break;
 80013b4:	bf00      	nop
			}
		}

		HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80013b6:	2102      	movs	r1, #2
 80013b8:	4813      	ldr	r0, [pc, #76]	; (8001408 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80013ba:	f004 ff24 	bl	8006206 <HAL_CAN_ActivateNotification>
				break;
			}
		}
		__HAL_CAN_ENABLE_IT(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
	}
}
 80013be:	e01f      	b.n	8001400 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
	else if(hcan == &hcan2)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a15      	ldr	r2, [pc, #84]	; (8001418 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d11b      	bne.n	8001400 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN2_RX, CAN2_Rx_data);
 80013c8:	4b14      	ldr	r3, [pc, #80]	; (800141c <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 80013ca:	4a15      	ldr	r2, [pc, #84]	; (8001420 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 80013cc:	2100      	movs	r1, #0
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f004 fe07 	bl	8005fe2 <HAL_CAN_GetRxMessage>
		CAN_FLAG = 1;
 80013d4:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	701a      	strb	r2, [r3, #0]
		if(CAN2_RX.StdId == 3)	DmaPrintf("3!!!!!!\n");
 80013da:	4b11      	ldr	r3, [pc, #68]	; (8001420 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2b03      	cmp	r3, #3
 80013e0:	d102      	bne.n	80013e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
 80013e2:	4810      	ldr	r0, [pc, #64]	; (8001424 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>)
 80013e4:	f000 fdf0 	bl	8001fc8 <DmaPrintf>
		motor_setdata(CAN2_Rx_data);
 80013e8:	480c      	ldr	r0, [pc, #48]	; (800141c <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 80013ea:	f002 fb17 	bl	8003a1c <motor_setdata>
				break;
 80013ee:	bf00      	nop
		__HAL_CAN_ENABLE_IT(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 80013f0:	4b09      	ldr	r3, [pc, #36]	; (8001418 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	695a      	ldr	r2, [r3, #20]
 80013f6:	4b08      	ldr	r3, [pc, #32]	; (8001418 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f042 0202 	orr.w	r2, r2, #2
 80013fe:	615a      	str	r2, [r3, #20]
}
 8001400:	bf00      	nop
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000278 	.word	0x20000278
 800140c:	20000268 	.word	0x20000268
 8001410:	20000218 	.word	0x20000218
 8001414:	20000276 	.word	0x20000276
 8001418:	200002a0 	.word	0x200002a0
 800141c:	20000270 	.word	0x20000270
 8001420:	2000024c 	.word	0x2000024c
 8001424:	08011f20 	.word	0x08011f20

08001428 <CAN_TxMeg>:

//CAN??
int CAN_TxMeg( uint8_t ID, uint8_t *pData, uint16_t Len)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	6039      	str	r1, [r7, #0]
 8001432:	71fb      	strb	r3, [r7, #7]
 8001434:	4613      	mov	r3, r2
 8001436:	80bb      	strh	r3, [r7, #4]
	HAL_StatusTypeDef 	HAL_RetVal;
	uint32_t	Tx_MailBox;
	switch(ID)
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	2b04      	cmp	r3, #4
 800143c:	d029      	beq.n	8001492 <CAN_TxMeg+0x6a>
 800143e:	2b04      	cmp	r3, #4
 8001440:	dc39      	bgt.n	80014b6 <CAN_TxMeg+0x8e>
 8001442:	2b02      	cmp	r3, #2
 8001444:	dc02      	bgt.n	800144c <CAN_TxMeg+0x24>
 8001446:	2b00      	cmp	r3, #0
 8001448:	dc03      	bgt.n	8001452 <CAN_TxMeg+0x2a>
 800144a:	e034      	b.n	80014b6 <CAN_TxMeg+0x8e>
 800144c:	2b03      	cmp	r3, #3
 800144e:	d010      	beq.n	8001472 <CAN_TxMeg+0x4a>
 8001450:	e031      	b.n	80014b6 <CAN_TxMeg+0x8e>
	{
		case 1 :
		case 2 :
			CAN1_TX.StdId = ID;
 8001452:	79fb      	ldrb	r3, [r7, #7]
 8001454:	4a1e      	ldr	r2, [pc, #120]	; (80014d0 <CAN_TxMeg+0xa8>)
 8001456:	6013      	str	r3, [r2, #0]
			CAN1_TX.DLC = Len;
 8001458:	88bb      	ldrh	r3, [r7, #4]
 800145a:	4a1d      	ldr	r2, [pc, #116]	; (80014d0 <CAN_TxMeg+0xa8>)
 800145c:	6113      	str	r3, [r2, #16]
			HAL_RetVal = HAL_CAN_AddTxMessage(&hcan1, &CAN1_TX, pData, &Tx_MailBox);
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	683a      	ldr	r2, [r7, #0]
 8001464:	491a      	ldr	r1, [pc, #104]	; (80014d0 <CAN_TxMeg+0xa8>)
 8001466:	481b      	ldr	r0, [pc, #108]	; (80014d4 <CAN_TxMeg+0xac>)
 8001468:	f004 fce0 	bl	8005e2c <HAL_CAN_AddTxMessage>
 800146c:	4603      	mov	r3, r0
 800146e:	73fb      	strb	r3, [r7, #15]
			break;
 8001470:	e021      	b.n	80014b6 <CAN_TxMeg+0x8e>

		case 3 :
			CAN2_TX.StdId = ID;
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	4a18      	ldr	r2, [pc, #96]	; (80014d8 <CAN_TxMeg+0xb0>)
 8001476:	6013      	str	r3, [r2, #0]
			CAN2_TX.DLC = Len;
 8001478:	88bb      	ldrh	r3, [r7, #4]
 800147a:	4a17      	ldr	r2, [pc, #92]	; (80014d8 <CAN_TxMeg+0xb0>)
 800147c:	6113      	str	r3, [r2, #16]
			HAL_RetVal = HAL_CAN_AddTxMessage(&hcan2, &CAN2_TX, pData, &Tx_MailBox);
 800147e:	f107 0308 	add.w	r3, r7, #8
 8001482:	683a      	ldr	r2, [r7, #0]
 8001484:	4914      	ldr	r1, [pc, #80]	; (80014d8 <CAN_TxMeg+0xb0>)
 8001486:	4815      	ldr	r0, [pc, #84]	; (80014dc <CAN_TxMeg+0xb4>)
 8001488:	f004 fcd0 	bl	8005e2c <HAL_CAN_AddTxMessage>
 800148c:	4603      	mov	r3, r0
 800148e:	73fb      	strb	r3, [r7, #15]
			break;
 8001490:	e011      	b.n	80014b6 <CAN_TxMeg+0x8e>
		case 4 :
			CAN2_TX.StdId = 2*ID;
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	461a      	mov	r2, r3
 8001498:	4b0f      	ldr	r3, [pc, #60]	; (80014d8 <CAN_TxMeg+0xb0>)
 800149a:	601a      	str	r2, [r3, #0]
			CAN2_TX.DLC = Len;
 800149c:	88bb      	ldrh	r3, [r7, #4]
 800149e:	4a0e      	ldr	r2, [pc, #56]	; (80014d8 <CAN_TxMeg+0xb0>)
 80014a0:	6113      	str	r3, [r2, #16]
			HAL_RetVal = HAL_CAN_AddTxMessage(&hcan2, &CAN2_TX, pData, &Tx_MailBox);
 80014a2:	f107 0308 	add.w	r3, r7, #8
 80014a6:	683a      	ldr	r2, [r7, #0]
 80014a8:	490b      	ldr	r1, [pc, #44]	; (80014d8 <CAN_TxMeg+0xb0>)
 80014aa:	480c      	ldr	r0, [pc, #48]	; (80014dc <CAN_TxMeg+0xb4>)
 80014ac:	f004 fcbe 	bl	8005e2c <HAL_CAN_AddTxMessage>
 80014b0:	4603      	mov	r3, r0
 80014b2:	73fb      	strb	r3, [r7, #15]
			break;
 80014b4:	bf00      	nop

	}
	if(HAL_OK != HAL_RetVal){
 80014b6:	7bfb      	ldrb	r3, [r7, #15]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d004      	beq.n	80014c6 <CAN_TxMeg+0x9e>
		printf("\n\rCAN TxMeg Failed!!\n\r");
 80014bc:	4808      	ldr	r0, [pc, #32]	; (80014e0 <CAN_TxMeg+0xb8>)
 80014be:	f00a fcef 	bl	800bea0 <iprintf>
		return 0;
 80014c2:	2300      	movs	r3, #0
 80014c4:	e000      	b.n	80014c8 <CAN_TxMeg+0xa0>
	}
	else{
//		printf("\nSend Tx Message Success!!");
		return 1;
 80014c6:	2301      	movs	r3, #1
	}
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3710      	adds	r7, #16
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	20000200 	.word	0x20000200
 80014d4:	20000278 	.word	0x20000278
 80014d8:	20000234 	.word	0x20000234
 80014dc:	200002a0 	.word	0x200002a0
 80014e0:	08011f2c 	.word	0x08011f2c

080014e4 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
void MX_DMA_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	607b      	str	r3, [r7, #4]
 80014ee:	4b28      	ldr	r3, [pc, #160]	; (8001590 <MX_DMA_Init+0xac>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4a27      	ldr	r2, [pc, #156]	; (8001590 <MX_DMA_Init+0xac>)
 80014f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4b25      	ldr	r3, [pc, #148]	; (8001590 <MX_DMA_Init+0xac>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 8001506:	4b23      	ldr	r3, [pc, #140]	; (8001594 <MX_DMA_Init+0xb0>)
 8001508:	4a23      	ldr	r2, [pc, #140]	; (8001598 <MX_DMA_Init+0xb4>)
 800150a:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 800150c:	4b21      	ldr	r3, [pc, #132]	; (8001594 <MX_DMA_Init+0xb0>)
 800150e:	2200      	movs	r2, #0
 8001510:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8001512:	4b20      	ldr	r3, [pc, #128]	; (8001594 <MX_DMA_Init+0xb0>)
 8001514:	2280      	movs	r2, #128	; 0x80
 8001516:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 8001518:	4b1e      	ldr	r3, [pc, #120]	; (8001594 <MX_DMA_Init+0xb0>)
 800151a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800151e:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 8001520:	4b1c      	ldr	r3, [pc, #112]	; (8001594 <MX_DMA_Init+0xb0>)
 8001522:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001526:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001528:	4b1a      	ldr	r3, [pc, #104]	; (8001594 <MX_DMA_Init+0xb0>)
 800152a:	2200      	movs	r2, #0
 800152c:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800152e:	4b19      	ldr	r3, [pc, #100]	; (8001594 <MX_DMA_Init+0xb0>)
 8001530:	2200      	movs	r2, #0
 8001532:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 8001534:	4b17      	ldr	r3, [pc, #92]	; (8001594 <MX_DMA_Init+0xb0>)
 8001536:	2200      	movs	r2, #0
 8001538:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_LOW;
 800153a:	4b16      	ldr	r3, [pc, #88]	; (8001594 <MX_DMA_Init+0xb0>)
 800153c:	2200      	movs	r2, #0
 800153e:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001540:	4b14      	ldr	r3, [pc, #80]	; (8001594 <MX_DMA_Init+0xb0>)
 8001542:	2204      	movs	r2, #4
 8001544:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001546:	4b13      	ldr	r3, [pc, #76]	; (8001594 <MX_DMA_Init+0xb0>)
 8001548:	2203      	movs	r2, #3
 800154a:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 800154c:	4b11      	ldr	r3, [pc, #68]	; (8001594 <MX_DMA_Init+0xb0>)
 800154e:	2200      	movs	r2, #0
 8001550:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001552:	4b10      	ldr	r3, [pc, #64]	; (8001594 <MX_DMA_Init+0xb0>)
 8001554:	2200      	movs	r2, #0
 8001556:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 8001558:	480e      	ldr	r0, [pc, #56]	; (8001594 <MX_DMA_Init+0xb0>)
 800155a:	f005 f98b 	bl	8006874 <HAL_DMA_Init>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_DMA_Init+0x84>
  {
    Error_Handler();
 8001564:	f000 fdfa 	bl	800215c <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001568:	2200      	movs	r2, #0
 800156a:	2105      	movs	r1, #5
 800156c:	203a      	movs	r0, #58	; 0x3a
 800156e:	f005 f957 	bl	8006820 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001572:	203a      	movs	r0, #58	; 0x3a
 8001574:	f005 f970 	bl	8006858 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8001578:	2200      	movs	r2, #0
 800157a:	2105      	movs	r1, #5
 800157c:	2046      	movs	r0, #70	; 0x46
 800157e:	f005 f94f 	bl	8006820 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001582:	2046      	movs	r0, #70	; 0x46
 8001584:	f005 f968 	bl	8006858 <HAL_NVIC_EnableIRQ>

}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40023800 	.word	0x40023800
 8001594:	200002cc 	.word	0x200002cc
 8001598:	40026410 	.word	0x40026410

0800159c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800159c:	b480      	push	{r7}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	4a07      	ldr	r2, [pc, #28]	; (80015c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80015ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	4a06      	ldr	r2, [pc, #24]	; (80015cc <vApplicationGetIdleTaskMemory+0x30>)
 80015b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2280      	movs	r2, #128	; 0x80
 80015b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80015ba:	bf00      	nop
 80015bc:	3714      	adds	r7, #20
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	20000340 	.word	0x20000340
 80015cc:	20000394 	.word	0x20000394

080015d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80015d0:	b5b0      	push	{r4, r5, r7, lr}
 80015d2:	b0a4      	sub	sp, #144	; 0x90
 80015d4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80015d6:	4b30      	ldr	r3, [pc, #192]	; (8001698 <MX_FREERTOS_Init+0xc8>)
 80015d8:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80015dc:	461d      	mov	r5, r3
 80015de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80015ea:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80015ee:	2100      	movs	r1, #0
 80015f0:	4618      	mov	r0, r3
 80015f2:	f008 fb70 	bl	8009cd6 <osThreadCreate>
 80015f6:	4603      	mov	r3, r0
 80015f8:	4a28      	ldr	r2, [pc, #160]	; (800169c <MX_FREERTOS_Init+0xcc>)
 80015fa:	6013      	str	r3, [r2, #0]

  /* definition and creation of LED */
  osThreadDef(LED, LED_Task, osPriorityIdle, 0, 512);
 80015fc:	4b28      	ldr	r3, [pc, #160]	; (80016a0 <MX_FREERTOS_Init+0xd0>)
 80015fe:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001602:	461d      	mov	r5, r3
 8001604:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001606:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001608:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800160c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LEDHandle = osThreadCreate(osThread(LED), NULL);
 8001610:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001614:	2100      	movs	r1, #0
 8001616:	4618      	mov	r0, r3
 8001618:	f008 fb5d 	bl	8009cd6 <osThreadCreate>
 800161c:	4603      	mov	r3, r0
 800161e:	4a21      	ldr	r2, [pc, #132]	; (80016a4 <MX_FREERTOS_Init+0xd4>)
 8001620:	6013      	str	r3, [r2, #0]

  /* definition and creation of CAN */
  osThreadDef(CAN, CAN_Task, osPriorityIdle, 0, 128);
 8001622:	4b21      	ldr	r3, [pc, #132]	; (80016a8 <MX_FREERTOS_Init+0xd8>)
 8001624:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001628:	461d      	mov	r5, r3
 800162a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800162c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800162e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001632:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CANHandle = osThreadCreate(osThread(CAN), NULL);
 8001636:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800163a:	2100      	movs	r1, #0
 800163c:	4618      	mov	r0, r3
 800163e:	f008 fb4a 	bl	8009cd6 <osThreadCreate>
 8001642:	4603      	mov	r3, r0
 8001644:	4a19      	ldr	r2, [pc, #100]	; (80016ac <MX_FREERTOS_Init+0xdc>)
 8001646:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART */
  osThreadDef(UART, UART_Task, osPriorityIdle, 0, 256);
 8001648:	4b19      	ldr	r3, [pc, #100]	; (80016b0 <MX_FREERTOS_Init+0xe0>)
 800164a:	f107 0420 	add.w	r4, r7, #32
 800164e:	461d      	mov	r5, r3
 8001650:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001652:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001654:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001658:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UARTHandle = osThreadCreate(osThread(UART), NULL);
 800165c:	f107 0320 	add.w	r3, r7, #32
 8001660:	2100      	movs	r1, #0
 8001662:	4618      	mov	r0, r3
 8001664:	f008 fb37 	bl	8009cd6 <osThreadCreate>
 8001668:	4603      	mov	r3, r0
 800166a:	4a12      	ldr	r2, [pc, #72]	; (80016b4 <MX_FREERTOS_Init+0xe4>)
 800166c:	6013      	str	r3, [r2, #0]

  /* definition and creation of GAIT */
  osThreadDef(GAIT, GAIT_Task, osPriorityIdle, 0, 128);
 800166e:	4b12      	ldr	r3, [pc, #72]	; (80016b8 <MX_FREERTOS_Init+0xe8>)
 8001670:	1d3c      	adds	r4, r7, #4
 8001672:	461d      	mov	r5, r3
 8001674:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001676:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001678:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800167c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GAITHandle = osThreadCreate(osThread(GAIT), NULL);
 8001680:	1d3b      	adds	r3, r7, #4
 8001682:	2100      	movs	r1, #0
 8001684:	4618      	mov	r0, r3
 8001686:	f008 fb26 	bl	8009cd6 <osThreadCreate>
 800168a:	4603      	mov	r3, r0
 800168c:	4a0b      	ldr	r2, [pc, #44]	; (80016bc <MX_FREERTOS_Init+0xec>)
 800168e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001690:	bf00      	nop
 8001692:	3790      	adds	r7, #144	; 0x90
 8001694:	46bd      	mov	sp, r7
 8001696:	bdb0      	pop	{r4, r5, r7, pc}
 8001698:	08011f68 	.word	0x08011f68
 800169c:	2000032c 	.word	0x2000032c
 80016a0:	08011f84 	.word	0x08011f84
 80016a4:	20000330 	.word	0x20000330
 80016a8:	08011fa0 	.word	0x08011fa0
 80016ac:	20000334 	.word	0x20000334
 80016b0:	08011fbc 	.word	0x08011fbc
 80016b4:	20000338 	.word	0x20000338
 80016b8:	08011fd8 	.word	0x08011fd8
 80016bc:	2000033c 	.word	0x2000033c

080016c0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80016c8:	2001      	movs	r0, #1
 80016ca:	f008 fb50 	bl	8009d6e <osDelay>
 80016ce:	e7fb      	b.n	80016c8 <StartDefaultTask+0x8>

080016d0 <LED_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LED_Task */
void LED_Task(void const * argument)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LED_Task */
	int led = 1;
 80016d8:	2301      	movs	r3, #1
 80016da:	60bb      	str	r3, [r7, #8]
	int led_flag = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  if(led){
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d014      	beq.n	8001710 <LED_Task+0x40>
		led_flag=!led_flag;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	bf0c      	ite	eq
 80016ec:	2301      	moveq	r3, #1
 80016ee:	2300      	movne	r3, #0
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	60fb      	str	r3, [r7, #12]
		LEDRGB_RED(led_flag);
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 fbfd 	bl	8001ef8 <LEDRGB_RED>
		LEDRGB_BLUE(!led_flag);
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2b00      	cmp	r3, #0
 8001702:	bf0c      	ite	eq
 8001704:	2301      	moveq	r3, #1
 8001706:	2300      	movne	r3, #0
 8001708:	b2db      	uxtb	r3, r3
 800170a:	4618      	mov	r0, r3
 800170c:	f000 fc0e 	bl	8001f2c <LEDRGB_BLUE>
	  }
	  change_H();
 8001710:	f004 f80a 	bl	8005728 <change_H>
	  osDelay(200);
 8001714:	20c8      	movs	r0, #200	; 0xc8
 8001716:	f008 fb2a 	bl	8009d6e <osDelay>
	  if(led){
 800171a:	e7e1      	b.n	80016e0 <LED_Task+0x10>

0800171c <CAN_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CAN_Task */
void CAN_Task(void const * argument)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CAN_Task */

  /* Infinite loop */
  for(;;)
  {
	  motor_control();
 8001724:	f002 f9ae 	bl	8003a84 <motor_control>
	  osDelay(1);
 8001728:	2001      	movs	r0, #1
 800172a:	f008 fb20 	bl	8009d6e <osDelay>
	  motor_control();
 800172e:	e7f9      	b.n	8001724 <CAN_Task+0x8>

08001730 <UART_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_Task */
void UART_Task(void const * argument)
{
 8001730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001734:	b093      	sub	sp, #76	; 0x4c
 8001736:	af08      	add	r7, sp, #32
 8001738:	60f8      	str	r0, [r7, #12]
  /* USER CODE BEGIN UART_Task */
	int CL_flag = 0;
 800173a:	2300      	movs	r3, #0
 800173c:	627b      	str	r3, [r7, #36]	; 0x24
	int CR_flag = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	623b      	str	r3, [r7, #32]
  /* Infinite loop */
  for(;;)
  {
	  if(CAN_FLAG){
 8001742:	4bb9      	ldr	r3, [pc, #740]	; (8001a28 <UART_Task+0x2f8>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	2b00      	cmp	r3, #0
 8001748:	f000 80c4 	beq.w	80018d4 <UART_Task+0x1a4>
		  DmaPrintf("%d %d %d %.3f %.3f %.3f %.3f\t",Leg_left.count,Leg_left.stand_flag,motor[1].ID,motor[1].p_des,motor[1].position,motor[1].velocity,motor[1].current);
 800174c:	4bb7      	ldr	r3, [pc, #732]	; (8001a2c <UART_Task+0x2fc>)
 800174e:	68de      	ldr	r6, [r3, #12]
 8001750:	4bb6      	ldr	r3, [pc, #728]	; (8001a2c <UART_Task+0x2fc>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	4bb6      	ldr	r3, [pc, #728]	; (8001a30 <UART_Task+0x300>)
 8001758:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800175a:	6079      	str	r1, [r7, #4]
 800175c:	4bb4      	ldr	r3, [pc, #720]	; (8001a30 <UART_Task+0x300>)
 800175e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe fef1 	bl	8000548 <__aeabi_f2d>
 8001766:	4604      	mov	r4, r0
 8001768:	460d      	mov	r5, r1
 800176a:	4bb1      	ldr	r3, [pc, #708]	; (8001a30 <UART_Task+0x300>)
 800176c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe feea 	bl	8000548 <__aeabi_f2d>
 8001774:	4680      	mov	r8, r0
 8001776:	4689      	mov	r9, r1
 8001778:	4bad      	ldr	r3, [pc, #692]	; (8001a30 <UART_Task+0x300>)
 800177a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe fee3 	bl	8000548 <__aeabi_f2d>
 8001782:	4682      	mov	sl, r0
 8001784:	468b      	mov	fp, r1
 8001786:	4baa      	ldr	r3, [pc, #680]	; (8001a30 <UART_Task+0x300>)
 8001788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800178a:	4618      	mov	r0, r3
 800178c:	f7fe fedc 	bl	8000548 <__aeabi_f2d>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001798:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800179c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80017a0:	e9cd 4500 	strd	r4, r5, [sp]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	68ba      	ldr	r2, [r7, #8]
 80017a8:	4631      	mov	r1, r6
 80017aa:	48a2      	ldr	r0, [pc, #648]	; (8001a34 <UART_Task+0x304>)
 80017ac:	f000 fc0c 	bl	8001fc8 <DmaPrintf>
		  HAL_Delay(3);
 80017b0:	2003      	movs	r0, #3
 80017b2:	f004 f8f7 	bl	80059a4 <HAL_Delay>
		  DmaPrintf("%d %.3f %.3f %.3f %.3f\t",motor[2].ID,motor[2].p_des,motor[2].position,motor[2].velocity,motor[2].current);
 80017b6:	4b9e      	ldr	r3, [pc, #632]	; (8001a30 <UART_Task+0x300>)
 80017b8:	6d1e      	ldr	r6, [r3, #80]	; 0x50
 80017ba:	4b9d      	ldr	r3, [pc, #628]	; (8001a30 <UART_Task+0x300>)
 80017bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017be:	4618      	mov	r0, r3
 80017c0:	f7fe fec2 	bl	8000548 <__aeabi_f2d>
 80017c4:	4682      	mov	sl, r0
 80017c6:	468b      	mov	fp, r1
 80017c8:	4b99      	ldr	r3, [pc, #612]	; (8001a30 <UART_Task+0x300>)
 80017ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7fe febb 	bl	8000548 <__aeabi_f2d>
 80017d2:	4604      	mov	r4, r0
 80017d4:	460d      	mov	r5, r1
 80017d6:	4b96      	ldr	r3, [pc, #600]	; (8001a30 <UART_Task+0x300>)
 80017d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017da:	4618      	mov	r0, r3
 80017dc:	f7fe feb4 	bl	8000548 <__aeabi_f2d>
 80017e0:	4680      	mov	r8, r0
 80017e2:	4689      	mov	r9, r1
 80017e4:	4b92      	ldr	r3, [pc, #584]	; (8001a30 <UART_Task+0x300>)
 80017e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe fead 	bl	8000548 <__aeabi_f2d>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80017f6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80017fa:	e9cd 4500 	strd	r4, r5, [sp]
 80017fe:	4652      	mov	r2, sl
 8001800:	465b      	mov	r3, fp
 8001802:	4631      	mov	r1, r6
 8001804:	488c      	ldr	r0, [pc, #560]	; (8001a38 <UART_Task+0x308>)
 8001806:	f000 fbdf 	bl	8001fc8 <DmaPrintf>
		  HAL_Delay(3);
 800180a:	2003      	movs	r0, #3
 800180c:	f004 f8ca 	bl	80059a4 <HAL_Delay>
		  DmaPrintf("%d %.3f %.3f %.3f %.3f\t",motor[3].ID,motor[3].p_des,motor[3].position,motor[3].velocity,motor[3].current);
 8001810:	4b87      	ldr	r3, [pc, #540]	; (8001a30 <UART_Task+0x300>)
 8001812:	6f9e      	ldr	r6, [r3, #120]	; 0x78
 8001814:	4b86      	ldr	r3, [pc, #536]	; (8001a30 <UART_Task+0x300>)
 8001816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800181a:	4618      	mov	r0, r3
 800181c:	f7fe fe94 	bl	8000548 <__aeabi_f2d>
 8001820:	4682      	mov	sl, r0
 8001822:	468b      	mov	fp, r1
 8001824:	4b82      	ldr	r3, [pc, #520]	; (8001a30 <UART_Task+0x300>)
 8001826:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001828:	4618      	mov	r0, r3
 800182a:	f7fe fe8d 	bl	8000548 <__aeabi_f2d>
 800182e:	4604      	mov	r4, r0
 8001830:	460d      	mov	r5, r1
 8001832:	4b7f      	ldr	r3, [pc, #508]	; (8001a30 <UART_Task+0x300>)
 8001834:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001838:	4618      	mov	r0, r3
 800183a:	f7fe fe85 	bl	8000548 <__aeabi_f2d>
 800183e:	4680      	mov	r8, r0
 8001840:	4689      	mov	r9, r1
 8001842:	4b7b      	ldr	r3, [pc, #492]	; (8001a30 <UART_Task+0x300>)
 8001844:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001848:	4618      	mov	r0, r3
 800184a:	f7fe fe7d 	bl	8000548 <__aeabi_f2d>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001856:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800185a:	e9cd 4500 	strd	r4, r5, [sp]
 800185e:	4652      	mov	r2, sl
 8001860:	465b      	mov	r3, fp
 8001862:	4631      	mov	r1, r6
 8001864:	4874      	ldr	r0, [pc, #464]	; (8001a38 <UART_Task+0x308>)
 8001866:	f000 fbaf 	bl	8001fc8 <DmaPrintf>
		  HAL_Delay(3);
 800186a:	2003      	movs	r0, #3
 800186c:	f004 f89a 	bl	80059a4 <HAL_Delay>
		  DmaPrintf("%d %.3f %.3f %.3f %.3f\n",motor[4].ID,motor[4].p_des,motor[4].position,motor[4].velocity,motor[4].current);
 8001870:	4b6f      	ldr	r3, [pc, #444]	; (8001a30 <UART_Task+0x300>)
 8001872:	f8d3 60a0 	ldr.w	r6, [r3, #160]	; 0xa0
 8001876:	4b6e      	ldr	r3, [pc, #440]	; (8001a30 <UART_Task+0x300>)
 8001878:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800187c:	4618      	mov	r0, r3
 800187e:	f7fe fe63 	bl	8000548 <__aeabi_f2d>
 8001882:	4682      	mov	sl, r0
 8001884:	468b      	mov	fp, r1
 8001886:	4b6a      	ldr	r3, [pc, #424]	; (8001a30 <UART_Task+0x300>)
 8001888:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800188c:	4618      	mov	r0, r3
 800188e:	f7fe fe5b 	bl	8000548 <__aeabi_f2d>
 8001892:	4604      	mov	r4, r0
 8001894:	460d      	mov	r5, r1
 8001896:	4b66      	ldr	r3, [pc, #408]	; (8001a30 <UART_Task+0x300>)
 8001898:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800189c:	4618      	mov	r0, r3
 800189e:	f7fe fe53 	bl	8000548 <__aeabi_f2d>
 80018a2:	4680      	mov	r8, r0
 80018a4:	4689      	mov	r9, r1
 80018a6:	4b62      	ldr	r3, [pc, #392]	; (8001a30 <UART_Task+0x300>)
 80018a8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7fe fe4b 	bl	8000548 <__aeabi_f2d>
 80018b2:	4602      	mov	r2, r0
 80018b4:	460b      	mov	r3, r1
 80018b6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80018ba:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80018be:	e9cd 4500 	strd	r4, r5, [sp]
 80018c2:	4652      	mov	r2, sl
 80018c4:	465b      	mov	r3, fp
 80018c6:	4631      	mov	r1, r6
 80018c8:	485c      	ldr	r0, [pc, #368]	; (8001a3c <UART_Task+0x30c>)
 80018ca:	f000 fb7d 	bl	8001fc8 <DmaPrintf>

		  CAN_FLAG = 0;
 80018ce:	4b56      	ldr	r3, [pc, #344]	; (8001a28 <UART_Task+0x2f8>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	701a      	strb	r2, [r3, #0]
	  }

		if( USART1_RX_FLAG){
 80018d4:	4b5a      	ldr	r3, [pc, #360]	; (8001a40 <UART_Task+0x310>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 8106 	beq.w	8001aea <UART_Task+0x3ba>
			HAL_Delay(100);
 80018de:	2064      	movs	r0, #100	; 0x64
 80018e0:	f004 f860 	bl	80059a4 <HAL_Delay>
			if(USART1_RX_BUF[0]=='E'){
 80018e4:	4b57      	ldr	r3, [pc, #348]	; (8001a44 <UART_Task+0x314>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b45      	cmp	r3, #69	; 0x45
 80018ea:	d101      	bne.n	80018f0 <UART_Task+0x1c0>
				motor_enable_all();
 80018ec:	f001 fc2c 	bl	8003148 <motor_enable_all>
			}
			if(USART1_RX_BUF[0]=='D'){
 80018f0:	4b54      	ldr	r3, [pc, #336]	; (8001a44 <UART_Task+0x314>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b44      	cmp	r3, #68	; 0x44
 80018f6:	d10b      	bne.n	8001910 <UART_Task+0x1e0>
				motor_disable(1);motor_disable(2);motor_disable(3);motor_disable(4);
 80018f8:	2001      	movs	r0, #1
 80018fa:	f001 fcb7 	bl	800326c <motor_disable>
 80018fe:	2002      	movs	r0, #2
 8001900:	f001 fcb4 	bl	800326c <motor_disable>
 8001904:	2003      	movs	r0, #3
 8001906:	f001 fcb1 	bl	800326c <motor_disable>
 800190a:	2004      	movs	r0, #4
 800190c:	f001 fcae 	bl	800326c <motor_disable>
			}
			if(USART1_RX_BUF[0]=='Z'){
 8001910:	4b4c      	ldr	r3, [pc, #304]	; (8001a44 <UART_Task+0x314>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	2b5a      	cmp	r3, #90	; 0x5a
 8001916:	d10b      	bne.n	8001930 <UART_Task+0x200>
				motor_setzero(1);motor_setzero(2);motor_setzero(3);motor_setzero(4);
 8001918:	2001      	movs	r0, #1
 800191a:	f001 fcff 	bl	800331c <motor_setzero>
 800191e:	2002      	movs	r0, #2
 8001920:	f001 fcfc 	bl	800331c <motor_setzero>
 8001924:	2003      	movs	r0, #3
 8001926:	f001 fcf9 	bl	800331c <motor_setzero>
 800192a:	2004      	movs	r0, #4
 800192c:	f001 fcf6 	bl	800331c <motor_setzero>
			}
			if(USART1_RX_BUF[0]=='P'){
 8001930:	4b44      	ldr	r3, [pc, #272]	; (8001a44 <UART_Task+0x314>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2b50      	cmp	r3, #80	; 0x50
 8001936:	d147      	bne.n	80019c8 <UART_Task+0x298>
				int position = (USART1_RX_BUF[1] - '0')*10 + (USART1_RX_BUF[2] - '0');
 8001938:	4b42      	ldr	r3, [pc, #264]	; (8001a44 <UART_Task+0x314>)
 800193a:	785b      	ldrb	r3, [r3, #1]
 800193c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001940:	4613      	mov	r3, r2
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	4413      	add	r3, r2
 8001946:	005b      	lsls	r3, r3, #1
 8001948:	461a      	mov	r2, r3
 800194a:	4b3e      	ldr	r3, [pc, #248]	; (8001a44 <UART_Task+0x314>)
 800194c:	789b      	ldrb	r3, [r3, #2]
 800194e:	3b30      	subs	r3, #48	; 0x30
 8001950:	4413      	add	r3, r2
 8001952:	61bb      	str	r3, [r7, #24]
				DmaPrintf("position:%d",position);
 8001954:	69b9      	ldr	r1, [r7, #24]
 8001956:	483c      	ldr	r0, [pc, #240]	; (8001a48 <UART_Task+0x318>)
 8001958:	f000 fb36 	bl	8001fc8 <DmaPrintf>
				motor[1].limit_flag = motor_setdes(motor[1], (float)position/180*PI+INIT_ANGLE_L1);
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	ee07 3a90 	vmov	s15, r3
 8001962:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001966:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001a4c <UART_Task+0x31c>
 800196a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800196e:	ee16 0a90 	vmov	r0, s13
 8001972:	f7fe fde9 	bl	8000548 <__aeabi_f2d>
 8001976:	a328      	add	r3, pc, #160	; (adr r3, 8001a18 <UART_Task+0x2e8>)
 8001978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197c:	f7fe fe3c 	bl	80005f8 <__aeabi_dmul>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4610      	mov	r0, r2
 8001986:	4619      	mov	r1, r3
 8001988:	a325      	add	r3, pc, #148	; (adr r3, 8001a20 <UART_Task+0x2f0>)
 800198a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198e:	f7fe fc7d 	bl	800028c <__adddf3>
 8001992:	4602      	mov	r2, r0
 8001994:	460b      	mov	r3, r1
 8001996:	4610      	mov	r0, r2
 8001998:	4619      	mov	r1, r3
 800199a:	f7ff f925 	bl	8000be8 <__aeabi_d2f>
 800199e:	4684      	mov	ip, r0
 80019a0:	4e23      	ldr	r6, [pc, #140]	; (8001a30 <UART_Task+0x300>)
 80019a2:	466d      	mov	r5, sp
 80019a4:	f106 0438 	add.w	r4, r6, #56	; 0x38
 80019a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019ac:	e894 0003 	ldmia.w	r4, {r0, r1}
 80019b0:	e885 0003 	stmia.w	r5, {r0, r1}
 80019b4:	f106 0328 	add.w	r3, r6, #40	; 0x28
 80019b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019ba:	ee00 ca10 	vmov	s0, ip
 80019be:	f002 f9cb 	bl	8003d58 <motor_setdes>
 80019c2:	4603      	mov	r3, r0
 80019c4:	4a1a      	ldr	r2, [pc, #104]	; (8001a30 <UART_Task+0x300>)
 80019c6:	64d3      	str	r3, [r2, #76]	; 0x4c
			}
			if(USART1_RX_BUF[0]=='T'){
 80019c8:	4b1e      	ldr	r3, [pc, #120]	; (8001a44 <UART_Task+0x314>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b54      	cmp	r3, #84	; 0x54
 80019ce:	d156      	bne.n	8001a7e <UART_Task+0x34e>
				int count = (USART1_RX_BUF[1] - '0')*10 + (USART1_RX_BUF[2] - '0');
 80019d0:	4b1c      	ldr	r3, [pc, #112]	; (8001a44 <UART_Task+0x314>)
 80019d2:	785b      	ldrb	r3, [r3, #1]
 80019d4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80019d8:	4613      	mov	r3, r2
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	4413      	add	r3, r2
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	461a      	mov	r2, r3
 80019e2:	4b18      	ldr	r3, [pc, #96]	; (8001a44 <UART_Task+0x314>)
 80019e4:	789b      	ldrb	r3, [r3, #2]
 80019e6:	3b30      	subs	r3, #48	; 0x30
 80019e8:	4413      	add	r3, r2
 80019ea:	617b      	str	r3, [r7, #20]
				pack_TX(1, stand_trajectory[count][0], 0, 5, 1, 0);
 80019ec:	4a18      	ldr	r2, [pc, #96]	; (8001a50 <UART_Task+0x320>)
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	4413      	add	r3, r2
 80019f4:	edd3 7a00 	vldr	s15, [r3]
 80019f8:	ed9f 2a16 	vldr	s4, [pc, #88]	; 8001a54 <UART_Task+0x324>
 80019fc:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8001a00:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 8001a04:	eddf 0a13 	vldr	s1, [pc, #76]	; 8001a54 <UART_Task+0x324>
 8001a08:	eeb0 0a67 	vmov.f32	s0, s15
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	f001 fecb 	bl	80037a8 <pack_TX>
 8001a12:	e021      	b.n	8001a58 <UART_Task+0x328>
 8001a14:	f3af 8000 	nop.w
 8001a18:	54442d18 	.word	0x54442d18
 8001a1c:	400921fb 	.word	0x400921fb
 8001a20:	54442d18 	.word	0x54442d18
 8001a24:	3fe921fb 	.word	0x3fe921fb
 8001a28:	20000276 	.word	0x20000276
 8001a2c:	200012b4 	.word	0x200012b4
 8001a30:	20001dd4 	.word	0x20001dd4
 8001a34:	08011ff4 	.word	0x08011ff4
 8001a38:	08012014 	.word	0x08012014
 8001a3c:	0801202c 	.word	0x0801202c
 8001a40:	20000758 	.word	0x20000758
 8001a44:	20000690 	.word	0x20000690
 8001a48:	08012044 	.word	0x08012044
 8001a4c:	43340000 	.word	0x43340000
 8001a50:	20001ea0 	.word	0x20001ea0
 8001a54:	00000000 	.word	0x00000000
				pack_TX(2, stand_trajectory[count][0], 0, 5, 1, 0);
 8001a58:	4a26      	ldr	r2, [pc, #152]	; (8001af4 <UART_Task+0x3c4>)
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	00db      	lsls	r3, r3, #3
 8001a5e:	4413      	add	r3, r2
 8001a60:	edd3 7a00 	vldr	s15, [r3]
 8001a64:	ed9f 2a24 	vldr	s4, [pc, #144]	; 8001af8 <UART_Task+0x3c8>
 8001a68:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8001a6c:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 8001a70:	eddf 0a21 	vldr	s1, [pc, #132]	; 8001af8 <UART_Task+0x3c8>
 8001a74:	eeb0 0a67 	vmov.f32	s0, s15
 8001a78:	2002      	movs	r0, #2
 8001a7a:	f001 fe95 	bl	80037a8 <pack_TX>
			}
			if(USART1_RX_BUF[0]=='L'){
 8001a7e:	4b1f      	ldr	r3, [pc, #124]	; (8001afc <UART_Task+0x3cc>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b4c      	cmp	r3, #76	; 0x4c
 8001a84:	d10b      	bne.n	8001a9e <UART_Task+0x36e>
				CL_flag = !CL_flag;
 8001a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	bf0c      	ite	eq
 8001a8c:	2301      	moveq	r3, #1
 8001a8e:	2300      	movne	r3, #0
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	627b      	str	r3, [r7, #36]	; 0x24
				Cylinder_L(CL_flag);
 8001a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f000 fa61 	bl	8001f60 <Cylinder_L>
			}
			if(USART1_RX_BUF[0]=='R'){
 8001a9e:	4b17      	ldr	r3, [pc, #92]	; (8001afc <UART_Task+0x3cc>)
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b52      	cmp	r3, #82	; 0x52
 8001aa4:	d10b      	bne.n	8001abe <UART_Task+0x38e>
				CR_flag = !CR_flag;
 8001aa6:	6a3b      	ldr	r3, [r7, #32]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	bf0c      	ite	eq
 8001aac:	2301      	moveq	r3, #1
 8001aae:	2300      	movne	r3, #0
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	623b      	str	r3, [r7, #32]
				Cylinder_R(CR_flag);
 8001ab4:	6a3b      	ldr	r3, [r7, #32]
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f000 fa6b 	bl	8001f94 <Cylinder_R>
			}

			for( int i = 0; i<USART1_RX_CNT; i ++){
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61fb      	str	r3, [r7, #28]
 8001ac2:	e007      	b.n	8001ad4 <UART_Task+0x3a4>
				USART1_RX_BUF[i] = 0;
 8001ac4:	4a0d      	ldr	r2, [pc, #52]	; (8001afc <UART_Task+0x3cc>)
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	4413      	add	r3, r2
 8001aca:	2200      	movs	r2, #0
 8001acc:	701a      	strb	r2, [r3, #0]
			for( int i = 0; i<USART1_RX_CNT; i ++){
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	61fb      	str	r3, [r7, #28]
 8001ad4:	69fa      	ldr	r2, [r7, #28]
 8001ad6:	4b0a      	ldr	r3, [pc, #40]	; (8001b00 <UART_Task+0x3d0>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d3f2      	bcc.n	8001ac4 <UART_Task+0x394>
			}
			USART1_RX_CNT = 0;
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <UART_Task+0x3d0>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
			USART1_RX_FLAG = 0;
 8001ae4:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <UART_Task+0x3d4>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
		}

	  osDelay(3);
 8001aea:	2003      	movs	r0, #3
 8001aec:	f008 f93f 	bl	8009d6e <osDelay>
	  if(CAN_FLAG){
 8001af0:	e627      	b.n	8001742 <UART_Task+0x12>
 8001af2:	bf00      	nop
 8001af4:	20001ea0 	.word	0x20001ea0
 8001af8:	00000000 	.word	0x00000000
 8001afc:	20000690 	.word	0x20000690
 8001b00:	2000075c 	.word	0x2000075c
 8001b04:	20000758 	.word	0x20000758

08001b08 <GAIT_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GAIT_Task */
void GAIT_Task(void const * argument)
{
 8001b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b0a:	b089      	sub	sp, #36	; 0x24
 8001b0c:	af06      	add	r7, sp, #24
 8001b0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GAIT_Task */

  /* Infinite loop */
  for(;;)
  {
	  if(enable_flag){
 8001b10:	4baf      	ldr	r3, [pc, #700]	; (8001dd0 <GAIT_Task+0x2c8>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	f000 8173 	beq.w	8001e00 <GAIT_Task+0x2f8>
	  //
	  if(Leg_left.stand_flag){
 8001b1a:	4bae      	ldr	r3, [pc, #696]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d053      	beq.n	8001bca <GAIT_Task+0xc2>
		  motor[1].limit_flag = motor_setdes(motor[1], Leg_left.stand_trajectory[Leg_left.count][0]);
 8001b22:	4bac      	ldr	r3, [pc, #688]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	4aab      	ldr	r2, [pc, #684]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001b28:	3304      	adds	r3, #4
 8001b2a:	00db      	lsls	r3, r3, #3
 8001b2c:	4413      	add	r3, r2
 8001b2e:	3304      	adds	r3, #4
 8001b30:	edd3 7a00 	vldr	s15, [r3]
 8001b34:	4ea8      	ldr	r6, [pc, #672]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001b36:	466d      	mov	r5, sp
 8001b38:	f106 0438 	add.w	r4, r6, #56	; 0x38
 8001b3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b40:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b44:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b48:	f106 0328 	add.w	r3, r6, #40	; 0x28
 8001b4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b4e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b52:	f002 f901 	bl	8003d58 <motor_setdes>
 8001b56:	4603      	mov	r3, r0
 8001b58:	4a9f      	ldr	r2, [pc, #636]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001b5a:	64d3      	str	r3, [r2, #76]	; 0x4c
		  motor[2].limit_flag = motor_setdes(motor[2], Leg_left.stand_trajectory[Leg_left.count][1]);
 8001b5c:	4b9d      	ldr	r3, [pc, #628]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	4a9c      	ldr	r2, [pc, #624]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001b62:	00db      	lsls	r3, r3, #3
 8001b64:	4413      	add	r3, r2
 8001b66:	3328      	adds	r3, #40	; 0x28
 8001b68:	edd3 7a00 	vldr	s15, [r3]
 8001b6c:	4e9a      	ldr	r6, [pc, #616]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001b6e:	466d      	mov	r5, sp
 8001b70:	f106 0460 	add.w	r4, r6, #96	; 0x60
 8001b74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b78:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b7c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b80:	f106 0350 	add.w	r3, r6, #80	; 0x50
 8001b84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b86:	eeb0 0a67 	vmov.f32	s0, s15
 8001b8a:	f002 f8e5 	bl	8003d58 <motor_setdes>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	4a91      	ldr	r2, [pc, #580]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001b92:	6753      	str	r3, [r2, #116]	; 0x74
		  Leg_left.count ++;
 8001b94:	4b8f      	ldr	r3, [pc, #572]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	4a8e      	ldr	r2, [pc, #568]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001b9c:	60d3      	str	r3, [r2, #12]
		  if(Leg_left.count == (int)(100*BOTH_RATIO)){
 8001b9e:	4b8d      	ldr	r3, [pc, #564]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	2b78      	cmp	r3, #120	; 0x78
 8001ba4:	d111      	bne.n	8001bca <GAIT_Task+0xc2>
			  Leg_left.count = 0;
 8001ba6:	4b8b      	ldr	r3, [pc, #556]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	60da      	str	r2, [r3, #12]
			  Leg_left.stand_flag = 0;
 8001bac:	4b89      	ldr	r3, [pc, #548]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	605a      	str	r2, [r3, #4]
			  Leg_left.swing_flag = 1;
 8001bb2:	4b88      	ldr	r3, [pc, #544]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	609a      	str	r2, [r3, #8]
			  CL_flag = 0;
 8001bb8:	4b88      	ldr	r3, [pc, #544]	; (8001ddc <GAIT_Task+0x2d4>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
			  Cylinder_L(CL_flag);
 8001bbe:	4b87      	ldr	r3, [pc, #540]	; (8001ddc <GAIT_Task+0x2d4>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f000 f9cb 	bl	8001f60 <Cylinder_L>
		  }
	  }
	  if(Leg_left.swing_flag){
 8001bca:	4b82      	ldr	r3, [pc, #520]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d054      	beq.n	8001c7c <GAIT_Task+0x174>
		  motor[1].limit_flag = motor_setdes(motor[1], Leg_left.swing_trajectory[Leg_left.count][0]);
 8001bd2:	4b80      	ldr	r3, [pc, #512]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001bd4:	68db      	ldr	r3, [r3, #12]
 8001bd6:	4a7f      	ldr	r2, [pc, #508]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001bd8:	33cc      	adds	r3, #204	; 0xcc
 8001bda:	00db      	lsls	r3, r3, #3
 8001bdc:	4413      	add	r3, r2
 8001bde:	3304      	adds	r3, #4
 8001be0:	edd3 7a00 	vldr	s15, [r3]
 8001be4:	4e7c      	ldr	r6, [pc, #496]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001be6:	466d      	mov	r5, sp
 8001be8:	f106 0438 	add.w	r4, r6, #56	; 0x38
 8001bec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bf0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001bf4:	e885 0003 	stmia.w	r5, {r0, r1}
 8001bf8:	f106 0328 	add.w	r3, r6, #40	; 0x28
 8001bfc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bfe:	eeb0 0a67 	vmov.f32	s0, s15
 8001c02:	f002 f8a9 	bl	8003d58 <motor_setdes>
 8001c06:	4603      	mov	r3, r0
 8001c08:	4a73      	ldr	r2, [pc, #460]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001c0a:	64d3      	str	r3, [r2, #76]	; 0x4c
		  motor[2].limit_flag = motor_setdes(motor[2], Leg_left.swing_trajectory[Leg_left.count][1]);
 8001c0c:	4b71      	ldr	r3, [pc, #452]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	4a70      	ldr	r2, [pc, #448]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001c12:	00db      	lsls	r3, r3, #3
 8001c14:	4413      	add	r3, r2
 8001c16:	f503 63cd 	add.w	r3, r3, #1640	; 0x668
 8001c1a:	edd3 7a00 	vldr	s15, [r3]
 8001c1e:	4e6e      	ldr	r6, [pc, #440]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001c20:	466d      	mov	r5, sp
 8001c22:	f106 0460 	add.w	r4, r6, #96	; 0x60
 8001c26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c2a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c2e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c32:	f106 0350 	add.w	r3, r6, #80	; 0x50
 8001c36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c38:	eeb0 0a67 	vmov.f32	s0, s15
 8001c3c:	f002 f88c 	bl	8003d58 <motor_setdes>
 8001c40:	4603      	mov	r3, r0
 8001c42:	4a65      	ldr	r2, [pc, #404]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001c44:	6753      	str	r3, [r2, #116]	; 0x74
		  Leg_left.count ++;
 8001c46:	4b63      	ldr	r3, [pc, #396]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	4a61      	ldr	r2, [pc, #388]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001c4e:	60d3      	str	r3, [r2, #12]
		  if(Leg_left.count == 100){
 8001c50:	4b60      	ldr	r3, [pc, #384]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	2b64      	cmp	r3, #100	; 0x64
 8001c56:	d111      	bne.n	8001c7c <GAIT_Task+0x174>
			  Leg_left.count = 0;
 8001c58:	4b5e      	ldr	r3, [pc, #376]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	60da      	str	r2, [r3, #12]
			  Leg_left.stand_flag = 1;
 8001c5e:	4b5d      	ldr	r3, [pc, #372]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001c60:	2201      	movs	r2, #1
 8001c62:	605a      	str	r2, [r3, #4]
			  Leg_left.swing_flag = 0;
 8001c64:	4b5b      	ldr	r3, [pc, #364]	; (8001dd4 <GAIT_Task+0x2cc>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	609a      	str	r2, [r3, #8]
			  CL_flag = 1;
 8001c6a:	4b5c      	ldr	r3, [pc, #368]	; (8001ddc <GAIT_Task+0x2d4>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	601a      	str	r2, [r3, #0]
			  Cylinder_L(CL_flag);
 8001c70:	4b5a      	ldr	r3, [pc, #360]	; (8001ddc <GAIT_Task+0x2d4>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 f972 	bl	8001f60 <Cylinder_L>
		  }
	  }
	  //
	  if(Leg_right.stand_flag){
 8001c7c:	4b58      	ldr	r3, [pc, #352]	; (8001de0 <GAIT_Task+0x2d8>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d055      	beq.n	8001d30 <GAIT_Task+0x228>
		  motor[3].limit_flag = motor_setdes(motor[3], Leg_right.stand_trajectory[Leg_right.count][0]);
 8001c84:	4b56      	ldr	r3, [pc, #344]	; (8001de0 <GAIT_Task+0x2d8>)
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	4a55      	ldr	r2, [pc, #340]	; (8001de0 <GAIT_Task+0x2d8>)
 8001c8a:	3304      	adds	r3, #4
 8001c8c:	00db      	lsls	r3, r3, #3
 8001c8e:	4413      	add	r3, r2
 8001c90:	3304      	adds	r3, #4
 8001c92:	edd3 7a00 	vldr	s15, [r3]
 8001c96:	4e50      	ldr	r6, [pc, #320]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001c98:	466d      	mov	r5, sp
 8001c9a:	f106 0488 	add.w	r4, r6, #136	; 0x88
 8001c9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ca0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ca2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ca6:	e885 0003 	stmia.w	r5, {r0, r1}
 8001caa:	f106 0378 	add.w	r3, r6, #120	; 0x78
 8001cae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cb0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cb4:	f002 f850 	bl	8003d58 <motor_setdes>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	4a47      	ldr	r2, [pc, #284]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001cbc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		  motor[4].limit_flag = motor_setdes(motor[4], Leg_right.stand_trajectory[Leg_right.count][1]);
 8001cc0:	4b47      	ldr	r3, [pc, #284]	; (8001de0 <GAIT_Task+0x2d8>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	4a46      	ldr	r2, [pc, #280]	; (8001de0 <GAIT_Task+0x2d8>)
 8001cc6:	00db      	lsls	r3, r3, #3
 8001cc8:	4413      	add	r3, r2
 8001cca:	3328      	adds	r3, #40	; 0x28
 8001ccc:	edd3 7a00 	vldr	s15, [r3]
 8001cd0:	4e41      	ldr	r6, [pc, #260]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001cd2:	466d      	mov	r5, sp
 8001cd4:	f106 04b0 	add.w	r4, r6, #176	; 0xb0
 8001cd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cdc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ce0:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ce4:	f106 03a0 	add.w	r3, r6, #160	; 0xa0
 8001ce8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cea:	eeb0 0a67 	vmov.f32	s0, s15
 8001cee:	f002 f833 	bl	8003d58 <motor_setdes>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	4a38      	ldr	r2, [pc, #224]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001cf6:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		  Leg_right.count ++;
 8001cfa:	4b39      	ldr	r3, [pc, #228]	; (8001de0 <GAIT_Task+0x2d8>)
 8001cfc:	68db      	ldr	r3, [r3, #12]
 8001cfe:	3301      	adds	r3, #1
 8001d00:	4a37      	ldr	r2, [pc, #220]	; (8001de0 <GAIT_Task+0x2d8>)
 8001d02:	60d3      	str	r3, [r2, #12]
		  if(Leg_right.count == (int)(100*BOTH_RATIO)){
 8001d04:	4b36      	ldr	r3, [pc, #216]	; (8001de0 <GAIT_Task+0x2d8>)
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	2b78      	cmp	r3, #120	; 0x78
 8001d0a:	d111      	bne.n	8001d30 <GAIT_Task+0x228>
			  Leg_right.count = 0;
 8001d0c:	4b34      	ldr	r3, [pc, #208]	; (8001de0 <GAIT_Task+0x2d8>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	60da      	str	r2, [r3, #12]
			  Leg_right.stand_flag = 0;
 8001d12:	4b33      	ldr	r3, [pc, #204]	; (8001de0 <GAIT_Task+0x2d8>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	605a      	str	r2, [r3, #4]
			  Leg_right.swing_flag = 1;
 8001d18:	4b31      	ldr	r3, [pc, #196]	; (8001de0 <GAIT_Task+0x2d8>)
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	609a      	str	r2, [r3, #8]
			  CR_flag = 0;
 8001d1e:	4b31      	ldr	r3, [pc, #196]	; (8001de4 <GAIT_Task+0x2dc>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
			  Cylinder_R(CR_flag);
 8001d24:	4b2f      	ldr	r3, [pc, #188]	; (8001de4 <GAIT_Task+0x2dc>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f000 f932 	bl	8001f94 <Cylinder_R>
		  }
	  }
	  if(Leg_right.swing_flag){
 8001d30:	4b2b      	ldr	r3, [pc, #172]	; (8001de0 <GAIT_Task+0x2d8>)
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d063      	beq.n	8001e00 <GAIT_Task+0x2f8>
		  motor[3].limit_flag = motor_setdes(motor[3], Leg_right.swing_trajectory[Leg_right.count][0]);
 8001d38:	4b29      	ldr	r3, [pc, #164]	; (8001de0 <GAIT_Task+0x2d8>)
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	4a28      	ldr	r2, [pc, #160]	; (8001de0 <GAIT_Task+0x2d8>)
 8001d3e:	33cc      	adds	r3, #204	; 0xcc
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	4413      	add	r3, r2
 8001d44:	3304      	adds	r3, #4
 8001d46:	edd3 7a00 	vldr	s15, [r3]
 8001d4a:	4e23      	ldr	r6, [pc, #140]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001d4c:	466d      	mov	r5, sp
 8001d4e:	f106 0488 	add.w	r4, r6, #136	; 0x88
 8001d52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d56:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d5a:	e885 0003 	stmia.w	r5, {r0, r1}
 8001d5e:	f106 0378 	add.w	r3, r6, #120	; 0x78
 8001d62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d64:	eeb0 0a67 	vmov.f32	s0, s15
 8001d68:	f001 fff6 	bl	8003d58 <motor_setdes>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	4a1a      	ldr	r2, [pc, #104]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001d70:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		  motor[4].limit_flag = motor_setdes(motor[4], Leg_right.swing_trajectory[Leg_right.count][1]);
 8001d74:	4b1a      	ldr	r3, [pc, #104]	; (8001de0 <GAIT_Task+0x2d8>)
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	4a19      	ldr	r2, [pc, #100]	; (8001de0 <GAIT_Task+0x2d8>)
 8001d7a:	00db      	lsls	r3, r3, #3
 8001d7c:	4413      	add	r3, r2
 8001d7e:	f503 63cd 	add.w	r3, r3, #1640	; 0x668
 8001d82:	edd3 7a00 	vldr	s15, [r3]
 8001d86:	4e14      	ldr	r6, [pc, #80]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001d88:	466d      	mov	r5, sp
 8001d8a:	f106 04b0 	add.w	r4, r6, #176	; 0xb0
 8001d8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d92:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d96:	e885 0003 	stmia.w	r5, {r0, r1}
 8001d9a:	f106 03a0 	add.w	r3, r6, #160	; 0xa0
 8001d9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001da0:	eeb0 0a67 	vmov.f32	s0, s15
 8001da4:	f001 ffd8 	bl	8003d58 <motor_setdes>
 8001da8:	4603      	mov	r3, r0
 8001daa:	4a0b      	ldr	r2, [pc, #44]	; (8001dd8 <GAIT_Task+0x2d0>)
 8001dac:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		  Leg_right.count ++;
 8001db0:	4b0b      	ldr	r3, [pc, #44]	; (8001de0 <GAIT_Task+0x2d8>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	3301      	adds	r3, #1
 8001db6:	4a0a      	ldr	r2, [pc, #40]	; (8001de0 <GAIT_Task+0x2d8>)
 8001db8:	60d3      	str	r3, [r2, #12]
		  if(Leg_right.count == 100){
 8001dba:	4b09      	ldr	r3, [pc, #36]	; (8001de0 <GAIT_Task+0x2d8>)
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	2b64      	cmp	r3, #100	; 0x64
 8001dc0:	d11e      	bne.n	8001e00 <GAIT_Task+0x2f8>
			  Leg_right.count = 0;
 8001dc2:	4b07      	ldr	r3, [pc, #28]	; (8001de0 <GAIT_Task+0x2d8>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	60da      	str	r2, [r3, #12]
			  Leg_right.stand_flag = 1;
 8001dc8:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <GAIT_Task+0x2d8>)
 8001dca:	2201      	movs	r2, #1
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	e00b      	b.n	8001de8 <GAIT_Task+0x2e0>
 8001dd0:	20001e9c 	.word	0x20001e9c
 8001dd4:	200012b4 	.word	0x200012b4
 8001dd8:	20001dd4 	.word	0x20001dd4
 8001ddc:	20001c38 	.word	0x20001c38
 8001de0:	20000930 	.word	0x20000930
 8001de4:	20001c3c 	.word	0x20001c3c
			  Leg_right.swing_flag = 0;
 8001de8:	4b07      	ldr	r3, [pc, #28]	; (8001e08 <GAIT_Task+0x300>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	609a      	str	r2, [r3, #8]
			  CR_flag = 1;
 8001dee:	4b07      	ldr	r3, [pc, #28]	; (8001e0c <GAIT_Task+0x304>)
 8001df0:	2201      	movs	r2, #1
 8001df2:	601a      	str	r2, [r3, #0]
			  Cylinder_R(CR_flag);
 8001df4:	4b05      	ldr	r3, [pc, #20]	; (8001e0c <GAIT_Task+0x304>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f000 f8ca 	bl	8001f94 <Cylinder_R>
		  }
	  }
//	  HAL_Delay(10);
//	  DmaPrintf("%d %d\n",Leg_left.count,Leg_right.count);
	  }
      osDelay(20);
 8001e00:	2014      	movs	r0, #20
 8001e02:	f007 ffb4 	bl	8009d6e <osDelay>
	  if(enable_flag){
 8001e06:	e683      	b.n	8001b10 <GAIT_Task+0x8>
 8001e08:	20000930 	.word	0x20000930
 8001e0c:	20001c3c 	.word	0x20001c3c

08001e10 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	; 0x28
 8001e14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e16:	f107 0314 	add.w	r3, r7, #20
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
 8001e1e:	605a      	str	r2, [r3, #4]
 8001e20:	609a      	str	r2, [r3, #8]
 8001e22:	60da      	str	r2, [r3, #12]
 8001e24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	4b30      	ldr	r3, [pc, #192]	; (8001eec <MX_GPIO_Init+0xdc>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	4a2f      	ldr	r2, [pc, #188]	; (8001eec <MX_GPIO_Init+0xdc>)
 8001e30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e34:	6313      	str	r3, [r2, #48]	; 0x30
 8001e36:	4b2d      	ldr	r3, [pc, #180]	; (8001eec <MX_GPIO_Init+0xdc>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	4b29      	ldr	r3, [pc, #164]	; (8001eec <MX_GPIO_Init+0xdc>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	4a28      	ldr	r2, [pc, #160]	; (8001eec <MX_GPIO_Init+0xdc>)
 8001e4c:	f043 0304 	orr.w	r3, r3, #4
 8001e50:	6313      	str	r3, [r2, #48]	; 0x30
 8001e52:	4b26      	ldr	r3, [pc, #152]	; (8001eec <MX_GPIO_Init+0xdc>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e56:	f003 0304 	and.w	r3, r3, #4
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	4b22      	ldr	r3, [pc, #136]	; (8001eec <MX_GPIO_Init+0xdc>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e66:	4a21      	ldr	r2, [pc, #132]	; (8001eec <MX_GPIO_Init+0xdc>)
 8001e68:	f043 0302 	orr.w	r3, r3, #2
 8001e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e6e:	4b1f      	ldr	r3, [pc, #124]	; (8001eec <MX_GPIO_Init+0xdc>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	60bb      	str	r3, [r7, #8]
 8001e78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	607b      	str	r3, [r7, #4]
 8001e7e:	4b1b      	ldr	r3, [pc, #108]	; (8001eec <MX_GPIO_Init+0xdc>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	4a1a      	ldr	r2, [pc, #104]	; (8001eec <MX_GPIO_Init+0xdc>)
 8001e84:	f043 0301 	orr.w	r3, r3, #1
 8001e88:	6313      	str	r3, [r2, #48]	; 0x30
 8001e8a:	4b18      	ldr	r3, [pc, #96]	; (8001eec <MX_GPIO_Init+0xdc>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	607b      	str	r3, [r7, #4]
 8001e94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Cylinder_L_Pin|Cylinder_R_Pin, GPIO_PIN_RESET);
 8001e96:	2200      	movs	r2, #0
 8001e98:	2103      	movs	r1, #3
 8001e9a:	4815      	ldr	r0, [pc, #84]	; (8001ef0 <MX_GPIO_Init+0xe0>)
 8001e9c:	f005 fa88 	bl	80073b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2118      	movs	r1, #24
 8001ea4:	4813      	ldr	r0, [pc, #76]	; (8001ef4 <MX_GPIO_Init+0xe4>)
 8001ea6:	f005 fa83 	bl	80073b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Cylinder_L_Pin|Cylinder_R_Pin;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eba:	f107 0314 	add.w	r3, r7, #20
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	480b      	ldr	r0, [pc, #44]	; (8001ef0 <MX_GPIO_Init+0xe0>)
 8001ec2:	f005 f8d9 	bl	8007078 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8001ec6:	2318      	movs	r3, #24
 8001ec8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ed6:	f107 0314 	add.w	r3, r7, #20
 8001eda:	4619      	mov	r1, r3
 8001edc:	4805      	ldr	r0, [pc, #20]	; (8001ef4 <MX_GPIO_Init+0xe4>)
 8001ede:	f005 f8cb 	bl	8007078 <HAL_GPIO_Init>

}
 8001ee2:	bf00      	nop
 8001ee4:	3728      	adds	r7, #40	; 0x28
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	40020800 	.word	0x40020800
 8001ef4:	40020400 	.word	0x40020400

08001ef8 <LEDRGB_RED>:

/* USER CODE BEGIN 2 */

void LEDRGB_RED(uint8_t on)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	71fb      	strb	r3, [r7, #7]
	if(!on)
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d105      	bne.n	8001f14 <LEDRGB_RED+0x1c>
	HAL_GPIO_WritePin(GPIOB,LED2_Pin,GPIO_PIN_RESET);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	2108      	movs	r1, #8
 8001f0c:	4806      	ldr	r0, [pc, #24]	; (8001f28 <LEDRGB_RED+0x30>)
 8001f0e:	f005 fa4f 	bl	80073b0 <HAL_GPIO_WritePin>
	else
	HAL_GPIO_WritePin(GPIOB,LED2_Pin,GPIO_PIN_SET);
}
 8001f12:	e004      	b.n	8001f1e <LEDRGB_RED+0x26>
	HAL_GPIO_WritePin(GPIOB,LED2_Pin,GPIO_PIN_SET);
 8001f14:	2201      	movs	r2, #1
 8001f16:	2108      	movs	r1, #8
 8001f18:	4803      	ldr	r0, [pc, #12]	; (8001f28 <LEDRGB_RED+0x30>)
 8001f1a:	f005 fa49 	bl	80073b0 <HAL_GPIO_WritePin>
}
 8001f1e:	bf00      	nop
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40020400 	.word	0x40020400

08001f2c <LEDRGB_BLUE>:

void LEDRGB_BLUE(uint8_t on)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	71fb      	strb	r3, [r7, #7]
	if(!on)
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d105      	bne.n	8001f48 <LEDRGB_BLUE+0x1c>
	HAL_GPIO_WritePin(GPIOB,LED1_Pin,GPIO_PIN_RESET);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2110      	movs	r1, #16
 8001f40:	4806      	ldr	r0, [pc, #24]	; (8001f5c <LEDRGB_BLUE+0x30>)
 8001f42:	f005 fa35 	bl	80073b0 <HAL_GPIO_WritePin>
	else
	HAL_GPIO_WritePin(GPIOB,LED1_Pin,GPIO_PIN_SET);
}
 8001f46:	e004      	b.n	8001f52 <LEDRGB_BLUE+0x26>
	HAL_GPIO_WritePin(GPIOB,LED1_Pin,GPIO_PIN_SET);
 8001f48:	2201      	movs	r2, #1
 8001f4a:	2110      	movs	r1, #16
 8001f4c:	4803      	ldr	r0, [pc, #12]	; (8001f5c <LEDRGB_BLUE+0x30>)
 8001f4e:	f005 fa2f 	bl	80073b0 <HAL_GPIO_WritePin>
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40020400 	.word	0x40020400

08001f60 <Cylinder_L>:

void Cylinder_L(uint8_t on)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	4603      	mov	r3, r0
 8001f68:	71fb      	strb	r3, [r7, #7]
	if(!on)
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d105      	bne.n	8001f7c <Cylinder_L+0x1c>
	{
	HAL_GPIO_WritePin(GPIOC,Cylinder_L_Pin,GPIO_PIN_RESET);
 8001f70:	2200      	movs	r2, #0
 8001f72:	2101      	movs	r1, #1
 8001f74:	4806      	ldr	r0, [pc, #24]	; (8001f90 <Cylinder_L+0x30>)
 8001f76:	f005 fa1b 	bl	80073b0 <HAL_GPIO_WritePin>
	}
	else
	{
	HAL_GPIO_WritePin(GPIOC,Cylinder_L_Pin,GPIO_PIN_SET);
	}
}
 8001f7a:	e004      	b.n	8001f86 <Cylinder_L+0x26>
	HAL_GPIO_WritePin(GPIOC,Cylinder_L_Pin,GPIO_PIN_SET);
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	2101      	movs	r1, #1
 8001f80:	4803      	ldr	r0, [pc, #12]	; (8001f90 <Cylinder_L+0x30>)
 8001f82:	f005 fa15 	bl	80073b0 <HAL_GPIO_WritePin>
}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40020800 	.word	0x40020800

08001f94 <Cylinder_R>:


void Cylinder_R(uint8_t on)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	71fb      	strb	r3, [r7, #7]
	if(!on)
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d105      	bne.n	8001fb0 <Cylinder_R+0x1c>
	{
	HAL_GPIO_WritePin(GPIOC,Cylinder_R_Pin,GPIO_PIN_RESET);
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	2102      	movs	r1, #2
 8001fa8:	4806      	ldr	r0, [pc, #24]	; (8001fc4 <Cylinder_R+0x30>)
 8001faa:	f005 fa01 	bl	80073b0 <HAL_GPIO_WritePin>
	}
	else
	{
	HAL_GPIO_WritePin(GPIOC,Cylinder_R_Pin,GPIO_PIN_SET);
	}
}
 8001fae:	e004      	b.n	8001fba <Cylinder_R+0x26>
	HAL_GPIO_WritePin(GPIOC,Cylinder_R_Pin,GPIO_PIN_SET);
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	2102      	movs	r1, #2
 8001fb4:	4803      	ldr	r0, [pc, #12]	; (8001fc4 <Cylinder_R+0x30>)
 8001fb6:	f005 f9fb 	bl	80073b0 <HAL_GPIO_WritePin>
}
 8001fba:	bf00      	nop
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40020800 	.word	0x40020800

08001fc8 <DmaPrintf>:
//	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
//	return ch;
//}

void DmaPrintf(const char *format,...)
{
 8001fc8:	b40f      	push	{r0, r1, r2, r3}
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b082      	sub	sp, #8
 8001fce:	af00      	add	r7, sp, #0
	uint16_t len;
	va_list args;
	va_start(args,format);
 8001fd0:	f107 0314 	add.w	r3, r7, #20
 8001fd4:	603b      	str	r3, [r7, #0]
	len = vsnprintf((char*)USART1_TX_BUF,sizeof(USART1_TX_BUF)+1,(char*)format,args);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	21c9      	movs	r1, #201	; 0xc9
 8001fdc:	4808      	ldr	r0, [pc, #32]	; (8002000 <DmaPrintf+0x38>)
 8001fde:	f00a feeb 	bl	800cdb8 <vsniprintf>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	80fb      	strh	r3, [r7, #6]
	va_end(args);
	HAL_UART_Transmit_DMA(&huart1, USART1_TX_BUF, len);
 8001fe6:	88fb      	ldrh	r3, [r7, #6]
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4905      	ldr	r1, [pc, #20]	; (8002000 <DmaPrintf+0x38>)
 8001fec:	4805      	ldr	r0, [pc, #20]	; (8002004 <DmaPrintf+0x3c>)
 8001fee:	f006 fe03 	bl	8008bf8 <HAL_UART_Transmit_DMA>
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ffc:	b004      	add	sp, #16
 8001ffe:	4770      	bx	lr
 8002000:	20000764 	.word	0x20000764
 8002004:	2000082c 	.word	0x2000082c

08002008 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800200c:	f003 fc88 	bl	8005920 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002010:	f000 f828 	bl	8002064 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002014:	f7ff fefc 	bl	8001e10 <MX_GPIO_Init>
  MX_DMA_Init();
 8002018:	f7ff fa64 	bl	80014e4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800201c:	f000 fc3c 	bl	8002898 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8002020:	f7fe ffea 	bl	8000ff8 <MX_CAN1_Init>
  MX_CAN2_Init();
 8002024:	f7ff f86e 	bl	8001104 <MX_CAN2_Init>
  MX_SPI3_Init();
 8002028:	f000 f8d6 	bl	80021d8 <MX_SPI3_Init>
  MX_SPI2_Init();
 800202c:	f000 f89c 	bl	8002168 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);
 8002030:	2064      	movs	r0, #100	; 0x64
 8002032:	f003 fcb7 	bl	80059a4 <HAL_Delay>
  DS33_Init();
 8002036:	f000 fe2d 	bl	8002c94 <DS33_Init>
  HAL_Delay(100);
 800203a:	2064      	movs	r0, #100	; 0x64
 800203c:	f003 fcb2 	bl	80059a4 <HAL_Delay>
  icm20602_init();
 8002040:	f000 fedc 	bl	8002dfc <icm20602_init>
  HAL_UART_Receive_IT(&huart1,USART1_RX_TEMP, sizeof(USART1_RX_TEMP)); //????
 8002044:	2201      	movs	r2, #1
 8002046:	4905      	ldr	r1, [pc, #20]	; (800205c <main+0x54>)
 8002048:	4805      	ldr	r0, [pc, #20]	; (8002060 <main+0x58>)
 800204a:	f006 fda4 	bl	8008b96 <HAL_UART_Receive_IT>
  motor_init();
 800204e:	f001 f99f 	bl	8003390 <motor_init>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002052:	f7ff fabd 	bl	80015d0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002056:	f007 fe37 	bl	8009cc8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800205a:	e7fe      	b.n	800205a <main+0x52>
 800205c:	20000760 	.word	0x20000760
 8002060:	2000082c 	.word	0x2000082c

08002064 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b094      	sub	sp, #80	; 0x50
 8002068:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800206a:	f107 0320 	add.w	r3, r7, #32
 800206e:	2230      	movs	r2, #48	; 0x30
 8002070:	2100      	movs	r1, #0
 8002072:	4618      	mov	r0, r3
 8002074:	f009 f892 	bl	800b19c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002078:	f107 030c 	add.w	r3, r7, #12
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	609a      	str	r2, [r3, #8]
 8002084:	60da      	str	r2, [r3, #12]
 8002086:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002088:	2300      	movs	r3, #0
 800208a:	60bb      	str	r3, [r7, #8]
 800208c:	4b28      	ldr	r3, [pc, #160]	; (8002130 <SystemClock_Config+0xcc>)
 800208e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002090:	4a27      	ldr	r2, [pc, #156]	; (8002130 <SystemClock_Config+0xcc>)
 8002092:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002096:	6413      	str	r3, [r2, #64]	; 0x40
 8002098:	4b25      	ldr	r3, [pc, #148]	; (8002130 <SystemClock_Config+0xcc>)
 800209a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020a4:	2300      	movs	r3, #0
 80020a6:	607b      	str	r3, [r7, #4]
 80020a8:	4b22      	ldr	r3, [pc, #136]	; (8002134 <SystemClock_Config+0xd0>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a21      	ldr	r2, [pc, #132]	; (8002134 <SystemClock_Config+0xd0>)
 80020ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020b2:	6013      	str	r3, [r2, #0]
 80020b4:	4b1f      	ldr	r3, [pc, #124]	; (8002134 <SystemClock_Config+0xd0>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020bc:	607b      	str	r3, [r7, #4]
 80020be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020c0:	2301      	movs	r3, #1
 80020c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020ca:	2302      	movs	r3, #2
 80020cc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80020d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80020d4:	2304      	movs	r3, #4
 80020d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80020d8:	2390      	movs	r3, #144	; 0x90
 80020da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80020dc:	2304      	movs	r3, #4
 80020de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80020e0:	2304      	movs	r3, #4
 80020e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020e4:	f107 0320 	add.w	r3, r7, #32
 80020e8:	4618      	mov	r0, r3
 80020ea:	f005 f97b 	bl	80073e4 <HAL_RCC_OscConfig>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80020f4:	f000 f832 	bl	800215c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020f8:	230f      	movs	r3, #15
 80020fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020fc:	2302      	movs	r3, #2
 80020fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002100:	2300      	movs	r3, #0
 8002102:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002104:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002108:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800210a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800210e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002110:	f107 030c 	add.w	r3, r7, #12
 8002114:	2102      	movs	r1, #2
 8002116:	4618      	mov	r0, r3
 8002118:	f005 fbdc 	bl	80078d4 <HAL_RCC_ClockConfig>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002122:	f000 f81b 	bl	800215c <Error_Handler>
  }
}
 8002126:	bf00      	nop
 8002128:	3750      	adds	r7, #80	; 0x50
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40023800 	.word	0x40023800
 8002134:	40007000 	.word	0x40007000

08002138 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a04      	ldr	r2, [pc, #16]	; (8002158 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d101      	bne.n	800214e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800214a:	f003 fc0b 	bl	8005964 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40010000 	.word	0x40010000

0800215c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002160:	b672      	cpsid	i
}
 8002162:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002164:	e7fe      	b.n	8002164 <Error_Handler+0x8>
	...

08002168 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800216c:	4b17      	ldr	r3, [pc, #92]	; (80021cc <MX_SPI2_Init+0x64>)
 800216e:	4a18      	ldr	r2, [pc, #96]	; (80021d0 <MX_SPI2_Init+0x68>)
 8002170:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8002172:	4b16      	ldr	r3, [pc, #88]	; (80021cc <MX_SPI2_Init+0x64>)
 8002174:	2200      	movs	r2, #0
 8002176:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002178:	4b14      	ldr	r3, [pc, #80]	; (80021cc <MX_SPI2_Init+0x64>)
 800217a:	2200      	movs	r2, #0
 800217c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800217e:	4b13      	ldr	r3, [pc, #76]	; (80021cc <MX_SPI2_Init+0x64>)
 8002180:	2200      	movs	r2, #0
 8002182:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002184:	4b11      	ldr	r3, [pc, #68]	; (80021cc <MX_SPI2_Init+0x64>)
 8002186:	2200      	movs	r2, #0
 8002188:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800218a:	4b10      	ldr	r3, [pc, #64]	; (80021cc <MX_SPI2_Init+0x64>)
 800218c:	2200      	movs	r2, #0
 800218e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002190:	4b0e      	ldr	r3, [pc, #56]	; (80021cc <MX_SPI2_Init+0x64>)
 8002192:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002196:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002198:	4b0c      	ldr	r3, [pc, #48]	; (80021cc <MX_SPI2_Init+0x64>)
 800219a:	2200      	movs	r2, #0
 800219c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800219e:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <MX_SPI2_Init+0x64>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021a4:	4b09      	ldr	r3, [pc, #36]	; (80021cc <MX_SPI2_Init+0x64>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80021aa:	4b08      	ldr	r3, [pc, #32]	; (80021cc <MX_SPI2_Init+0x64>)
 80021ac:	220a      	movs	r2, #10
 80021ae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80021b0:	4806      	ldr	r0, [pc, #24]	; (80021cc <MX_SPI2_Init+0x64>)
 80021b2:	f005 fde1 	bl	8007d78 <HAL_SPI_Init>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d002      	beq.n	80021c2 <MX_SPI2_Init+0x5a>
  {
    Error_Handler();
 80021bc:	f7ff ffce 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  else printf("\nSPI2 start success!!!\n");
  /* USER CODE END SPI2_Init 2 */

}
 80021c0:	e002      	b.n	80021c8 <MX_SPI2_Init+0x60>
  else printf("\nSPI2 start success!!!\n");
 80021c2:	4804      	ldr	r0, [pc, #16]	; (80021d4 <MX_SPI2_Init+0x6c>)
 80021c4:	f009 fef2 	bl	800bfac <puts>
}
 80021c8:	bf00      	nop
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20000594 	.word	0x20000594
 80021d0:	40003800 	.word	0x40003800
 80021d4:	08012050 	.word	0x08012050

080021d8 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80021dc:	4b19      	ldr	r3, [pc, #100]	; (8002244 <MX_SPI3_Init+0x6c>)
 80021de:	4a1a      	ldr	r2, [pc, #104]	; (8002248 <MX_SPI3_Init+0x70>)
 80021e0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80021e2:	4b18      	ldr	r3, [pc, #96]	; (8002244 <MX_SPI3_Init+0x6c>)
 80021e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021e8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80021ea:	4b16      	ldr	r3, [pc, #88]	; (8002244 <MX_SPI3_Init+0x6c>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80021f0:	4b14      	ldr	r3, [pc, #80]	; (8002244 <MX_SPI3_Init+0x6c>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021f6:	4b13      	ldr	r3, [pc, #76]	; (8002244 <MX_SPI3_Init+0x6c>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021fc:	4b11      	ldr	r3, [pc, #68]	; (8002244 <MX_SPI3_Init+0x6c>)
 80021fe:	2200      	movs	r2, #0
 8002200:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002202:	4b10      	ldr	r3, [pc, #64]	; (8002244 <MX_SPI3_Init+0x6c>)
 8002204:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002208:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800220a:	4b0e      	ldr	r3, [pc, #56]	; (8002244 <MX_SPI3_Init+0x6c>)
 800220c:	2218      	movs	r2, #24
 800220e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002210:	4b0c      	ldr	r3, [pc, #48]	; (8002244 <MX_SPI3_Init+0x6c>)
 8002212:	2200      	movs	r2, #0
 8002214:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002216:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <MX_SPI3_Init+0x6c>)
 8002218:	2200      	movs	r2, #0
 800221a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800221c:	4b09      	ldr	r3, [pc, #36]	; (8002244 <MX_SPI3_Init+0x6c>)
 800221e:	2200      	movs	r2, #0
 8002220:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002222:	4b08      	ldr	r3, [pc, #32]	; (8002244 <MX_SPI3_Init+0x6c>)
 8002224:	220a      	movs	r2, #10
 8002226:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002228:	4806      	ldr	r0, [pc, #24]	; (8002244 <MX_SPI3_Init+0x6c>)
 800222a:	f005 fda5 	bl	8007d78 <HAL_SPI_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d002      	beq.n	800223a <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8002234:	f7ff ff92 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */
  else printf("\nSPI3 start success!!!\n");
  /* USER CODE END SPI3_Init 2 */

}
 8002238:	e002      	b.n	8002240 <MX_SPI3_Init+0x68>
  else printf("\nSPI3 start success!!!\n");
 800223a:	4804      	ldr	r0, [pc, #16]	; (800224c <MX_SPI3_Init+0x74>)
 800223c:	f009 feb6 	bl	800bfac <puts>
}
 8002240:	bf00      	nop
 8002242:	bd80      	pop	{r7, pc}
 8002244:	200005ec 	.word	0x200005ec
 8002248:	40003c00 	.word	0x40003c00
 800224c:	08012068 	.word	0x08012068

08002250 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08c      	sub	sp, #48	; 0x30
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002258:	f107 031c 	add.w	r3, r7, #28
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	60da      	str	r2, [r3, #12]
 8002266:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a37      	ldr	r2, [pc, #220]	; (800234c <HAL_SPI_MspInit+0xfc>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d135      	bne.n	80022de <HAL_SPI_MspInit+0x8e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002272:	2300      	movs	r3, #0
 8002274:	61bb      	str	r3, [r7, #24]
 8002276:	4b36      	ldr	r3, [pc, #216]	; (8002350 <HAL_SPI_MspInit+0x100>)
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	4a35      	ldr	r2, [pc, #212]	; (8002350 <HAL_SPI_MspInit+0x100>)
 800227c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002280:	6413      	str	r3, [r2, #64]	; 0x40
 8002282:	4b33      	ldr	r3, [pc, #204]	; (8002350 <HAL_SPI_MspInit+0x100>)
 8002284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002286:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800228a:	61bb      	str	r3, [r7, #24]
 800228c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800228e:	2300      	movs	r3, #0
 8002290:	617b      	str	r3, [r7, #20]
 8002292:	4b2f      	ldr	r3, [pc, #188]	; (8002350 <HAL_SPI_MspInit+0x100>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002296:	4a2e      	ldr	r2, [pc, #184]	; (8002350 <HAL_SPI_MspInit+0x100>)
 8002298:	f043 0302 	orr.w	r3, r3, #2
 800229c:	6313      	str	r3, [r2, #48]	; 0x30
 800229e:	4b2c      	ldr	r3, [pc, #176]	; (8002350 <HAL_SPI_MspInit+0x100>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	617b      	str	r3, [r7, #20]
 80022a8:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80022aa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80022ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b0:	2302      	movs	r3, #2
 80022b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b8:	2303      	movs	r3, #3
 80022ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80022bc:	2305      	movs	r3, #5
 80022be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022c0:	f107 031c 	add.w	r3, r7, #28
 80022c4:	4619      	mov	r1, r3
 80022c6:	4823      	ldr	r0, [pc, #140]	; (8002354 <HAL_SPI_MspInit+0x104>)
 80022c8:	f004 fed6 	bl	8007078 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80022cc:	2200      	movs	r2, #0
 80022ce:	2105      	movs	r1, #5
 80022d0:	2024      	movs	r0, #36	; 0x24
 80022d2:	f004 faa5 	bl	8006820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80022d6:	2024      	movs	r0, #36	; 0x24
 80022d8:	f004 fabe 	bl	8006858 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80022dc:	e031      	b.n	8002342 <HAL_SPI_MspInit+0xf2>
  else if(spiHandle->Instance==SPI3)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a1d      	ldr	r2, [pc, #116]	; (8002358 <HAL_SPI_MspInit+0x108>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d12c      	bne.n	8002342 <HAL_SPI_MspInit+0xf2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80022e8:	2300      	movs	r3, #0
 80022ea:	613b      	str	r3, [r7, #16]
 80022ec:	4b18      	ldr	r3, [pc, #96]	; (8002350 <HAL_SPI_MspInit+0x100>)
 80022ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f0:	4a17      	ldr	r2, [pc, #92]	; (8002350 <HAL_SPI_MspInit+0x100>)
 80022f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022f6:	6413      	str	r3, [r2, #64]	; 0x40
 80022f8:	4b15      	ldr	r3, [pc, #84]	; (8002350 <HAL_SPI_MspInit+0x100>)
 80022fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002304:	2300      	movs	r3, #0
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	4b11      	ldr	r3, [pc, #68]	; (8002350 <HAL_SPI_MspInit+0x100>)
 800230a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230c:	4a10      	ldr	r2, [pc, #64]	; (8002350 <HAL_SPI_MspInit+0x100>)
 800230e:	f043 0304 	orr.w	r3, r3, #4
 8002312:	6313      	str	r3, [r2, #48]	; 0x30
 8002314:	4b0e      	ldr	r3, [pc, #56]	; (8002350 <HAL_SPI_MspInit+0x100>)
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002318:	f003 0304 	and.w	r3, r3, #4
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002320:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002326:	2302      	movs	r3, #2
 8002328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232a:	2300      	movs	r3, #0
 800232c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800232e:	2303      	movs	r3, #3
 8002330:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002332:	2306      	movs	r3, #6
 8002334:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002336:	f107 031c 	add.w	r3, r7, #28
 800233a:	4619      	mov	r1, r3
 800233c:	4807      	ldr	r0, [pc, #28]	; (800235c <HAL_SPI_MspInit+0x10c>)
 800233e:	f004 fe9b 	bl	8007078 <HAL_GPIO_Init>
}
 8002342:	bf00      	nop
 8002344:	3730      	adds	r7, #48	; 0x30
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	40003800 	.word	0x40003800
 8002350:	40023800 	.word	0x40023800
 8002354:	40020400 	.word	0x40020400
 8002358:	40003c00 	.word	0x40003c00
 800235c:	40020800 	.word	0x40020800

08002360 <Spi_RW>:
}

/* USER CODE BEGIN 1 */

uint8_t Spi_RW(uint8_t Txdata)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af02      	add	r7, sp, #8
 8002366:	4603      	mov	r3, r0
 8002368:	71fb      	strb	r3, [r7, #7]
//	while (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) == RESET);
//	SPI_I2S_SendData(SPI3, dat);
//	while (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_RXNE) == RESET);
//	return SPI_I2S_ReceiveData(SPI3);
	uint8_t Rxdata;
	if(HAL_SPI_TransmitReceive(&hspi3,&Txdata,&Rxdata,1,1000) == HAL_OK)
 800236a:	f107 020f 	add.w	r2, r7, #15
 800236e:	1df9      	adds	r1, r7, #7
 8002370:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002374:	9300      	str	r3, [sp, #0]
 8002376:	2301      	movs	r3, #1
 8002378:	4807      	ldr	r0, [pc, #28]	; (8002398 <Spi_RW+0x38>)
 800237a:	f005 fd86 	bl	8007e8a <HAL_SPI_TransmitReceive>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <Spi_RW+0x28>
	{
		return Rxdata;
 8002384:	7bfb      	ldrb	r3, [r7, #15]
 8002386:	e003      	b.n	8002390 <Spi_RW+0x30>
	}
	else
		printf("\nSPI receive failed!!!\n");
 8002388:	4804      	ldr	r0, [pc, #16]	; (800239c <Spi_RW+0x3c>)
 800238a:	f009 fe0f 	bl	800bfac <puts>
	return 9;
 800238e:	2309      	movs	r3, #9
}
 8002390:	4618      	mov	r0, r3
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	200005ec 	.word	0x200005ec
 800239c:	08012080 	.word	0x08012080

080023a0 <SPI_CS>:
        pData[i] = Spi_RW(0);
    }
}

void SPI_CS(uint8_t sel,uint8_t set)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	460a      	mov	r2, r1
 80023aa:	71fb      	strb	r3, [r7, #7]
 80023ac:	4613      	mov	r3, r2
 80023ae:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_SET);
 80023b0:	2201      	movs	r2, #1
 80023b2:	2120      	movs	r1, #32
 80023b4:	4841      	ldr	r0, [pc, #260]	; (80024bc <SPI_CS+0x11c>)
 80023b6:	f004 fffb 	bl	80073b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_SET);
 80023ba:	2201      	movs	r2, #1
 80023bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023c0:	483e      	ldr	r0, [pc, #248]	; (80024bc <SPI_CS+0x11c>)
 80023c2:	f004 fff5 	bl	80073b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,GPIO_PIN_SET);
 80023c6:	2201      	movs	r2, #1
 80023c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023cc:	483b      	ldr	r0, [pc, #236]	; (80024bc <SPI_CS+0x11c>)
 80023ce:	f004 ffef 	bl	80073b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_SET);
 80023d2:	2201      	movs	r2, #1
 80023d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023d8:	4839      	ldr	r0, [pc, #228]	; (80024c0 <SPI_CS+0x120>)
 80023da:	f004 ffe9 	bl	80073b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_SET);
 80023de:	2201      	movs	r2, #1
 80023e0:	2110      	movs	r1, #16
 80023e2:	4838      	ldr	r0, [pc, #224]	; (80024c4 <SPI_CS+0x124>)
 80023e4:	f004 ffe4 	bl	80073b0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80023e8:	2001      	movs	r0, #1
 80023ea:	f003 fadb 	bl	80059a4 <HAL_Delay>
switch(sel)
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	2b04      	cmp	r3, #4
 80023f2:	d85e      	bhi.n	80024b2 <SPI_CS+0x112>
 80023f4:	a201      	add	r2, pc, #4	; (adr r2, 80023fc <SPI_CS+0x5c>)
 80023f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023fa:	bf00      	nop
 80023fc:	08002411 	.word	0x08002411
 8002400:	0800242f 	.word	0x0800242f
 8002404:	0800244d 	.word	0x0800244d
 8002408:	0800246f 	.word	0x0800246f
 800240c:	08002491 	.word	0x08002491
{
	case MPU9250:
		if(set)
 8002410:	79bb      	ldrb	r3, [r7, #6]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d005      	beq.n	8002422 <SPI_CS+0x82>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_SET);
 8002416:	2201      	movs	r2, #1
 8002418:	2120      	movs	r1, #32
 800241a:	4828      	ldr	r0, [pc, #160]	; (80024bc <SPI_CS+0x11c>)
 800241c:	f004 ffc8 	bl	80073b0 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_RESET);
		break;
 8002420:	e047      	b.n	80024b2 <SPI_CS+0x112>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_RESET);
 8002422:	2200      	movs	r2, #0
 8002424:	2120      	movs	r1, #32
 8002426:	4825      	ldr	r0, [pc, #148]	; (80024bc <SPI_CS+0x11c>)
 8002428:	f004 ffc2 	bl	80073b0 <HAL_GPIO_WritePin>
		break;
 800242c:	e041      	b.n	80024b2 <SPI_CS+0x112>
	case NRF2401:
		if(set)
 800242e:	79bb      	ldrb	r3, [r7, #6]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d005      	beq.n	8002440 <SPI_CS+0xa0>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_SET);
 8002434:	2201      	movs	r2, #1
 8002436:	2110      	movs	r1, #16
 8002438:	4822      	ldr	r0, [pc, #136]	; (80024c4 <SPI_CS+0x124>)
 800243a:	f004 ffb9 	bl	80073b0 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_RESET);
		break;
 800243e:	e038      	b.n	80024b2 <SPI_CS+0x112>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_RESET);
 8002440:	2200      	movs	r2, #0
 8002442:	2110      	movs	r1, #16
 8002444:	481f      	ldr	r0, [pc, #124]	; (80024c4 <SPI_CS+0x124>)
 8002446:	f004 ffb3 	bl	80073b0 <HAL_GPIO_WritePin>
		break;
 800244a:	e032      	b.n	80024b2 <SPI_CS+0x112>
	case MS5611:
		if(set)
 800244c:	79bb      	ldrb	r3, [r7, #6]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d006      	beq.n	8002460 <SPI_CS+0xc0>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_SET);
 8002452:	2201      	movs	r2, #1
 8002454:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002458:	4819      	ldr	r0, [pc, #100]	; (80024c0 <SPI_CS+0x120>)
 800245a:	f004 ffa9 	bl	80073b0 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_RESET);
		break;
 800245e:	e028      	b.n	80024b2 <SPI_CS+0x112>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_RESET);
 8002460:	2200      	movs	r2, #0
 8002462:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002466:	4816      	ldr	r0, [pc, #88]	; (80024c0 <SPI_CS+0x120>)
 8002468:	f004 ffa2 	bl	80073b0 <HAL_GPIO_WritePin>
		break;
 800246c:	e021      	b.n	80024b2 <SPI_CS+0x112>
	case CS_FLASH:
		if(set)
 800246e:	79bb      	ldrb	r3, [r7, #6]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d006      	beq.n	8002482 <SPI_CS+0xe2>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_SET);
 8002474:	2201      	movs	r2, #1
 8002476:	f44f 7180 	mov.w	r1, #256	; 0x100
 800247a:	4810      	ldr	r0, [pc, #64]	; (80024bc <SPI_CS+0x11c>)
 800247c:	f004 ff98 	bl	80073b0 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_RESET);
		break;
 8002480:	e017      	b.n	80024b2 <SPI_CS+0x112>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,GPIO_PIN_RESET);
 8002482:	2200      	movs	r2, #0
 8002484:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002488:	480c      	ldr	r0, [pc, #48]	; (80024bc <SPI_CS+0x11c>)
 800248a:	f004 ff91 	bl	80073b0 <HAL_GPIO_WritePin>
		break;
 800248e:	e010      	b.n	80024b2 <SPI_CS+0x112>
	case CS_LIS:
		if(set)
 8002490:	79bb      	ldrb	r3, [r7, #6]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d006      	beq.n	80024a4 <SPI_CS+0x104>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,GPIO_PIN_SET);
 8002496:	2201      	movs	r2, #1
 8002498:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800249c:	4807      	ldr	r0, [pc, #28]	; (80024bc <SPI_CS+0x11c>)
 800249e:	f004 ff87 	bl	80073b0 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,GPIO_PIN_RESET);
		break;
 80024a2:	e005      	b.n	80024b0 <SPI_CS+0x110>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15,GPIO_PIN_RESET);
 80024a4:	2200      	movs	r2, #0
 80024a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024aa:	4804      	ldr	r0, [pc, #16]	; (80024bc <SPI_CS+0x11c>)
 80024ac:	f004 ff80 	bl	80073b0 <HAL_GPIO_WritePin>
		break;
 80024b0:	bf00      	nop
}
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40020000 	.word	0x40020000
 80024c0:	40020400 	.word	0x40020400
 80024c4:	40020800 	.word	0x40020800

080024c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	607b      	str	r3, [r7, #4]
 80024d2:	4b12      	ldr	r3, [pc, #72]	; (800251c <HAL_MspInit+0x54>)
 80024d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d6:	4a11      	ldr	r2, [pc, #68]	; (800251c <HAL_MspInit+0x54>)
 80024d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024dc:	6453      	str	r3, [r2, #68]	; 0x44
 80024de:	4b0f      	ldr	r3, [pc, #60]	; (800251c <HAL_MspInit+0x54>)
 80024e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024e6:	607b      	str	r3, [r7, #4]
 80024e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024ea:	2300      	movs	r3, #0
 80024ec:	603b      	str	r3, [r7, #0]
 80024ee:	4b0b      	ldr	r3, [pc, #44]	; (800251c <HAL_MspInit+0x54>)
 80024f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f2:	4a0a      	ldr	r2, [pc, #40]	; (800251c <HAL_MspInit+0x54>)
 80024f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024f8:	6413      	str	r3, [r2, #64]	; 0x40
 80024fa:	4b08      	ldr	r3, [pc, #32]	; (800251c <HAL_MspInit+0x54>)
 80024fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002502:	603b      	str	r3, [r7, #0]
 8002504:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002506:	2200      	movs	r2, #0
 8002508:	210f      	movs	r1, #15
 800250a:	f06f 0001 	mvn.w	r0, #1
 800250e:	f004 f987 	bl	8006820 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002512:	bf00      	nop
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40023800 	.word	0x40023800

08002520 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b08c      	sub	sp, #48	; 0x30
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002528:	2300      	movs	r3, #0
 800252a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002530:	2300      	movs	r3, #0
 8002532:	60bb      	str	r3, [r7, #8]
 8002534:	4b2f      	ldr	r3, [pc, #188]	; (80025f4 <HAL_InitTick+0xd4>)
 8002536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002538:	4a2e      	ldr	r2, [pc, #184]	; (80025f4 <HAL_InitTick+0xd4>)
 800253a:	f043 0301 	orr.w	r3, r3, #1
 800253e:	6453      	str	r3, [r2, #68]	; 0x44
 8002540:	4b2c      	ldr	r3, [pc, #176]	; (80025f4 <HAL_InitTick+0xd4>)
 8002542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	60bb      	str	r3, [r7, #8]
 800254a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800254c:	f107 020c 	add.w	r2, r7, #12
 8002550:	f107 0310 	add.w	r3, r7, #16
 8002554:	4611      	mov	r1, r2
 8002556:	4618      	mov	r0, r3
 8002558:	f005 fbdc 	bl	8007d14 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800255c:	f005 fbc6 	bl	8007cec <HAL_RCC_GetPCLK2Freq>
 8002560:	4603      	mov	r3, r0
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002568:	4a23      	ldr	r2, [pc, #140]	; (80025f8 <HAL_InitTick+0xd8>)
 800256a:	fba2 2303 	umull	r2, r3, r2, r3
 800256e:	0c9b      	lsrs	r3, r3, #18
 8002570:	3b01      	subs	r3, #1
 8002572:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002574:	4b21      	ldr	r3, [pc, #132]	; (80025fc <HAL_InitTick+0xdc>)
 8002576:	4a22      	ldr	r2, [pc, #136]	; (8002600 <HAL_InitTick+0xe0>)
 8002578:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800257a:	4b20      	ldr	r3, [pc, #128]	; (80025fc <HAL_InitTick+0xdc>)
 800257c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002580:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002582:	4a1e      	ldr	r2, [pc, #120]	; (80025fc <HAL_InitTick+0xdc>)
 8002584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002586:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002588:	4b1c      	ldr	r3, [pc, #112]	; (80025fc <HAL_InitTick+0xdc>)
 800258a:	2200      	movs	r2, #0
 800258c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800258e:	4b1b      	ldr	r3, [pc, #108]	; (80025fc <HAL_InitTick+0xdc>)
 8002590:	2200      	movs	r2, #0
 8002592:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002594:	4b19      	ldr	r3, [pc, #100]	; (80025fc <HAL_InitTick+0xdc>)
 8002596:	2200      	movs	r2, #0
 8002598:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800259a:	4818      	ldr	r0, [pc, #96]	; (80025fc <HAL_InitTick+0xdc>)
 800259c:	f006 f800 	bl	80085a0 <HAL_TIM_Base_Init>
 80025a0:	4603      	mov	r3, r0
 80025a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80025a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d11b      	bne.n	80025e6 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80025ae:	4813      	ldr	r0, [pc, #76]	; (80025fc <HAL_InitTick+0xdc>)
 80025b0:	f006 f850 	bl	8008654 <HAL_TIM_Base_Start_IT>
 80025b4:	4603      	mov	r3, r0
 80025b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80025ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d111      	bne.n	80025e6 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80025c2:	2019      	movs	r0, #25
 80025c4:	f004 f948 	bl	8006858 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2b0f      	cmp	r3, #15
 80025cc:	d808      	bhi.n	80025e0 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80025ce:	2200      	movs	r2, #0
 80025d0:	6879      	ldr	r1, [r7, #4]
 80025d2:	2019      	movs	r0, #25
 80025d4:	f004 f924 	bl	8006820 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025d8:	4a0a      	ldr	r2, [pc, #40]	; (8002604 <HAL_InitTick+0xe4>)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	e002      	b.n	80025e6 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80025e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3730      	adds	r7, #48	; 0x30
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40023800 	.word	0x40023800
 80025f8:	431bde83 	.word	0x431bde83
 80025fc:	20000644 	.word	0x20000644
 8002600:	40010000 	.word	0x40010000
 8002604:	20000004 	.word	0x20000004

08002608 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800260c:	e7fe      	b.n	800260c <NMI_Handler+0x4>

0800260e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800260e:	b480      	push	{r7}
 8002610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002612:	e7fe      	b.n	8002612 <HardFault_Handler+0x4>

08002614 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002618:	e7fe      	b.n	8002618 <MemManage_Handler+0x4>

0800261a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800261a:	b480      	push	{r7}
 800261c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800261e:	e7fe      	b.n	800261e <BusFault_Handler+0x4>

08002620 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002624:	e7fe      	b.n	8002624 <UsageFault_Handler+0x4>

08002626 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002626:	b480      	push	{r7}
 8002628:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800262a:	bf00      	nop
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002638:	4802      	ldr	r0, [pc, #8]	; (8002644 <CAN1_RX0_IRQHandler+0x10>)
 800263a:	f003 fe0a 	bl	8006252 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800263e:	bf00      	nop
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	20000278 	.word	0x20000278

08002648 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800264c:	4802      	ldr	r0, [pc, #8]	; (8002658 <CAN1_RX1_IRQHandler+0x10>)
 800264e:	f003 fe00 	bl	8006252 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20000278 	.word	0x20000278

0800265c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002660:	4802      	ldr	r0, [pc, #8]	; (800266c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002662:	f006 f867 	bl	8008734 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	20000644 	.word	0x20000644

08002670 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002674:	4802      	ldr	r0, [pc, #8]	; (8002680 <SPI2_IRQHandler+0x10>)
 8002676:	f005 fdab 	bl	80081d0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20000594 	.word	0x20000594

08002684 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002688:	4802      	ldr	r0, [pc, #8]	; (8002694 <USART1_IRQHandler+0x10>)
 800268a:	f006 fb33 	bl	8008cf4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	2000082c 	.word	0x2000082c

08002698 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800269c:	4802      	ldr	r0, [pc, #8]	; (80026a8 <DMA2_Stream2_IRQHandler+0x10>)
 800269e:	f004 fa81 	bl	8006ba4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20000870 	.word	0x20000870

080026ac <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80026b0:	4802      	ldr	r0, [pc, #8]	; (80026bc <CAN2_RX0_IRQHandler+0x10>)
 80026b2:	f003 fdce 	bl	8006252 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	200002a0 	.word	0x200002a0

080026c0 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80026c4:	4802      	ldr	r0, [pc, #8]	; (80026d0 <CAN2_RX1_IRQHandler+0x10>)
 80026c6:	f003 fdc4 	bl	8006252 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	200002a0 	.word	0x200002a0

080026d4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80026d8:	4802      	ldr	r0, [pc, #8]	; (80026e4 <DMA2_Stream7_IRQHandler+0x10>)
 80026da:	f004 fa63 	bl	8006ba4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	200008d0 	.word	0x200008d0

080026e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
	return 1;
 80026ec:	2301      	movs	r3, #1
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <_kill>:

int _kill(int pid, int sig)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002702:	f008 fd13 	bl	800b12c <__errno>
 8002706:	4603      	mov	r3, r0
 8002708:	2216      	movs	r2, #22
 800270a:	601a      	str	r2, [r3, #0]
	return -1;
 800270c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002710:	4618      	mov	r0, r3
 8002712:	3708      	adds	r7, #8
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <_exit>:

void _exit (int status)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002720:	f04f 31ff 	mov.w	r1, #4294967295
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f7ff ffe7 	bl	80026f8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800272a:	e7fe      	b.n	800272a <_exit+0x12>

0800272c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002738:	2300      	movs	r3, #0
 800273a:	617b      	str	r3, [r7, #20]
 800273c:	e00a      	b.n	8002754 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800273e:	f3af 8000 	nop.w
 8002742:	4601      	mov	r1, r0
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	1c5a      	adds	r2, r3, #1
 8002748:	60ba      	str	r2, [r7, #8]
 800274a:	b2ca      	uxtb	r2, r1
 800274c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	3301      	adds	r3, #1
 8002752:	617b      	str	r3, [r7, #20]
 8002754:	697a      	ldr	r2, [r7, #20]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	429a      	cmp	r2, r3
 800275a:	dbf0      	blt.n	800273e <_read+0x12>
	}

return len;
 800275c:	687b      	ldr	r3, [r7, #4]
}
 800275e:	4618      	mov	r0, r3
 8002760:	3718      	adds	r7, #24
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002766:	b580      	push	{r7, lr}
 8002768:	b086      	sub	sp, #24
 800276a:	af00      	add	r7, sp, #0
 800276c:	60f8      	str	r0, [r7, #12]
 800276e:	60b9      	str	r1, [r7, #8]
 8002770:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002772:	2300      	movs	r3, #0
 8002774:	617b      	str	r3, [r7, #20]
 8002776:	e009      	b.n	800278c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	1c5a      	adds	r2, r3, #1
 800277c:	60ba      	str	r2, [r7, #8]
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	4618      	mov	r0, r3
 8002782:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	3301      	adds	r3, #1
 800278a:	617b      	str	r3, [r7, #20]
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	429a      	cmp	r2, r3
 8002792:	dbf1      	blt.n	8002778 <_write+0x12>
	}
	return len;
 8002794:	687b      	ldr	r3, [r7, #4]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3718      	adds	r7, #24
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <_close>:

int _close(int file)
{
 800279e:	b480      	push	{r7}
 80027a0:	b083      	sub	sp, #12
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
	return -1;
 80027a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr

080027b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027b6:	b480      	push	{r7}
 80027b8:	b083      	sub	sp, #12
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
 80027be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027c6:	605a      	str	r2, [r3, #4]
	return 0;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <_isatty>:

int _isatty(int file)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b083      	sub	sp, #12
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
	return 1;
 80027de:	2301      	movs	r3, #1
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr

080027ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b085      	sub	sp, #20
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
	return 0;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3714      	adds	r7, #20
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
	...

08002808 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002810:	4a14      	ldr	r2, [pc, #80]	; (8002864 <_sbrk+0x5c>)
 8002812:	4b15      	ldr	r3, [pc, #84]	; (8002868 <_sbrk+0x60>)
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800281c:	4b13      	ldr	r3, [pc, #76]	; (800286c <_sbrk+0x64>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d102      	bne.n	800282a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002824:	4b11      	ldr	r3, [pc, #68]	; (800286c <_sbrk+0x64>)
 8002826:	4a12      	ldr	r2, [pc, #72]	; (8002870 <_sbrk+0x68>)
 8002828:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800282a:	4b10      	ldr	r3, [pc, #64]	; (800286c <_sbrk+0x64>)
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4413      	add	r3, r2
 8002832:	693a      	ldr	r2, [r7, #16]
 8002834:	429a      	cmp	r2, r3
 8002836:	d207      	bcs.n	8002848 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002838:	f008 fc78 	bl	800b12c <__errno>
 800283c:	4603      	mov	r3, r0
 800283e:	220c      	movs	r2, #12
 8002840:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002842:	f04f 33ff 	mov.w	r3, #4294967295
 8002846:	e009      	b.n	800285c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002848:	4b08      	ldr	r3, [pc, #32]	; (800286c <_sbrk+0x64>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800284e:	4b07      	ldr	r3, [pc, #28]	; (800286c <_sbrk+0x64>)
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4413      	add	r3, r2
 8002856:	4a05      	ldr	r2, [pc, #20]	; (800286c <_sbrk+0x64>)
 8002858:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800285a:	68fb      	ldr	r3, [r7, #12]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3718      	adds	r7, #24
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	20020000 	.word	0x20020000
 8002868:	00000400 	.word	0x00000400
 800286c:	2000068c 	.word	0x2000068c
 8002870:	20005f38 	.word	0x20005f38

08002874 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002878:	4b06      	ldr	r3, [pc, #24]	; (8002894 <SystemInit+0x20>)
 800287a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287e:	4a05      	ldr	r2, [pc, #20]	; (8002894 <SystemInit+0x20>)
 8002880:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002884:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002888:	bf00      	nop
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800289c:	4b11      	ldr	r3, [pc, #68]	; (80028e4 <MX_USART1_UART_Init+0x4c>)
 800289e:	4a12      	ldr	r2, [pc, #72]	; (80028e8 <MX_USART1_UART_Init+0x50>)
 80028a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80028a2:	4b10      	ldr	r3, [pc, #64]	; (80028e4 <MX_USART1_UART_Init+0x4c>)
 80028a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80028a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028aa:	4b0e      	ldr	r3, [pc, #56]	; (80028e4 <MX_USART1_UART_Init+0x4c>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028b0:	4b0c      	ldr	r3, [pc, #48]	; (80028e4 <MX_USART1_UART_Init+0x4c>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028b6:	4b0b      	ldr	r3, [pc, #44]	; (80028e4 <MX_USART1_UART_Init+0x4c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028bc:	4b09      	ldr	r3, [pc, #36]	; (80028e4 <MX_USART1_UART_Init+0x4c>)
 80028be:	220c      	movs	r2, #12
 80028c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028c2:	4b08      	ldr	r3, [pc, #32]	; (80028e4 <MX_USART1_UART_Init+0x4c>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028c8:	4b06      	ldr	r3, [pc, #24]	; (80028e4 <MX_USART1_UART_Init+0x4c>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028ce:	4805      	ldr	r0, [pc, #20]	; (80028e4 <MX_USART1_UART_Init+0x4c>)
 80028d0:	f006 f914 	bl	8008afc <HAL_UART_Init>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80028da:	f7ff fc3f 	bl	800215c <Error_Handler>
  /* USER CODE BEGIN USART1_Init 2 */
//  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
//  HAL_UART_Receive_DMA(&huart1,USART1_RX_BUF,BUFFER_SIZE);
  /* USER CODE END USART1_Init 2 */

}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	2000082c 	.word	0x2000082c
 80028e8:	40011000 	.word	0x40011000

080028ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b08a      	sub	sp, #40	; 0x28
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028f4:	f107 0314 	add.w	r3, r7, #20
 80028f8:	2200      	movs	r2, #0
 80028fa:	601a      	str	r2, [r3, #0]
 80028fc:	605a      	str	r2, [r3, #4]
 80028fe:	609a      	str	r2, [r3, #8]
 8002900:	60da      	str	r2, [r3, #12]
 8002902:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a4d      	ldr	r2, [pc, #308]	; (8002a40 <HAL_UART_MspInit+0x154>)
 800290a:	4293      	cmp	r3, r2
 800290c:	f040 8093 	bne.w	8002a36 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002910:	2300      	movs	r3, #0
 8002912:	613b      	str	r3, [r7, #16]
 8002914:	4b4b      	ldr	r3, [pc, #300]	; (8002a44 <HAL_UART_MspInit+0x158>)
 8002916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002918:	4a4a      	ldr	r2, [pc, #296]	; (8002a44 <HAL_UART_MspInit+0x158>)
 800291a:	f043 0310 	orr.w	r3, r3, #16
 800291e:	6453      	str	r3, [r2, #68]	; 0x44
 8002920:	4b48      	ldr	r3, [pc, #288]	; (8002a44 <HAL_UART_MspInit+0x158>)
 8002922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002924:	f003 0310 	and.w	r3, r3, #16
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800292c:	2300      	movs	r3, #0
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	4b44      	ldr	r3, [pc, #272]	; (8002a44 <HAL_UART_MspInit+0x158>)
 8002932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002934:	4a43      	ldr	r2, [pc, #268]	; (8002a44 <HAL_UART_MspInit+0x158>)
 8002936:	f043 0301 	orr.w	r3, r3, #1
 800293a:	6313      	str	r3, [r2, #48]	; 0x30
 800293c:	4b41      	ldr	r3, [pc, #260]	; (8002a44 <HAL_UART_MspInit+0x158>)
 800293e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002940:	f003 0301 	and.w	r3, r3, #1
 8002944:	60fb      	str	r3, [r7, #12]
 8002946:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002948:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800294c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294e:	2302      	movs	r3, #2
 8002950:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002952:	2300      	movs	r3, #0
 8002954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002956:	2303      	movs	r3, #3
 8002958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800295a:	2307      	movs	r3, #7
 800295c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800295e:	f107 0314 	add.w	r3, r7, #20
 8002962:	4619      	mov	r1, r3
 8002964:	4838      	ldr	r0, [pc, #224]	; (8002a48 <HAL_UART_MspInit+0x15c>)
 8002966:	f004 fb87 	bl	8007078 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800296a:	4b38      	ldr	r3, [pc, #224]	; (8002a4c <HAL_UART_MspInit+0x160>)
 800296c:	4a38      	ldr	r2, [pc, #224]	; (8002a50 <HAL_UART_MspInit+0x164>)
 800296e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002970:	4b36      	ldr	r3, [pc, #216]	; (8002a4c <HAL_UART_MspInit+0x160>)
 8002972:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002976:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002978:	4b34      	ldr	r3, [pc, #208]	; (8002a4c <HAL_UART_MspInit+0x160>)
 800297a:	2200      	movs	r2, #0
 800297c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800297e:	4b33      	ldr	r3, [pc, #204]	; (8002a4c <HAL_UART_MspInit+0x160>)
 8002980:	2200      	movs	r2, #0
 8002982:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002984:	4b31      	ldr	r3, [pc, #196]	; (8002a4c <HAL_UART_MspInit+0x160>)
 8002986:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800298a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800298c:	4b2f      	ldr	r3, [pc, #188]	; (8002a4c <HAL_UART_MspInit+0x160>)
 800298e:	2200      	movs	r2, #0
 8002990:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002992:	4b2e      	ldr	r3, [pc, #184]	; (8002a4c <HAL_UART_MspInit+0x160>)
 8002994:	2200      	movs	r2, #0
 8002996:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002998:	4b2c      	ldr	r3, [pc, #176]	; (8002a4c <HAL_UART_MspInit+0x160>)
 800299a:	2200      	movs	r2, #0
 800299c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800299e:	4b2b      	ldr	r3, [pc, #172]	; (8002a4c <HAL_UART_MspInit+0x160>)
 80029a0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80029a4:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029a6:	4b29      	ldr	r3, [pc, #164]	; (8002a4c <HAL_UART_MspInit+0x160>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80029ac:	4827      	ldr	r0, [pc, #156]	; (8002a4c <HAL_UART_MspInit+0x160>)
 80029ae:	f003 ff61 	bl	8006874 <HAL_DMA_Init>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80029b8:	f7ff fbd0 	bl	800215c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a23      	ldr	r2, [pc, #140]	; (8002a4c <HAL_UART_MspInit+0x160>)
 80029c0:	639a      	str	r2, [r3, #56]	; 0x38
 80029c2:	4a22      	ldr	r2, [pc, #136]	; (8002a4c <HAL_UART_MspInit+0x160>)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80029c8:	4b22      	ldr	r3, [pc, #136]	; (8002a54 <HAL_UART_MspInit+0x168>)
 80029ca:	4a23      	ldr	r2, [pc, #140]	; (8002a58 <HAL_UART_MspInit+0x16c>)
 80029cc:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80029ce:	4b21      	ldr	r3, [pc, #132]	; (8002a54 <HAL_UART_MspInit+0x168>)
 80029d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80029d4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029d6:	4b1f      	ldr	r3, [pc, #124]	; (8002a54 <HAL_UART_MspInit+0x168>)
 80029d8:	2240      	movs	r2, #64	; 0x40
 80029da:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029dc:	4b1d      	ldr	r3, [pc, #116]	; (8002a54 <HAL_UART_MspInit+0x168>)
 80029de:	2200      	movs	r2, #0
 80029e0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029e2:	4b1c      	ldr	r3, [pc, #112]	; (8002a54 <HAL_UART_MspInit+0x168>)
 80029e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029e8:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029ea:	4b1a      	ldr	r3, [pc, #104]	; (8002a54 <HAL_UART_MspInit+0x168>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029f0:	4b18      	ldr	r3, [pc, #96]	; (8002a54 <HAL_UART_MspInit+0x168>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80029f6:	4b17      	ldr	r3, [pc, #92]	; (8002a54 <HAL_UART_MspInit+0x168>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80029fc:	4b15      	ldr	r3, [pc, #84]	; (8002a54 <HAL_UART_MspInit+0x168>)
 80029fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002a02:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a04:	4b13      	ldr	r3, [pc, #76]	; (8002a54 <HAL_UART_MspInit+0x168>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002a0a:	4812      	ldr	r0, [pc, #72]	; (8002a54 <HAL_UART_MspInit+0x168>)
 8002a0c:	f003 ff32 	bl	8006874 <HAL_DMA_Init>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002a16:	f7ff fba1 	bl	800215c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4a0d      	ldr	r2, [pc, #52]	; (8002a54 <HAL_UART_MspInit+0x168>)
 8002a1e:	635a      	str	r2, [r3, #52]	; 0x34
 8002a20:	4a0c      	ldr	r2, [pc, #48]	; (8002a54 <HAL_UART_MspInit+0x168>)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002a26:	2200      	movs	r2, #0
 8002a28:	2105      	movs	r1, #5
 8002a2a:	2025      	movs	r0, #37	; 0x25
 8002a2c:	f003 fef8 	bl	8006820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a30:	2025      	movs	r0, #37	; 0x25
 8002a32:	f003 ff11 	bl	8006858 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002a36:	bf00      	nop
 8002a38:	3728      	adds	r7, #40	; 0x28
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	40011000 	.word	0x40011000
 8002a44:	40023800 	.word	0x40023800
 8002a48:	40020000 	.word	0x40020000
 8002a4c:	20000870 	.word	0x20000870
 8002a50:	40026440 	.word	0x40026440
 8002a54:	200008d0 	.word	0x200008d0
 8002a58:	400264b8 	.word	0x400264b8

08002a5c <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) //
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	4a0f      	ldr	r2, [pc, #60]	; (8002aa4 <HAL_UART_RxCpltCallback+0x48>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d116      	bne.n	8002a9a <HAL_UART_RxCpltCallback+0x3e>
	{
		USART1_RX_BUF[USART1_RX_CNT] = USART1_RX_TEMP[0];
 8002a6c:	4b0e      	ldr	r3, [pc, #56]	; (8002aa8 <HAL_UART_RxCpltCallback+0x4c>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a0e      	ldr	r2, [pc, #56]	; (8002aac <HAL_UART_RxCpltCallback+0x50>)
 8002a72:	7811      	ldrb	r1, [r2, #0]
 8002a74:	4a0e      	ldr	r2, [pc, #56]	; (8002ab0 <HAL_UART_RxCpltCallback+0x54>)
 8002a76:	54d1      	strb	r1, [r2, r3]
		USART1_RX_CNT++;
 8002a78:	4b0b      	ldr	r3, [pc, #44]	; (8002aa8 <HAL_UART_RxCpltCallback+0x4c>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	4a0a      	ldr	r2, [pc, #40]	; (8002aa8 <HAL_UART_RxCpltCallback+0x4c>)
 8002a80:	6013      	str	r3, [r2, #0]
		if( 0x0a == USART1_RX_TEMP[0]){
 8002a82:	4b0a      	ldr	r3, [pc, #40]	; (8002aac <HAL_UART_RxCpltCallback+0x50>)
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	2b0a      	cmp	r3, #10
 8002a88:	d102      	bne.n	8002a90 <HAL_UART_RxCpltCallback+0x34>
			USART1_RX_FLAG = 1;
 8002a8a:	4b0a      	ldr	r3, [pc, #40]	; (8002ab4 <HAL_UART_RxCpltCallback+0x58>)
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	701a      	strb	r2, [r3, #0]
		}
//		DmaPrintf("11111");
		HAL_UART_Receive_IT(&huart1, USART1_RX_TEMP, sizeof(USART1_RX_TEMP));
 8002a90:	2201      	movs	r2, #1
 8002a92:	4906      	ldr	r1, [pc, #24]	; (8002aac <HAL_UART_RxCpltCallback+0x50>)
 8002a94:	4803      	ldr	r0, [pc, #12]	; (8002aa4 <HAL_UART_RxCpltCallback+0x48>)
 8002a96:	f006 f87e 	bl	8008b96 <HAL_UART_Receive_IT>
	}


}
 8002a9a:	bf00      	nop
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	2000082c 	.word	0x2000082c
 8002aa8:	2000075c 	.word	0x2000075c
 8002aac:	20000760 	.word	0x20000760
 8002ab0:	20000690 	.word	0x20000690
 8002ab4:	20000758 	.word	0x20000758

08002ab8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ab8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002af0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002abc:	480d      	ldr	r0, [pc, #52]	; (8002af4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002abe:	490e      	ldr	r1, [pc, #56]	; (8002af8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002ac0:	4a0e      	ldr	r2, [pc, #56]	; (8002afc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ac4:	e002      	b.n	8002acc <LoopCopyDataInit>

08002ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aca:	3304      	adds	r3, #4

08002acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ad0:	d3f9      	bcc.n	8002ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ad2:	4a0b      	ldr	r2, [pc, #44]	; (8002b00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002ad4:	4c0b      	ldr	r4, [pc, #44]	; (8002b04 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ad8:	e001      	b.n	8002ade <LoopFillZerobss>

08002ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002adc:	3204      	adds	r2, #4

08002ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ae0:	d3fb      	bcc.n	8002ada <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ae2:	f7ff fec7 	bl	8002874 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ae6:	f008 fb27 	bl	800b138 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002aea:	f7ff fa8d 	bl	8002008 <main>
  bx  lr    
 8002aee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002af0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002af4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002af8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002afc:	080128b0 	.word	0x080128b0
  ldr r2, =_sbss
 8002b00:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002b04:	20005f38 	.word	0x20005f38

08002b08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b08:	e7fe      	b.n	8002b08 <ADC_IRQHandler>

08002b0a <Lis3mdl_SPI_WR>:
xyz_s16_t data_acc;
xyz_s16_t data_g;
_MEMS mems;

void Lis3mdl_SPI_WR(uint8_t add,uint8_t wrdata,uint8_t sel)
{
 8002b0a:	b580      	push	{r7, lr}
 8002b0c:	b082      	sub	sp, #8
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	4603      	mov	r3, r0
 8002b12:	71fb      	strb	r3, [r7, #7]
 8002b14:	460b      	mov	r3, r1
 8002b16:	71bb      	strb	r3, [r7, #6]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	717b      	strb	r3, [r7, #5]
  SPI_CS(sel,0);
 8002b1c:	797b      	ldrb	r3, [r7, #5]
 8002b1e:	2100      	movs	r1, #0
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff fc3d 	bl	80023a0 <SPI_CS>
  Spi_RW(add);
 8002b26:	79fb      	ldrb	r3, [r7, #7]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff fc19 	bl	8002360 <Spi_RW>
  Spi_RW(wrdata);
 8002b2e:	79bb      	ldrb	r3, [r7, #6]
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7ff fc15 	bl	8002360 <Spi_RW>
  SPI_CS(sel,1);
 8002b36:	797b      	ldrb	r3, [r7, #5]
 8002b38:	2101      	movs	r1, #1
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff fc30 	bl	80023a0 <SPI_CS>
}
 8002b40:	bf00      	nop
 8002b42:	3708      	adds	r7, #8
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <SPI_BufferRead>:


void SPI_BufferRead(uint8_t*buf, uint8_t add, uint8_t len,uint8_t sel)
{
 8002b48:	b590      	push	{r4, r7, lr}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	4608      	mov	r0, r1
 8002b52:	4611      	mov	r1, r2
 8002b54:	461a      	mov	r2, r3
 8002b56:	4603      	mov	r3, r0
 8002b58:	70fb      	strb	r3, [r7, #3]
 8002b5a:	460b      	mov	r3, r1
 8002b5c:	70bb      	strb	r3, [r7, #2]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	707b      	strb	r3, [r7, #1]
	uint8_t i=0;
 8002b62:	2300      	movs	r3, #0
 8002b64:	73fb      	strb	r3, [r7, #15]
	SPI_CS(sel,0);
 8002b66:	787b      	ldrb	r3, [r7, #1]
 8002b68:	2100      	movs	r1, #0
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7ff fc18 	bl	80023a0 <SPI_CS>
	if(sel!=CS_LIS)
 8002b70:	787b      	ldrb	r3, [r7, #1]
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d007      	beq.n	8002b86 <SPI_BufferRead+0x3e>
		Spi_RW(add|ST_SENSORS_SPI_READ);
 8002b76:	78fb      	ldrb	r3, [r7, #3]
 8002b78:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff fbee 	bl	8002360 <Spi_RW>
 8002b84:	e006      	b.n	8002b94 <SPI_BufferRead+0x4c>
	else
		Spi_RW(add|0xC0);
 8002b86:	78fb      	ldrb	r3, [r7, #3]
 8002b88:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff fbe6 	bl	8002360 <Spi_RW>
	for(i=0;i<len;i++)
 8002b94:	2300      	movs	r3, #0
 8002b96:	73fb      	strb	r3, [r7, #15]
 8002b98:	e00a      	b.n	8002bb0 <SPI_BufferRead+0x68>
	{
		*buf++ = Spi_RW(0xff);
 8002b9a:	687c      	ldr	r4, [r7, #4]
 8002b9c:	1c63      	adds	r3, r4, #1
 8002b9e:	607b      	str	r3, [r7, #4]
 8002ba0:	20ff      	movs	r0, #255	; 0xff
 8002ba2:	f7ff fbdd 	bl	8002360 <Spi_RW>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	7023      	strb	r3, [r4, #0]
	for(i=0;i<len;i++)
 8002baa:	7bfb      	ldrb	r3, [r7, #15]
 8002bac:	3301      	adds	r3, #1
 8002bae:	73fb      	strb	r3, [r7, #15]
 8002bb0:	7bfa      	ldrb	r2, [r7, #15]
 8002bb2:	78bb      	ldrb	r3, [r7, #2]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d3f0      	bcc.n	8002b9a <SPI_BufferRead+0x52>
	}
	SPI_CS(sel,1);
 8002bb8:	787b      	ldrb	r3, [r7, #1]
 8002bba:	2101      	movs	r1, #1
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff fbef 	bl	80023a0 <SPI_CS>
}
 8002bc2:	bf00      	nop
 8002bc4:	3714      	adds	r7, #20
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd90      	pop	{r4, r7, pc}
	...

08002bcc <LSM6_readGyro>:


// Reads the 3 gyro channels and stores them in vector g

void LSM6_readGyro(uint8_t fast)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer[6];
	SPI_BufferRead(buffer, OUTX_L_G, 6, MPU9250);
 8002bd6:	f107 0008 	add.w	r0, r7, #8
 8002bda:	2300      	movs	r3, #0
 8002bdc:	2206      	movs	r2, #6
 8002bde:	2122      	movs	r1, #34	; 0x22
 8002be0:	f7ff ffb2 	bl	8002b48 <SPI_BufferRead>

	data_g.x = (buffer[1] << 8) | buffer[0];
 8002be4:	7a7b      	ldrb	r3, [r7, #9]
 8002be6:	021b      	lsls	r3, r3, #8
 8002be8:	b21a      	sxth	r2, r3
 8002bea:	7a3b      	ldrb	r3, [r7, #8]
 8002bec:	b21b      	sxth	r3, r3
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	b21a      	sxth	r2, r3
 8002bf2:	4b26      	ldr	r3, [pc, #152]	; (8002c8c <LSM6_readGyro+0xc0>)
 8002bf4:	801a      	strh	r2, [r3, #0]
	data_g.y = (buffer[3] << 8) | buffer[2];
 8002bf6:	7afb      	ldrb	r3, [r7, #11]
 8002bf8:	021b      	lsls	r3, r3, #8
 8002bfa:	b21a      	sxth	r2, r3
 8002bfc:	7abb      	ldrb	r3, [r7, #10]
 8002bfe:	b21b      	sxth	r3, r3
 8002c00:	4313      	orrs	r3, r2
 8002c02:	b21a      	sxth	r2, r3
 8002c04:	4b21      	ldr	r3, [pc, #132]	; (8002c8c <LSM6_readGyro+0xc0>)
 8002c06:	805a      	strh	r2, [r3, #2]
	data_g.z = (buffer[5] << 8) | buffer[4];
 8002c08:	7b7b      	ldrb	r3, [r7, #13]
 8002c0a:	021b      	lsls	r3, r3, #8
 8002c0c:	b21a      	sxth	r2, r3
 8002c0e:	7b3b      	ldrb	r3, [r7, #12]
 8002c10:	b21b      	sxth	r3, r3
 8002c12:	4313      	orrs	r3, r2
 8002c14:	b21a      	sxth	r2, r3
 8002c16:	4b1d      	ldr	r3, [pc, #116]	; (8002c8c <LSM6_readGyro+0xc0>)
 8002c18:	809a      	strh	r2, [r3, #4]
	if(abs(data_g.x)<6000&&abs(data_g.y)<6000&&abs(data_g.z)<6000)
 8002c1a:	4b1c      	ldr	r3, [pc, #112]	; (8002c8c <LSM6_readGyro+0xc0>)
 8002c1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	bfb8      	it	lt
 8002c24:	425b      	neglt	r3, r3
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	f241 726f 	movw	r2, #5999	; 0x176f
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d828      	bhi.n	8002c82 <LSM6_readGyro+0xb6>
 8002c30:	4b16      	ldr	r3, [pc, #88]	; (8002c8c <LSM6_readGyro+0xc0>)
 8002c32:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	bfb8      	it	lt
 8002c3a:	425b      	neglt	r3, r3
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	f241 726f 	movw	r2, #5999	; 0x176f
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d81d      	bhi.n	8002c82 <LSM6_readGyro+0xb6>
 8002c46:	4b11      	ldr	r3, [pc, #68]	; (8002c8c <LSM6_readGyro+0xc0>)
 8002c48:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	bfb8      	it	lt
 8002c50:	425b      	neglt	r3, r3
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	f241 726f 	movw	r2, #5999	; 0x176f
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d812      	bhi.n	8002c82 <LSM6_readGyro+0xb6>
	{
		lis3mdl.Gyro_I16.x=data_g.y;
 8002c5c:	4b0b      	ldr	r3, [pc, #44]	; (8002c8c <LSM6_readGyro+0xc0>)
 8002c5e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002c62:	4b0b      	ldr	r3, [pc, #44]	; (8002c90 <LSM6_readGyro+0xc4>)
 8002c64:	815a      	strh	r2, [r3, #10]
		lis3mdl.Gyro_I16.y=-data_g.x;
 8002c66:	4b09      	ldr	r3, [pc, #36]	; (8002c8c <LSM6_readGyro+0xc0>)
 8002c68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	425b      	negs	r3, r3
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	b21a      	sxth	r2, r3
 8002c74:	4b06      	ldr	r3, [pc, #24]	; (8002c90 <LSM6_readGyro+0xc4>)
 8002c76:	819a      	strh	r2, [r3, #12]
		lis3mdl.Gyro_I16.z=data_g.z;
 8002c78:	4b04      	ldr	r3, [pc, #16]	; (8002c8c <LSM6_readGyro+0xc0>)
 8002c7a:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8002c7e:	4b04      	ldr	r3, [pc, #16]	; (8002c90 <LSM6_readGyro+0xc4>)
 8002c80:	81da      	strh	r2, [r3, #14]
	}
}
 8002c82:	bf00      	nop
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	20001dc0 	.word	0x20001dc0
 8002c90:	20001c40 	.word	0x20001c40

08002c94 <DS33_Init>:


void DS33_Init(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
//---------------init acc & gro
		Lis3mdl_SPI_WR(0x21,0x04,MPU9250);HAL_Delay(10);
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	2104      	movs	r1, #4
 8002c9e:	2021      	movs	r0, #33	; 0x21
 8002ca0:	f7ff ff33 	bl	8002b0a <Lis3mdl_SPI_WR>
 8002ca4:	200a      	movs	r0, #10
 8002ca6:	f002 fe7d 	bl	80059a4 <HAL_Delay>
		Lis3mdl_SPI_WR(CTRL1_XL, 0x4f,MPU9250);HAL_Delay(10);
 8002caa:	2200      	movs	r2, #0
 8002cac:	214f      	movs	r1, #79	; 0x4f
 8002cae:	2010      	movs	r0, #16
 8002cb0:	f7ff ff2b 	bl	8002b0a <Lis3mdl_SPI_WR>
 8002cb4:	200a      	movs	r0, #10
 8002cb6:	f002 fe75 	bl	80059a4 <HAL_Delay>
		Lis3mdl_SPI_WR(CTRL2_G, 0x4c,MPU9250);HAL_Delay(10);
 8002cba:	2200      	movs	r2, #0
 8002cbc:	214c      	movs	r1, #76	; 0x4c
 8002cbe:	2011      	movs	r0, #17
 8002cc0:	f7ff ff23 	bl	8002b0a <Lis3mdl_SPI_WR>
 8002cc4:	200a      	movs	r0, #10
 8002cc6:	f002 fe6d 	bl	80059a4 <HAL_Delay>
		Lis3mdl_SPI_WR(CTRL3_C, 0x04,MPU9250);HAL_Delay(10);
 8002cca:	2200      	movs	r2, #0
 8002ccc:	2104      	movs	r1, #4
 8002cce:	2012      	movs	r0, #18
 8002cd0:	f7ff ff1b 	bl	8002b0a <Lis3mdl_SPI_WR>
 8002cd4:	200a      	movs	r0, #10
 8002cd6:	f002 fe65 	bl	80059a4 <HAL_Delay>

		HAL_Delay(10);
 8002cda:	200a      	movs	r0, #10
 8002cdc:	f002 fe62 	bl	80059a4 <HAL_Delay>
		SPI_CS(MPU9250,0);
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	2000      	movs	r0, #0
 8002ce4:	f7ff fb5c 	bl	80023a0 <SPI_CS>
		Spi_RW(0x80|0x0f);
 8002ce8:	208f      	movs	r0, #143	; 0x8f
 8002cea:	f7ff fb39 	bl	8002360 <Spi_RW>
		uint8_t l_u8_ID1= Spi_RW(0xFF);
 8002cee:	20ff      	movs	r0, #255	; 0xff
 8002cf0:	f7ff fb36 	bl	8002360 <Spi_RW>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	71fb      	strb	r3, [r7, #7]
		SPI_CS(MPU9250,1);
 8002cf8:	2101      	movs	r1, #1
 8002cfa:	2000      	movs	r0, #0
 8002cfc:	f7ff fb50 	bl	80023a0 <SPI_CS>
		id[1] = l_u8_ID1;
 8002d00:	4a04      	ldr	r2, [pc, #16]	; (8002d14 <DS33_Init+0x80>)
 8002d02:	79fb      	ldrb	r3, [r7, #7]
 8002d04:	7053      	strb	r3, [r2, #1]

		LSM6_readGyro(0);
 8002d06:	2000      	movs	r0, #0
 8002d08:	f7ff ff60 	bl	8002bcc <LSM6_readGyro>
}
 8002d0c:	bf00      	nop
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	20001dc8 	.word	0x20001dc8

08002d18 <spi2_read_write_byte>:

//-----------------------------------------
int8_t spi2_read_write_byte(uint8_t TxData)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]
	uint8_t Rxdata;
	Rxdata=Spi_RW(TxData);
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff fb1b 	bl	8002360 <Spi_RW>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	73fb      	strb	r3, [r7, #15]
  //HAL_SPI_TransmitReceive(&hspi2,&TxData,&Rxdata,1,0xffff);
 	return Rxdata;
 8002d2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <spi2_write_reg>:

uint8_t spi2_write_reg(uint8_t reg_addr,uint8_t reg_val)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b082      	sub	sp, #8
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	4603      	mov	r3, r0
 8002d42:	460a      	mov	r2, r1
 8002d44:	71fb      	strb	r3, [r7, #7]
 8002d46:	4613      	mov	r3, r2
 8002d48:	71bb      	strb	r3, [r7, #6]
	spi2_read_write_byte(reg_addr&0x7f);
 8002d4a:	79fb      	ldrb	r3, [r7, #7]
 8002d4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7ff ffe0 	bl	8002d18 <spi2_read_write_byte>
	spi2_read_write_byte(reg_val);
 8002d58:	79bb      	ldrb	r3, [r7, #6]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7ff ffdc 	bl	8002d18 <spi2_read_write_byte>
	return 0;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <spi2_read_reg>:


uint8_t spi2_read_reg(uint8_t reg_addr)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	4603      	mov	r3, r0
 8002d72:	71fb      	strb	r3, [r7, #7]
	spi2_read_write_byte(reg_addr|0x80);
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7ff ffcb 	bl	8002d18 <spi2_read_write_byte>
	return spi2_read_write_byte(0xff);
 8002d82:	20ff      	movs	r0, #255	; 0xff
 8002d84:	f7ff ffc8 	bl	8002d18 <spi2_read_write_byte>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	b2db      	uxtb	r3, r3
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3708      	adds	r7, #8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <icm20602_write_reg>:
  * @brief  
  * @param  /
  * @retval 
  */
uint8_t icm20602_write_reg(uint8_t reg,uint8_t val)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	460a      	mov	r2, r1
 8002d9e:	71fb      	strb	r3, [r7, #7]
 8002da0:	4613      	mov	r3, r2
 8002da2:	71bb      	strb	r3, [r7, #6]
	//return myiic_write_reg(ICM20602_ADDRESS,reg,val);
	ICM_CS_Enable;
 8002da4:	2100      	movs	r1, #0
 8002da6:	2000      	movs	r0, #0
 8002da8:	f7ff fafa 	bl	80023a0 <SPI_CS>
	spi2_write_reg(reg,val);
 8002dac:	79ba      	ldrb	r2, [r7, #6]
 8002dae:	79fb      	ldrb	r3, [r7, #7]
 8002db0:	4611      	mov	r1, r2
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff ffc1 	bl	8002d3a <spi2_write_reg>
	ICM_CS_Disable;
 8002db8:	2101      	movs	r1, #1
 8002dba:	2000      	movs	r0, #0
 8002dbc:	f7ff faf0 	bl	80023a0 <SPI_CS>
	return 0;
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3708      	adds	r7, #8
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <icm20602_read_reg>:
  * @brief  
  * @param  
  * @retval 
  */
uint8_t icm20602_read_reg(uint8_t reg)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b084      	sub	sp, #16
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	71fb      	strb	r3, [r7, #7]
	uint8_t res;
	//return myiic_read_reg(ICM20602_ADDRESS,reg);
	ICM_CS_Enable;
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	2000      	movs	r0, #0
 8002dd8:	f7ff fae2 	bl	80023a0 <SPI_CS>
	res = spi2_read_reg(reg);
 8002ddc:	79fb      	ldrb	r3, [r7, #7]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff ffc3 	bl	8002d6a <spi2_read_reg>
 8002de4:	4603      	mov	r3, r0
 8002de6:	73fb      	strb	r3, [r7, #15]
	ICM_CS_Disable;
 8002de8:	2101      	movs	r1, #1
 8002dea:	2000      	movs	r0, #0
 8002dec:	f7ff fad8 	bl	80023a0 <SPI_CS>
	return res;
 8002df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
	...

08002dfc <icm20602_init>:
  * @brief  ICM20602
  * @param  
  * @retval 
  */
uint8_t icm20602_init()
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
	uint8_t id;
	icm20602_write_reg(ICM20_PWR_MGMT_1,0x80);	//0x41,
 8002e02:	2180      	movs	r1, #128	; 0x80
 8002e04:	206b      	movs	r0, #107	; 0x6b
 8002e06:	f7ff ffc5 	bl	8002d94 <icm20602_write_reg>
	HAL_Delay(10);
 8002e0a:	200a      	movs	r0, #10
 8002e0c:	f002 fdca 	bl	80059a4 <HAL_Delay>
	icm20602_write_reg(ICM20_PWR_MGMT_1,0x01);		//
 8002e10:	2101      	movs	r1, #1
 8002e12:	206b      	movs	r0, #107	; 0x6b
 8002e14:	f7ff ffbe 	bl	8002d94 <icm20602_write_reg>
	HAL_Delay(10);
 8002e18:	200a      	movs	r0, #10
 8002e1a:	f002 fdc3 	bl	80059a4 <HAL_Delay>
	id = icm20602_read_reg(ICM20_WHO_AM_I);//ID
 8002e1e:	2075      	movs	r0, #117	; 0x75
 8002e20:	f7ff ffd3 	bl	8002dca <icm20602_read_reg>
 8002e24:	4603      	mov	r3, r0
 8002e26:	71fb      	strb	r3, [r7, #7]
	//printf("icm_20602 id=0x%x\r\n",id);
	if(id != 0x12)
 8002e28:	79fb      	ldrb	r3, [r7, #7]
 8002e2a:	2b12      	cmp	r3, #18
 8002e2c:	d001      	beq.n	8002e32 <icm20602_init+0x36>
	{
		//printf("icm_20602 id error !!!\r\n");
		return 1;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e03d      	b.n	8002eae <icm20602_init+0xb2>
	}
	module.acc_imu =module.gyro_imu= 1;
 8002e32:	4b21      	ldr	r3, [pc, #132]	; (8002eb8 <icm20602_init+0xbc>)
 8002e34:	2201      	movs	r2, #1
 8002e36:	725a      	strb	r2, [r3, #9]
 8002e38:	4b1f      	ldr	r3, [pc, #124]	; (8002eb8 <icm20602_init+0xbc>)
 8002e3a:	7a5a      	ldrb	r2, [r3, #9]
 8002e3c:	4b1e      	ldr	r3, [pc, #120]	; (8002eb8 <icm20602_init+0xbc>)
 8002e3e:	721a      	strb	r2, [r3, #8]
	//printf("icm20602 init pass\r\n\r\n");
	icm20602_write_reg(ICM20_PWR_MGMT_2, 0x00);
 8002e40:	2100      	movs	r1, #0
 8002e42:	206c      	movs	r0, #108	; 0x6c
 8002e44:	f7ff ffa6 	bl	8002d94 <icm20602_write_reg>
	HAL_Delay(10);
 8002e48:	200a      	movs	r0, #10
 8002e4a:	f002 fdab 	bl	80059a4 <HAL_Delay>
	icm20602_write_reg(ICM20_SMPLRT_DIV,0);
 8002e4e:	2100      	movs	r1, #0
 8002e50:	2019      	movs	r0, #25
 8002e52:	f7ff ff9f 	bl	8002d94 <icm20602_write_reg>
	HAL_Delay(10);
 8002e56:	200a      	movs	r0, #10
 8002e58:	f002 fda4 	bl	80059a4 <HAL_Delay>
	icm20602_write_reg(ICM20_CONFIG,DLPF_BW_92);//DLPF_BW_20);
 8002e5c:	2102      	movs	r1, #2
 8002e5e:	201a      	movs	r0, #26
 8002e60:	f7ff ff98 	bl	8002d94 <icm20602_write_reg>
	HAL_Delay(10);
 8002e64:	200a      	movs	r0, #10
 8002e66:	f002 fd9d 	bl	80059a4 <HAL_Delay>
	icm20602_write_reg(ICM20_ACCEL_CONFIG2,ACCEL_AVER_4|ACCEL_DLPF_BW_21);//ACCEL_AVER_4|ACCEL_DLPF_BW_21);
 8002e6a:	2104      	movs	r1, #4
 8002e6c:	201d      	movs	r0, #29
 8002e6e:	f7ff ff91 	bl	8002d94 <icm20602_write_reg>
	HAL_Delay(10);
 8002e72:	200a      	movs	r0, #10
 8002e74:	f002 fd96 	bl	80059a4 <HAL_Delay>

	//
	icm20602_set_accel_fullscale(ICM20_ACCEL_FS_8G);
 8002e78:	2010      	movs	r0, #16
 8002e7a:	f000 f81f 	bl	8002ebc <icm20602_set_accel_fullscale>
	HAL_Delay(10);
 8002e7e:	200a      	movs	r0, #10
 8002e80:	f002 fd90 	bl	80059a4 <HAL_Delay>
	icm20602_set_gyro_fullscale(ICM20_GYRO_FS_2000);
 8002e84:	2018      	movs	r0, #24
 8002e86:	f000 f88b 	bl	8002fa0 <icm20602_set_gyro_fullscale>
	HAL_Delay(10);
 8002e8a:	200a      	movs	r0, #10
 8002e8c:	f002 fd8a 	bl	80059a4 <HAL_Delay>

	icm20602_write_reg(ICM20_LP_MODE_CFG, 0x00);
 8002e90:	2100      	movs	r1, #0
 8002e92:	201e      	movs	r0, #30
 8002e94:	f7ff ff7e 	bl	8002d94 <icm20602_write_reg>
	HAL_Delay(10);
 8002e98:	200a      	movs	r0, #10
 8002e9a:	f002 fd83 	bl	80059a4 <HAL_Delay>
	icm20602_write_reg(ICM20_FIFO_EN, 0x00);
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	2023      	movs	r0, #35	; 0x23
 8002ea2:	f7ff ff77 	bl	8002d94 <icm20602_write_reg>
	HAL_Delay(10);
 8002ea6:	200a      	movs	r0, #10
 8002ea8:	f002 fd7c 	bl	80059a4 <HAL_Delay>
	return 0;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20001dac 	.word	0x20001dac

08002ebc <icm20602_set_accel_fullscale>:
//ICM20_ACCEL_FS_2G
//ICM20_ACCEL_FS_4G
//ICM20_ACCEL_FS_8G
//ICM20_ACCEL_FS_16G
uint8_t icm20602_set_accel_fullscale(uint8_t fs)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	71fb      	strb	r3, [r7, #7]
	switch(fs)
 8002ec6:	79fb      	ldrb	r3, [r7, #7]
 8002ec8:	2b18      	cmp	r3, #24
 8002eca:	d848      	bhi.n	8002f5e <icm20602_set_accel_fullscale+0xa2>
 8002ecc:	a201      	add	r2, pc, #4	; (adr r2, 8002ed4 <icm20602_set_accel_fullscale+0x18>)
 8002ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ed2:	bf00      	nop
 8002ed4:	08002f39 	.word	0x08002f39
 8002ed8:	08002f5f 	.word	0x08002f5f
 8002edc:	08002f5f 	.word	0x08002f5f
 8002ee0:	08002f5f 	.word	0x08002f5f
 8002ee4:	08002f5f 	.word	0x08002f5f
 8002ee8:	08002f5f 	.word	0x08002f5f
 8002eec:	08002f5f 	.word	0x08002f5f
 8002ef0:	08002f5f 	.word	0x08002f5f
 8002ef4:	08002f41 	.word	0x08002f41
 8002ef8:	08002f5f 	.word	0x08002f5f
 8002efc:	08002f5f 	.word	0x08002f5f
 8002f00:	08002f5f 	.word	0x08002f5f
 8002f04:	08002f5f 	.word	0x08002f5f
 8002f08:	08002f5f 	.word	0x08002f5f
 8002f0c:	08002f5f 	.word	0x08002f5f
 8002f10:	08002f5f 	.word	0x08002f5f
 8002f14:	08002f4b 	.word	0x08002f4b
 8002f18:	08002f5f 	.word	0x08002f5f
 8002f1c:	08002f5f 	.word	0x08002f5f
 8002f20:	08002f5f 	.word	0x08002f5f
 8002f24:	08002f5f 	.word	0x08002f5f
 8002f28:	08002f5f 	.word	0x08002f5f
 8002f2c:	08002f5f 	.word	0x08002f5f
 8002f30:	08002f5f 	.word	0x08002f5f
 8002f34:	08002f55 	.word	0x08002f55
	{
		case ICM20_ACCEL_FS_2G:
			_accel_scale = 1.0f/16348.0f;
 8002f38:	4b16      	ldr	r3, [pc, #88]	; (8002f94 <icm20602_set_accel_fullscale+0xd8>)
 8002f3a:	4a17      	ldr	r2, [pc, #92]	; (8002f98 <icm20602_set_accel_fullscale+0xdc>)
 8002f3c:	601a      	str	r2, [r3, #0]
		break;
 8002f3e:	e015      	b.n	8002f6c <icm20602_set_accel_fullscale+0xb0>
		case ICM20_ACCEL_FS_4G:
			_accel_scale = 1.0f/8192.0f;
 8002f40:	4b14      	ldr	r3, [pc, #80]	; (8002f94 <icm20602_set_accel_fullscale+0xd8>)
 8002f42:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8002f46:	601a      	str	r2, [r3, #0]
		break;
 8002f48:	e010      	b.n	8002f6c <icm20602_set_accel_fullscale+0xb0>
		case ICM20_ACCEL_FS_8G:
			_accel_scale = 1.0f/4096.0f;
 8002f4a:	4b12      	ldr	r3, [pc, #72]	; (8002f94 <icm20602_set_accel_fullscale+0xd8>)
 8002f4c:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8002f50:	601a      	str	r2, [r3, #0]
		break;
 8002f52:	e00b      	b.n	8002f6c <icm20602_set_accel_fullscale+0xb0>
		case ICM20_ACCEL_FS_16G:
			_accel_scale = 1.0f/2048.0f;
 8002f54:	4b0f      	ldr	r3, [pc, #60]	; (8002f94 <icm20602_set_accel_fullscale+0xd8>)
 8002f56:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8002f5a:	601a      	str	r2, [r3, #0]
		break;
 8002f5c:	e006      	b.n	8002f6c <icm20602_set_accel_fullscale+0xb0>
		default:
			fs = ICM20_ACCEL_FS_8G;
 8002f5e:	2310      	movs	r3, #16
 8002f60:	71fb      	strb	r3, [r7, #7]
			_accel_scale = 1.0f/4096.0f;
 8002f62:	4b0c      	ldr	r3, [pc, #48]	; (8002f94 <icm20602_set_accel_fullscale+0xd8>)
 8002f64:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8002f68:	601a      	str	r2, [r3, #0]
		break;
 8002f6a:	bf00      	nop

	}
	_accel_scale *= GRAVITY_MSS;
 8002f6c:	4b09      	ldr	r3, [pc, #36]	; (8002f94 <icm20602_set_accel_fullscale+0xd8>)
 8002f6e:	edd3 7a00 	vldr	s15, [r3]
 8002f72:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002f9c <icm20602_set_accel_fullscale+0xe0>
 8002f76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f7a:	4b06      	ldr	r3, [pc, #24]	; (8002f94 <icm20602_set_accel_fullscale+0xd8>)
 8002f7c:	edc3 7a00 	vstr	s15, [r3]
	return icm20602_write_reg(ICM20_ACCEL_CONFIG,fs);
 8002f80:	79fb      	ldrb	r3, [r7, #7]
 8002f82:	4619      	mov	r1, r3
 8002f84:	201c      	movs	r0, #28
 8002f86:	f7ff ff05 	bl	8002d94 <icm20602_write_reg>
 8002f8a:	4603      	mov	r3, r0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	20001dcc 	.word	0x20001dcc
 8002f98:	38804829 	.word	0x38804829
 8002f9c:	411c8866 	.word	0x411c8866

08002fa0 <icm20602_set_gyro_fullscale>:
//ICM20_GYRO_FS_250
//ICM20_GYRO_FS_500
//ICM20_GYRO_FS_1000
//ICM20_GYRO_FS_2000
uint8_t icm20602_set_gyro_fullscale(uint8_t fs)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	71fb      	strb	r3, [r7, #7]
	switch(fs)
 8002faa:	79fb      	ldrb	r3, [r7, #7]
 8002fac:	2b18      	cmp	r3, #24
 8002fae:	d845      	bhi.n	800303c <icm20602_set_gyro_fullscale+0x9c>
 8002fb0:	a201      	add	r2, pc, #4	; (adr r2, 8002fb8 <icm20602_set_gyro_fullscale+0x18>)
 8002fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb6:	bf00      	nop
 8002fb8:	0800301d 	.word	0x0800301d
 8002fbc:	0800303d 	.word	0x0800303d
 8002fc0:	0800303d 	.word	0x0800303d
 8002fc4:	0800303d 	.word	0x0800303d
 8002fc8:	0800303d 	.word	0x0800303d
 8002fcc:	0800303d 	.word	0x0800303d
 8002fd0:	0800303d 	.word	0x0800303d
 8002fd4:	0800303d 	.word	0x0800303d
 8002fd8:	08003025 	.word	0x08003025
 8002fdc:	0800303d 	.word	0x0800303d
 8002fe0:	0800303d 	.word	0x0800303d
 8002fe4:	0800303d 	.word	0x0800303d
 8002fe8:	0800303d 	.word	0x0800303d
 8002fec:	0800303d 	.word	0x0800303d
 8002ff0:	0800303d 	.word	0x0800303d
 8002ff4:	0800303d 	.word	0x0800303d
 8002ff8:	0800302d 	.word	0x0800302d
 8002ffc:	0800303d 	.word	0x0800303d
 8003000:	0800303d 	.word	0x0800303d
 8003004:	0800303d 	.word	0x0800303d
 8003008:	0800303d 	.word	0x0800303d
 800300c:	0800303d 	.word	0x0800303d
 8003010:	0800303d 	.word	0x0800303d
 8003014:	0800303d 	.word	0x0800303d
 8003018:	08003035 	.word	0x08003035
	{
		case ICM20_GYRO_FS_250:
			_gyro_scale = 1.0f/131.068f;	//32767/250
 800301c:	4b14      	ldr	r3, [pc, #80]	; (8003070 <icm20602_set_gyro_fullscale+0xd0>)
 800301e:	4a15      	ldr	r2, [pc, #84]	; (8003074 <icm20602_set_gyro_fullscale+0xd4>)
 8003020:	601a      	str	r2, [r3, #0]
		break;
 8003022:	e011      	b.n	8003048 <icm20602_set_gyro_fullscale+0xa8>
		case ICM20_GYRO_FS_500:
			_gyro_scale = 1.0f/65.534f;
 8003024:	4b12      	ldr	r3, [pc, #72]	; (8003070 <icm20602_set_gyro_fullscale+0xd0>)
 8003026:	4a14      	ldr	r2, [pc, #80]	; (8003078 <icm20602_set_gyro_fullscale+0xd8>)
 8003028:	601a      	str	r2, [r3, #0]
		break;
 800302a:	e00d      	b.n	8003048 <icm20602_set_gyro_fullscale+0xa8>
		case ICM20_GYRO_FS_1000:
			_gyro_scale = 1.0f/32.767f;
 800302c:	4b10      	ldr	r3, [pc, #64]	; (8003070 <icm20602_set_gyro_fullscale+0xd0>)
 800302e:	4a13      	ldr	r2, [pc, #76]	; (800307c <icm20602_set_gyro_fullscale+0xdc>)
 8003030:	601a      	str	r2, [r3, #0]
		break;
 8003032:	e009      	b.n	8003048 <icm20602_set_gyro_fullscale+0xa8>
		case ICM20_GYRO_FS_2000:
			_gyro_scale = 1.0f/16.3835f;
 8003034:	4b0e      	ldr	r3, [pc, #56]	; (8003070 <icm20602_set_gyro_fullscale+0xd0>)
 8003036:	4a12      	ldr	r2, [pc, #72]	; (8003080 <icm20602_set_gyro_fullscale+0xe0>)
 8003038:	601a      	str	r2, [r3, #0]
		break;
 800303a:	e005      	b.n	8003048 <icm20602_set_gyro_fullscale+0xa8>
		default:
			fs = ICM20_GYRO_FS_2000;
 800303c:	2318      	movs	r3, #24
 800303e:	71fb      	strb	r3, [r7, #7]
			_gyro_scale = 1.0f/16.3835f;
 8003040:	4b0b      	ldr	r3, [pc, #44]	; (8003070 <icm20602_set_gyro_fullscale+0xd0>)
 8003042:	4a0f      	ldr	r2, [pc, #60]	; (8003080 <icm20602_set_gyro_fullscale+0xe0>)
 8003044:	601a      	str	r2, [r3, #0]
		break;
 8003046:	bf00      	nop

	}
	_gyro_scale *= _DEG_TO_RAD;
 8003048:	4b09      	ldr	r3, [pc, #36]	; (8003070 <icm20602_set_gyro_fullscale+0xd0>)
 800304a:	edd3 7a00 	vldr	s15, [r3]
 800304e:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8003084 <icm20602_set_gyro_fullscale+0xe4>
 8003052:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003056:	4b06      	ldr	r3, [pc, #24]	; (8003070 <icm20602_set_gyro_fullscale+0xd0>)
 8003058:	edc3 7a00 	vstr	s15, [r3]
	return icm20602_write_reg(ICM20_GYRO_CONFIG,fs);
 800305c:	79fb      	ldrb	r3, [r7, #7]
 800305e:	4619      	mov	r1, r3
 8003060:	201b      	movs	r0, #27
 8003062:	f7ff fe97 	bl	8002d94 <icm20602_write_reg>
 8003066:	4603      	mov	r3, r0

}
 8003068:	4618      	mov	r0, r3
 800306a:	3708      	adds	r7, #8
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	20001dd0 	.word	0x20001dd0
 8003074:	3bfa01f5 	.word	0x3bfa01f5
 8003078:	3c7a01f5 	.word	0x3c7a01f5
 800307c:	3cfa01f5 	.word	0x3cfa01f5
 8003080:	3d7a01f5 	.word	0x3d7a01f5
 8003084:	3c8efa03 	.word	0x3c8efa03

08003088 <can_send>:
 * @param    send_len                [/]
 * @return                        	 [10]
 */

int can_send(int motor_address,unsigned char* send_buf,int send_len)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
	int N = 0;
 8003094:	2300      	movs	r3, #0
 8003096:	617b      	str	r3, [r7, #20]
//	printf("\nCAN_TX: ");
//	for( int i = 0; i<send_len; i ++){
//		printf("%x ",send_buf[i]);
//	}
	N = CAN_TxMeg(motor_address,send_buf,send_len);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	b2db      	uxtb	r3, r3
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	b292      	uxth	r2, r2
 80030a0:	68b9      	ldr	r1, [r7, #8]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fe f9c0 	bl	8001428 <CAN_TxMeg>
 80030a8:	6178      	str	r0, [r7, #20]
	while( N != 1 ){										//, 1, 
 80030aa:	e00b      	b.n	80030c4 <can_send+0x3c>
		HAL_Delay(1);
 80030ac:	2001      	movs	r0, #1
 80030ae:	f002 fc79 	bl	80059a4 <HAL_Delay>
		N = CAN_TxMeg(motor_address,send_buf,send_len);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	b292      	uxth	r2, r2
 80030ba:	68b9      	ldr	r1, [r7, #8]
 80030bc:	4618      	mov	r0, r3
 80030be:	f7fe f9b3 	bl	8001428 <CAN_TxMeg>
 80030c2:	6178      	str	r0, [r7, #20]
	while( N != 1 ){										//, 1, 
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d1f0      	bne.n	80030ac <can_send+0x24>
	}
	return 1;
 80030ca:	2301      	movs	r3, #1
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3718      	adds	r7, #24
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <motor_enable>:
 * []
 * @param    motor_address      	  []
 * @return                         	  [,1 ,0 ]
 */
int motor_enable(int motor_address)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
	if( motor_address <0 || motor_address >255)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	db02      	blt.n	80030e8 <motor_enable+0x14>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2bff      	cmp	r3, #255	; 0xff
 80030e6:	dd01      	ble.n	80030ec <motor_enable+0x18>
	{
		return 0;
 80030e8:	2300      	movs	r3, #0
 80030ea:	e026      	b.n	800313a <motor_enable+0x66>
	}
	enable_flag = 1;
 80030ec:	4b15      	ldr	r3, [pc, #84]	; (8003144 <motor_enable+0x70>)
 80030ee:	2201      	movs	r2, #1
 80030f0:	601a      	str	r2, [r3, #0]
	unsigned char send_buf[8]={0};
 80030f2:	2300      	movs	r3, #0
 80030f4:	60bb      	str	r3, [r7, #8]
 80030f6:	2300      	movs	r3, #0
 80030f8:	60fb      	str	r3, [r7, #12]
	send_buf[0] = 0xFF;
 80030fa:	23ff      	movs	r3, #255	; 0xff
 80030fc:	723b      	strb	r3, [r7, #8]
	send_buf[1] = 0xFF;
 80030fe:	23ff      	movs	r3, #255	; 0xff
 8003100:	727b      	strb	r3, [r7, #9]
	send_buf[2] = 0xFF;
 8003102:	23ff      	movs	r3, #255	; 0xff
 8003104:	72bb      	strb	r3, [r7, #10]
	send_buf[3] = 0xFF;
 8003106:	23ff      	movs	r3, #255	; 0xff
 8003108:	72fb      	strb	r3, [r7, #11]
	send_buf[4] = 0xFF;
 800310a:	23ff      	movs	r3, #255	; 0xff
 800310c:	733b      	strb	r3, [r7, #12]
	send_buf[5] = 0xFF;
 800310e:	23ff      	movs	r3, #255	; 0xff
 8003110:	737b      	strb	r3, [r7, #13]
	send_buf[6] = 0xFF;
 8003112:	23ff      	movs	r3, #255	; 0xff
 8003114:	73bb      	strb	r3, [r7, #14]
	send_buf[7] = 0xFC;
 8003116:	23fc      	movs	r3, #252	; 0xfc
 8003118:	73fb      	strb	r3, [r7, #15]
	//DmaPrintf("Motor enable\n");
	HAL_Delay(10);
 800311a:	200a      	movs	r0, #10
 800311c:	f002 fc42 	bl	80059a4 <HAL_Delay>
	if(can_send(motor_address,send_buf,8))
 8003120:	f107 0308 	add.w	r3, r7, #8
 8003124:	2208      	movs	r2, #8
 8003126:	4619      	mov	r1, r3
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f7ff ffad 	bl	8003088 <can_send>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <motor_enable+0x64>
	{
		return 1;
 8003134:	2301      	movs	r3, #1
 8003136:	e000      	b.n	800313a <motor_enable+0x66>
	}
	else
	{
		return 0;
 8003138:	2300      	movs	r3, #0
	}
}
 800313a:	4618      	mov	r0, r3
 800313c:	3710      	adds	r7, #16
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	20001e9c 	.word	0x20001e9c

08003148 <motor_enable_all>:

void motor_enable_all()
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
	motor[1].ID = 1; motor[1].kp = 0; motor[1].kd = 0.5;
 800314e:	4b45      	ldr	r3, [pc, #276]	; (8003264 <motor_enable_all+0x11c>)
 8003150:	2201      	movs	r2, #1
 8003152:	629a      	str	r2, [r3, #40]	; 0x28
 8003154:	4b43      	ldr	r3, [pc, #268]	; (8003264 <motor_enable_all+0x11c>)
 8003156:	f04f 0200 	mov.w	r2, #0
 800315a:	641a      	str	r2, [r3, #64]	; 0x40
 800315c:	4b41      	ldr	r3, [pc, #260]	; (8003264 <motor_enable_all+0x11c>)
 800315e:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8003162:	645a      	str	r2, [r3, #68]	; 0x44
	motor[2].ID = 2; motor[2].kp = 0; motor[2].kd = 0.5;
 8003164:	4b3f      	ldr	r3, [pc, #252]	; (8003264 <motor_enable_all+0x11c>)
 8003166:	2202      	movs	r2, #2
 8003168:	651a      	str	r2, [r3, #80]	; 0x50
 800316a:	4b3e      	ldr	r3, [pc, #248]	; (8003264 <motor_enable_all+0x11c>)
 800316c:	f04f 0200 	mov.w	r2, #0
 8003170:	669a      	str	r2, [r3, #104]	; 0x68
 8003172:	4b3c      	ldr	r3, [pc, #240]	; (8003264 <motor_enable_all+0x11c>)
 8003174:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8003178:	66da      	str	r2, [r3, #108]	; 0x6c
	motor[3].ID = 3; motor[3].kp = 0; motor[3].kd = 0.5;
 800317a:	4b3a      	ldr	r3, [pc, #232]	; (8003264 <motor_enable_all+0x11c>)
 800317c:	2203      	movs	r2, #3
 800317e:	679a      	str	r2, [r3, #120]	; 0x78
 8003180:	4b38      	ldr	r3, [pc, #224]	; (8003264 <motor_enable_all+0x11c>)
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800318a:	4b36      	ldr	r3, [pc, #216]	; (8003264 <motor_enable_all+0x11c>)
 800318c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8003190:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	motor[4].ID = 4; motor[4].kp = 0; motor[4].kd = 0.5;
 8003194:	4b33      	ldr	r3, [pc, #204]	; (8003264 <motor_enable_all+0x11c>)
 8003196:	2204      	movs	r2, #4
 8003198:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 800319c:	4b31      	ldr	r3, [pc, #196]	; (8003264 <motor_enable_all+0x11c>)
 800319e:	f04f 0200 	mov.w	r2, #0
 80031a2:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 80031a6:	4b2f      	ldr	r3, [pc, #188]	; (8003264 <motor_enable_all+0x11c>)
 80031a8:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80031ac:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	motor_enable(1);motor_enable(2);motor_enable(3);motor_enable(4);
 80031b0:	2001      	movs	r0, #1
 80031b2:	f7ff ff8f 	bl	80030d4 <motor_enable>
 80031b6:	2002      	movs	r0, #2
 80031b8:	f7ff ff8c 	bl	80030d4 <motor_enable>
 80031bc:	2003      	movs	r0, #3
 80031be:	f7ff ff89 	bl	80030d4 <motor_enable>
 80031c2:	2004      	movs	r0, #4
 80031c4:	f7ff ff86 	bl	80030d4 <motor_enable>
	//	//PID
	for(int i = 0; i<20; i++)
 80031c8:	2300      	movs	r3, #0
 80031ca:	607b      	str	r3, [r7, #4]
 80031cc:	e042      	b.n	8003254 <motor_enable_all+0x10c>
	{
		motor[1].kp = motor[1].kp+i;
 80031ce:	4b25      	ldr	r3, [pc, #148]	; (8003264 <motor_enable_all+0x11c>)
 80031d0:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	ee07 3a90 	vmov	s15, r3
 80031da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031e2:	4b20      	ldr	r3, [pc, #128]	; (8003264 <motor_enable_all+0x11c>)
 80031e4:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		motor[2].kp = motor[2].kp+i;
 80031e8:	4b1e      	ldr	r3, [pc, #120]	; (8003264 <motor_enable_all+0x11c>)
 80031ea:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	ee07 3a90 	vmov	s15, r3
 80031f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031fc:	4b19      	ldr	r3, [pc, #100]	; (8003264 <motor_enable_all+0x11c>)
 80031fe:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		motor[3].kp = motor[3].kp+i;
 8003202:	4b18      	ldr	r3, [pc, #96]	; (8003264 <motor_enable_all+0x11c>)
 8003204:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	ee07 3a90 	vmov	s15, r3
 800320e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003212:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003216:	4b13      	ldr	r3, [pc, #76]	; (8003264 <motor_enable_all+0x11c>)
 8003218:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
		motor[4].kp = motor[4].kp+i;
 800321c:	4b11      	ldr	r3, [pc, #68]	; (8003264 <motor_enable_all+0x11c>)
 800321e:	ed93 7a2e 	vldr	s14, [r3, #184]	; 0xb8
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	ee07 3a90 	vmov	s15, r3
 8003228:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800322c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003230:	4b0c      	ldr	r3, [pc, #48]	; (8003264 <motor_enable_all+0x11c>)
 8003232:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
		DmaPrintf("%d\n",20-i);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f1c3 0314 	rsb	r3, r3, #20
 800323c:	4619      	mov	r1, r3
 800323e:	480a      	ldr	r0, [pc, #40]	; (8003268 <motor_enable_all+0x120>)
 8003240:	f7fe fec2 	bl	8001fc8 <DmaPrintf>
		HAL_Delay(100);
 8003244:	2064      	movs	r0, #100	; 0x64
 8003246:	f002 fbad 	bl	80059a4 <HAL_Delay>
		motor_control();
 800324a:	f000 fc1b 	bl	8003a84 <motor_control>
	for(int i = 0; i<20; i++)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	3301      	adds	r3, #1
 8003252:	607b      	str	r3, [r7, #4]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b13      	cmp	r3, #19
 8003258:	ddb9      	ble.n	80031ce <motor_enable_all+0x86>
	}
}
 800325a:	bf00      	nop
 800325c:	bf00      	nop
 800325e:	3708      	adds	r7, #8
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	20001dd4 	.word	0x20001dd4
 8003268:	0801209c 	.word	0x0801209c

0800326c <motor_disable>:
 * []
 * @param    motor_address     					  []
 * @return                          			  [,1 ,0 ]
 */
int motor_disable(int motor_address)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
	if(motor_address <0 || motor_address >255)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2b00      	cmp	r3, #0
 8003278:	db02      	blt.n	8003280 <motor_disable+0x14>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2bff      	cmp	r3, #255	; 0xff
 800327e:	dd01      	ble.n	8003284 <motor_disable+0x18>
	{

		return 0;
 8003280:	2300      	movs	r3, #0
 8003282:	e03c      	b.n	80032fe <motor_disable+0x92>
	}
	CL_flag = 0;
 8003284:	4b20      	ldr	r3, [pc, #128]	; (8003308 <motor_disable+0x9c>)
 8003286:	2200      	movs	r2, #0
 8003288:	601a      	str	r2, [r3, #0]
	CR_flag = 0;
 800328a:	4b20      	ldr	r3, [pc, #128]	; (800330c <motor_disable+0xa0>)
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]
	enable_flag = 0;
 8003290:	4b1f      	ldr	r3, [pc, #124]	; (8003310 <motor_disable+0xa4>)
 8003292:	2200      	movs	r2, #0
 8003294:	601a      	str	r2, [r3, #0]
	unsigned char send_buf[8]={0};
 8003296:	2300      	movs	r3, #0
 8003298:	60bb      	str	r3, [r7, #8]
 800329a:	2300      	movs	r3, #0
 800329c:	60fb      	str	r3, [r7, #12]
	send_buf[0] = 0xFF;
 800329e:	23ff      	movs	r3, #255	; 0xff
 80032a0:	723b      	strb	r3, [r7, #8]
	send_buf[1] = 0xFF;
 80032a2:	23ff      	movs	r3, #255	; 0xff
 80032a4:	727b      	strb	r3, [r7, #9]
	send_buf[2] = 0xFF;
 80032a6:	23ff      	movs	r3, #255	; 0xff
 80032a8:	72bb      	strb	r3, [r7, #10]
	send_buf[3] = 0xFF;
 80032aa:	23ff      	movs	r3, #255	; 0xff
 80032ac:	72fb      	strb	r3, [r7, #11]
	send_buf[4] = 0xFF;
 80032ae:	23ff      	movs	r3, #255	; 0xff
 80032b0:	733b      	strb	r3, [r7, #12]
	send_buf[5] = 0xFF;
 80032b2:	23ff      	movs	r3, #255	; 0xff
 80032b4:	737b      	strb	r3, [r7, #13]
	send_buf[6] = 0xFF;
 80032b6:	23ff      	movs	r3, #255	; 0xff
 80032b8:	73bb      	strb	r3, [r7, #14]
	send_buf[7] = 0xFD;
 80032ba:	23fd      	movs	r3, #253	; 0xfd
 80032bc:	73fb      	strb	r3, [r7, #15]
	DmaPrintf("Motor disable\n");
 80032be:	4815      	ldr	r0, [pc, #84]	; (8003314 <motor_disable+0xa8>)
 80032c0:	f7fe fe82 	bl	8001fc8 <DmaPrintf>
	HAL_Delay(10);
 80032c4:	200a      	movs	r0, #10
 80032c6:	f002 fb6d 	bl	80059a4 <HAL_Delay>
	pack_TX(motor_address, 0, 0, 1, 1, 0);
 80032ca:	ed9f 2a13 	vldr	s4, [pc, #76]	; 8003318 <motor_disable+0xac>
 80032ce:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 80032d2:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80032d6:	eddf 0a10 	vldr	s1, [pc, #64]	; 8003318 <motor_disable+0xac>
 80032da:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8003318 <motor_disable+0xac>
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 fa62 	bl	80037a8 <pack_TX>
	if(can_send(motor_address,send_buf,8))
 80032e4:	f107 0308 	add.w	r3, r7, #8
 80032e8:	2208      	movs	r2, #8
 80032ea:	4619      	mov	r1, r3
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f7ff fecb 	bl	8003088 <can_send>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <motor_disable+0x90>
	{
		return 1;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e000      	b.n	80032fe <motor_disable+0x92>
	}
	else
	{
		return 0;
 80032fc:	2300      	movs	r3, #0
	}
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	20001c38 	.word	0x20001c38
 800330c:	20001c3c 	.word	0x20001c3c
 8003310:	20001e9c 	.word	0x20001e9c
 8003314:	080120a0 	.word	0x080120a0
 8003318:	00000000 	.word	0x00000000

0800331c <motor_setzero>:
 * []
 * @param    motor_address     					  []
 * @return                          			  [,1 ,0 ]
 */
int motor_setzero(int motor_address)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
	if(motor_address <0 || motor_address >255)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	db02      	blt.n	8003330 <motor_setzero+0x14>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2bff      	cmp	r3, #255	; 0xff
 800332e:	dd01      	ble.n	8003334 <motor_setzero+0x18>
	{
		return 0;
 8003330:	2300      	movs	r3, #0
 8003332:	e026      	b.n	8003382 <motor_setzero+0x66>
	}
	unsigned char send_buf[8]={0};
 8003334:	2300      	movs	r3, #0
 8003336:	60bb      	str	r3, [r7, #8]
 8003338:	2300      	movs	r3, #0
 800333a:	60fb      	str	r3, [r7, #12]
	send_buf[0] = 0xFF;
 800333c:	23ff      	movs	r3, #255	; 0xff
 800333e:	723b      	strb	r3, [r7, #8]
	send_buf[1] = 0xFF;
 8003340:	23ff      	movs	r3, #255	; 0xff
 8003342:	727b      	strb	r3, [r7, #9]
	send_buf[2] = 0xFF;
 8003344:	23ff      	movs	r3, #255	; 0xff
 8003346:	72bb      	strb	r3, [r7, #10]
	send_buf[3] = 0xFF;
 8003348:	23ff      	movs	r3, #255	; 0xff
 800334a:	72fb      	strb	r3, [r7, #11]
	send_buf[4] = 0xFF;
 800334c:	23ff      	movs	r3, #255	; 0xff
 800334e:	733b      	strb	r3, [r7, #12]
	send_buf[5] = 0xFF;
 8003350:	23ff      	movs	r3, #255	; 0xff
 8003352:	737b      	strb	r3, [r7, #13]
	send_buf[6] = 0xFF;
 8003354:	23ff      	movs	r3, #255	; 0xff
 8003356:	73bb      	strb	r3, [r7, #14]
	send_buf[7] = 0xFE;
 8003358:	23fe      	movs	r3, #254	; 0xfe
 800335a:	73fb      	strb	r3, [r7, #15]
	DmaPrintf("Motor set zero\n");
 800335c:	480b      	ldr	r0, [pc, #44]	; (800338c <motor_setzero+0x70>)
 800335e:	f7fe fe33 	bl	8001fc8 <DmaPrintf>
	HAL_Delay(10);
 8003362:	200a      	movs	r0, #10
 8003364:	f002 fb1e 	bl	80059a4 <HAL_Delay>
	if(can_send(motor_address,send_buf,8))
 8003368:	f107 0308 	add.w	r3, r7, #8
 800336c:	2208      	movs	r2, #8
 800336e:	4619      	mov	r1, r3
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f7ff fe89 	bl	8003088 <can_send>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <motor_setzero+0x64>
	{
		return 1;
 800337c:	2301      	movs	r3, #1
 800337e:	e000      	b.n	8003382 <motor_setzero+0x66>
	}
	else
	{
		return 0;
 8003380:	2300      	movs	r3, #0
	}
}
 8003382:	4618      	mov	r0, r3
 8003384:	3710      	adds	r7, #16
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	080120b0 	.word	0x080120b0

08003390 <motor_init>:
/**
 * []
 * @return                          			  [,1 ,0 ]
 */
int motor_init()
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
	motor_disable(1);motor_disable(2);motor_disable(3);motor_disable(4);
 8003396:	2001      	movs	r0, #1
 8003398:	f7ff ff68 	bl	800326c <motor_disable>
 800339c:	2002      	movs	r0, #2
 800339e:	f7ff ff65 	bl	800326c <motor_disable>
 80033a2:	2003      	movs	r0, #3
 80033a4:	f7ff ff62 	bl	800326c <motor_disable>
 80033a8:	2004      	movs	r0, #4
 80033aa:	f7ff ff5f 	bl	800326c <motor_disable>
	HAL_Delay(100);
 80033ae:	2064      	movs	r0, #100	; 0x64
 80033b0:	f002 faf8 	bl	80059a4 <HAL_Delay>
	//
	DmaPrintf("Waiting set zero...(Z/N)\n");
 80033b4:	4886      	ldr	r0, [pc, #536]	; (80035d0 <motor_init+0x240>)
 80033b6:	f7fe fe07 	bl	8001fc8 <DmaPrintf>
	while(USART1_RX_FLAG == 0){}
 80033ba:	bf00      	nop
 80033bc:	4b85      	ldr	r3, [pc, #532]	; (80035d4 <motor_init+0x244>)
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d0fb      	beq.n	80033bc <motor_init+0x2c>
	if(USART1_RX_BUF[0]=='Z'){
 80033c4:	4b84      	ldr	r3, [pc, #528]	; (80035d8 <motor_init+0x248>)
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	2b5a      	cmp	r3, #90	; 0x5a
 80033ca:	d111      	bne.n	80033f0 <motor_init+0x60>
		motor_setzero(1);motor_setzero(2);motor_setzero(3);motor_setzero(4);
 80033cc:	2001      	movs	r0, #1
 80033ce:	f7ff ffa5 	bl	800331c <motor_setzero>
 80033d2:	2002      	movs	r0, #2
 80033d4:	f7ff ffa2 	bl	800331c <motor_setzero>
 80033d8:	2003      	movs	r0, #3
 80033da:	f7ff ff9f 	bl	800331c <motor_setzero>
 80033de:	2004      	movs	r0, #4
 80033e0:	f7ff ff9c 	bl	800331c <motor_setzero>
		DmaPrintf("Set zero success!\n");
 80033e4:	487d      	ldr	r0, [pc, #500]	; (80035dc <motor_init+0x24c>)
 80033e6:	f7fe fdef 	bl	8001fc8 <DmaPrintf>
		HAL_Delay(100);
 80033ea:	2064      	movs	r0, #100	; 0x64
 80033ec:	f002 fada 	bl	80059a4 <HAL_Delay>
	}
	USART1_RX_CNT = 0;
 80033f0:	4b7b      	ldr	r3, [pc, #492]	; (80035e0 <motor_init+0x250>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	601a      	str	r2, [r3, #0]
	USART1_RX_FLAG = 0;
 80033f6:	4b77      	ldr	r3, [pc, #476]	; (80035d4 <motor_init+0x244>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	701a      	strb	r2, [r3, #0]
	USART1_RX_BUF[0] = 0;
 80033fc:	4b76      	ldr	r3, [pc, #472]	; (80035d8 <motor_init+0x248>)
 80033fe:	2200      	movs	r2, #0
 8003400:	701a      	strb	r2, [r3, #0]
//	Leg_right.count=0; Leg_right.stand_flag=1; Leg_right.swing_flag=0;
//	Leg_left.H=500; Leg_left.HF=100; Leg_left.LF=100; Leg_left.LB=0;
//	Leg_right.H=500; Leg_right.HF=100; Leg_right.LF=0; Leg_right.LB=100;

	//Leg_left.count = 50;
	Leg_left.count=0;
 8003402:	4b78      	ldr	r3, [pc, #480]	; (80035e4 <motor_init+0x254>)
 8003404:	2200      	movs	r2, #0
 8003406:	60da      	str	r2, [r3, #12]
	Leg_left.stand_flag=1; Leg_left.swing_flag=0;
 8003408:	4b76      	ldr	r3, [pc, #472]	; (80035e4 <motor_init+0x254>)
 800340a:	2201      	movs	r2, #1
 800340c:	605a      	str	r2, [r3, #4]
 800340e:	4b75      	ldr	r3, [pc, #468]	; (80035e4 <motor_init+0x254>)
 8003410:	2200      	movs	r2, #0
 8003412:	609a      	str	r2, [r3, #8]
	//Leg_right.count = 50;
	Leg_right.count=(int)((BOTH_RATIO+1)*100/2);
 8003414:	4b74      	ldr	r3, [pc, #464]	; (80035e8 <motor_init+0x258>)
 8003416:	226e      	movs	r2, #110	; 0x6e
 8003418:	60da      	str	r2, [r3, #12]
	Leg_right.stand_flag=1; Leg_right.swing_flag=0;
 800341a:	4b73      	ldr	r3, [pc, #460]	; (80035e8 <motor_init+0x258>)
 800341c:	2201      	movs	r2, #1
 800341e:	605a      	str	r2, [r3, #4]
 8003420:	4b71      	ldr	r3, [pc, #452]	; (80035e8 <motor_init+0x258>)
 8003422:	2200      	movs	r2, #0
 8003424:	609a      	str	r2, [r3, #8]
	Leg_left.H=540; Leg_left.HF=80; Leg_left.LF=100; Leg_left.LB=100;
 8003426:	4b6f      	ldr	r3, [pc, #444]	; (80035e4 <motor_init+0x254>)
 8003428:	4a70      	ldr	r2, [pc, #448]	; (80035ec <motor_init+0x25c>)
 800342a:	611a      	str	r2, [r3, #16]
 800342c:	4b6d      	ldr	r3, [pc, #436]	; (80035e4 <motor_init+0x254>)
 800342e:	4a70      	ldr	r2, [pc, #448]	; (80035f0 <motor_init+0x260>)
 8003430:	615a      	str	r2, [r3, #20]
 8003432:	4b6c      	ldr	r3, [pc, #432]	; (80035e4 <motor_init+0x254>)
 8003434:	4a6f      	ldr	r2, [pc, #444]	; (80035f4 <motor_init+0x264>)
 8003436:	619a      	str	r2, [r3, #24]
 8003438:	4b6a      	ldr	r3, [pc, #424]	; (80035e4 <motor_init+0x254>)
 800343a:	4a6e      	ldr	r2, [pc, #440]	; (80035f4 <motor_init+0x264>)
 800343c:	61da      	str	r2, [r3, #28]
	Leg_right.H=540; Leg_right.HF=80; Leg_right.LF=100; Leg_right.LB=100;
 800343e:	4b6a      	ldr	r3, [pc, #424]	; (80035e8 <motor_init+0x258>)
 8003440:	4a6a      	ldr	r2, [pc, #424]	; (80035ec <motor_init+0x25c>)
 8003442:	611a      	str	r2, [r3, #16]
 8003444:	4b68      	ldr	r3, [pc, #416]	; (80035e8 <motor_init+0x258>)
 8003446:	4a6a      	ldr	r2, [pc, #424]	; (80035f0 <motor_init+0x260>)
 8003448:	615a      	str	r2, [r3, #20]
 800344a:	4b67      	ldr	r3, [pc, #412]	; (80035e8 <motor_init+0x258>)
 800344c:	4a69      	ldr	r2, [pc, #420]	; (80035f4 <motor_init+0x264>)
 800344e:	619a      	str	r2, [r3, #24]
 8003450:	4b65      	ldr	r3, [pc, #404]	; (80035e8 <motor_init+0x258>)
 8003452:	4a68      	ldr	r2, [pc, #416]	; (80035f4 <motor_init+0x264>)
 8003454:	61da      	str	r2, [r3, #28]


	trajectory_walk();
 8003456:	f002 f933 	bl	80056c0 <trajectory_walk>
	//trajectory_square(500, 100, 50);
	//trajectory_horizontal(540, 200);
	//trajectory_vertiacal(540, 80);

	//PID
	motor[1].ID = 1; motor[1].kp = 0.2; motor[1].kd = 0.5;
 800345a:	4b67      	ldr	r3, [pc, #412]	; (80035f8 <motor_init+0x268>)
 800345c:	2201      	movs	r2, #1
 800345e:	629a      	str	r2, [r3, #40]	; 0x28
 8003460:	4b65      	ldr	r3, [pc, #404]	; (80035f8 <motor_init+0x268>)
 8003462:	4a66      	ldr	r2, [pc, #408]	; (80035fc <motor_init+0x26c>)
 8003464:	641a      	str	r2, [r3, #64]	; 0x40
 8003466:	4b64      	ldr	r3, [pc, #400]	; (80035f8 <motor_init+0x268>)
 8003468:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800346c:	645a      	str	r2, [r3, #68]	; 0x44
	motor[2].ID = 2; motor[2].kp = 0.2; motor[2].kd = 0.5;
 800346e:	4b62      	ldr	r3, [pc, #392]	; (80035f8 <motor_init+0x268>)
 8003470:	2202      	movs	r2, #2
 8003472:	651a      	str	r2, [r3, #80]	; 0x50
 8003474:	4b60      	ldr	r3, [pc, #384]	; (80035f8 <motor_init+0x268>)
 8003476:	4a61      	ldr	r2, [pc, #388]	; (80035fc <motor_init+0x26c>)
 8003478:	669a      	str	r2, [r3, #104]	; 0x68
 800347a:	4b5f      	ldr	r3, [pc, #380]	; (80035f8 <motor_init+0x268>)
 800347c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8003480:	66da      	str	r2, [r3, #108]	; 0x6c
	motor[3].ID = 3; motor[3].kp = 0.2; motor[3].kd = 0.5;
 8003482:	4b5d      	ldr	r3, [pc, #372]	; (80035f8 <motor_init+0x268>)
 8003484:	2203      	movs	r2, #3
 8003486:	679a      	str	r2, [r3, #120]	; 0x78
 8003488:	4b5b      	ldr	r3, [pc, #364]	; (80035f8 <motor_init+0x268>)
 800348a:	4a5c      	ldr	r2, [pc, #368]	; (80035fc <motor_init+0x26c>)
 800348c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8003490:	4b59      	ldr	r3, [pc, #356]	; (80035f8 <motor_init+0x268>)
 8003492:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8003496:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	motor[4].ID = 4; motor[4].kp = 0.2; motor[4].kd = 0.5;
 800349a:	4b57      	ldr	r3, [pc, #348]	; (80035f8 <motor_init+0x268>)
 800349c:	2204      	movs	r2, #4
 800349e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 80034a2:	4b55      	ldr	r3, [pc, #340]	; (80035f8 <motor_init+0x268>)
 80034a4:	4a55      	ldr	r2, [pc, #340]	; (80035fc <motor_init+0x26c>)
 80034a6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 80034aa:	4b53      	ldr	r3, [pc, #332]	; (80035f8 <motor_init+0x268>)
 80034ac:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80034b0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	HAL_Delay(100);
 80034b4:	2064      	movs	r0, #100	; 0x64
 80034b6:	f002 fa75 	bl	80059a4 <HAL_Delay>

	//
	DmaPrintf("Ready to start...(Y/N)\n");
 80034ba:	4851      	ldr	r0, [pc, #324]	; (8003600 <motor_init+0x270>)
 80034bc:	f7fe fd84 	bl	8001fc8 <DmaPrintf>
	while(USART1_RX_BUF[0]!='Y'){}
 80034c0:	bf00      	nop
 80034c2:	4b45      	ldr	r3, [pc, #276]	; (80035d8 <motor_init+0x248>)
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	2b59      	cmp	r3, #89	; 0x59
 80034c8:	d1fb      	bne.n	80034c2 <motor_init+0x132>
	USART1_RX_CNT = 0;
 80034ca:	4b45      	ldr	r3, [pc, #276]	; (80035e0 <motor_init+0x250>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
	USART1_RX_FLAG = 0;
 80034d0:	4b40      	ldr	r3, [pc, #256]	; (80035d4 <motor_init+0x244>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	701a      	strb	r2, [r3, #0]
	USART1_RX_BUF[0] = 0;
 80034d6:	4b40      	ldr	r3, [pc, #256]	; (80035d8 <motor_init+0x248>)
 80034d8:	2200      	movs	r2, #0
 80034da:	701a      	strb	r2, [r3, #0]
	USART1_RX_BUF[1] = 0;
 80034dc:	4b3e      	ldr	r3, [pc, #248]	; (80035d8 <motor_init+0x248>)
 80034de:	2200      	movs	r2, #0
 80034e0:	705a      	strb	r2, [r3, #1]
	HAL_Delay(100);
 80034e2:	2064      	movs	r0, #100	; 0x64
 80034e4:	f002 fa5e 	bl	80059a4 <HAL_Delay>

	motor_enable(1);motor_enable(2);motor_enable(3);motor_enable(4);
 80034e8:	2001      	movs	r0, #1
 80034ea:	f7ff fdf3 	bl	80030d4 <motor_enable>
 80034ee:	2002      	movs	r0, #2
 80034f0:	f7ff fdf0 	bl	80030d4 <motor_enable>
 80034f4:	2003      	movs	r0, #3
 80034f6:	f7ff fded 	bl	80030d4 <motor_enable>
 80034fa:	2004      	movs	r0, #4
 80034fc:	f7ff fdea 	bl	80030d4 <motor_enable>
	if(Leg_left.stand_flag){
 8003500:	4b38      	ldr	r3, [pc, #224]	; (80035e4 <motor_init+0x254>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d012      	beq.n	800352e <motor_init+0x19e>
		motor[1].p_des = Leg_left.stand_trajectory[Leg_left.count][0];
 8003508:	4b36      	ldr	r3, [pc, #216]	; (80035e4 <motor_init+0x254>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	4a35      	ldr	r2, [pc, #212]	; (80035e4 <motor_init+0x254>)
 800350e:	3304      	adds	r3, #4
 8003510:	00db      	lsls	r3, r3, #3
 8003512:	4413      	add	r3, r2
 8003514:	3304      	adds	r3, #4
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a37      	ldr	r2, [pc, #220]	; (80035f8 <motor_init+0x268>)
 800351a:	6393      	str	r3, [r2, #56]	; 0x38
		motor[2].p_des = Leg_left.stand_trajectory[Leg_left.count][1];
 800351c:	4b31      	ldr	r3, [pc, #196]	; (80035e4 <motor_init+0x254>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	4a30      	ldr	r2, [pc, #192]	; (80035e4 <motor_init+0x254>)
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	4413      	add	r3, r2
 8003526:	3328      	adds	r3, #40	; 0x28
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a33      	ldr	r2, [pc, #204]	; (80035f8 <motor_init+0x268>)
 800352c:	6613      	str	r3, [r2, #96]	; 0x60
	}
	if(Leg_left.swing_flag){
 800352e:	4b2d      	ldr	r3, [pc, #180]	; (80035e4 <motor_init+0x254>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d013      	beq.n	800355e <motor_init+0x1ce>
		motor[1].p_des = Leg_left.swing_trajectory[Leg_left.count][0];
 8003536:	4b2b      	ldr	r3, [pc, #172]	; (80035e4 <motor_init+0x254>)
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	4a2a      	ldr	r2, [pc, #168]	; (80035e4 <motor_init+0x254>)
 800353c:	33cc      	adds	r3, #204	; 0xcc
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	4413      	add	r3, r2
 8003542:	3304      	adds	r3, #4
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a2c      	ldr	r2, [pc, #176]	; (80035f8 <motor_init+0x268>)
 8003548:	6393      	str	r3, [r2, #56]	; 0x38
		motor[2].p_des = Leg_left.swing_trajectory[Leg_left.count][1];
 800354a:	4b26      	ldr	r3, [pc, #152]	; (80035e4 <motor_init+0x254>)
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	4a25      	ldr	r2, [pc, #148]	; (80035e4 <motor_init+0x254>)
 8003550:	00db      	lsls	r3, r3, #3
 8003552:	4413      	add	r3, r2
 8003554:	f503 63cd 	add.w	r3, r3, #1640	; 0x668
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a27      	ldr	r2, [pc, #156]	; (80035f8 <motor_init+0x268>)
 800355c:	6613      	str	r3, [r2, #96]	; 0x60
	}
	if(Leg_right.stand_flag){
 800355e:	4b22      	ldr	r3, [pc, #136]	; (80035e8 <motor_init+0x258>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d014      	beq.n	8003590 <motor_init+0x200>
		motor[3].p_des = Leg_right.stand_trajectory[Leg_right.count][0];
 8003566:	4b20      	ldr	r3, [pc, #128]	; (80035e8 <motor_init+0x258>)
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	4a1f      	ldr	r2, [pc, #124]	; (80035e8 <motor_init+0x258>)
 800356c:	3304      	adds	r3, #4
 800356e:	00db      	lsls	r3, r3, #3
 8003570:	4413      	add	r3, r2
 8003572:	3304      	adds	r3, #4
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a20      	ldr	r2, [pc, #128]	; (80035f8 <motor_init+0x268>)
 8003578:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
		motor[4].p_des = Leg_right.stand_trajectory[Leg_right.count][1];
 800357c:	4b1a      	ldr	r3, [pc, #104]	; (80035e8 <motor_init+0x258>)
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	4a19      	ldr	r2, [pc, #100]	; (80035e8 <motor_init+0x258>)
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	4413      	add	r3, r2
 8003586:	3328      	adds	r3, #40	; 0x28
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a1b      	ldr	r2, [pc, #108]	; (80035f8 <motor_init+0x268>)
 800358c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	}
	if(Leg_right.swing_flag){
 8003590:	4b15      	ldr	r3, [pc, #84]	; (80035e8 <motor_init+0x258>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d015      	beq.n	80035c4 <motor_init+0x234>
		motor[3].p_des = Leg_right.swing_trajectory[Leg_right.count][0];
 8003598:	4b13      	ldr	r3, [pc, #76]	; (80035e8 <motor_init+0x258>)
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	4a12      	ldr	r2, [pc, #72]	; (80035e8 <motor_init+0x258>)
 800359e:	33cc      	adds	r3, #204	; 0xcc
 80035a0:	00db      	lsls	r3, r3, #3
 80035a2:	4413      	add	r3, r2
 80035a4:	3304      	adds	r3, #4
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a13      	ldr	r2, [pc, #76]	; (80035f8 <motor_init+0x268>)
 80035aa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
		motor[4].p_des = Leg_right.swing_trajectory[Leg_right.count][1];
 80035ae:	4b0e      	ldr	r3, [pc, #56]	; (80035e8 <motor_init+0x258>)
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	4a0d      	ldr	r2, [pc, #52]	; (80035e8 <motor_init+0x258>)
 80035b4:	00db      	lsls	r3, r3, #3
 80035b6:	4413      	add	r3, r2
 80035b8:	f503 63cd 	add.w	r3, r3, #1640	; 0x668
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a0e      	ldr	r2, [pc, #56]	; (80035f8 <motor_init+0x268>)
 80035c0:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	}
	motor_control();
 80035c4:	f000 fa5e 	bl	8003a84 <motor_control>
	//	//PID
	for(int i = 0; i<20; i++)
 80035c8:	2300      	movs	r3, #0
 80035ca:	607b      	str	r3, [r7, #4]
 80035cc:	e05d      	b.n	800368a <motor_init+0x2fa>
 80035ce:	bf00      	nop
 80035d0:	080120c0 	.word	0x080120c0
 80035d4:	20000758 	.word	0x20000758
 80035d8:	20000690 	.word	0x20000690
 80035dc:	080120dc 	.word	0x080120dc
 80035e0:	2000075c 	.word	0x2000075c
 80035e4:	200012b4 	.word	0x200012b4
 80035e8:	20000930 	.word	0x20000930
 80035ec:	44070000 	.word	0x44070000
 80035f0:	42a00000 	.word	0x42a00000
 80035f4:	42c80000 	.word	0x42c80000
 80035f8:	20001dd4 	.word	0x20001dd4
 80035fc:	3e4ccccd 	.word	0x3e4ccccd
 8003600:	080120f0 	.word	0x080120f0
	{
		motor[1].kp = motor[1].kp+i;
 8003604:	4b28      	ldr	r3, [pc, #160]	; (80036a8 <motor_init+0x318>)
 8003606:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	ee07 3a90 	vmov	s15, r3
 8003610:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003614:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003618:	4b23      	ldr	r3, [pc, #140]	; (80036a8 <motor_init+0x318>)
 800361a:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		motor[2].kp = motor[2].kp+i;
 800361e:	4b22      	ldr	r3, [pc, #136]	; (80036a8 <motor_init+0x318>)
 8003620:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	ee07 3a90 	vmov	s15, r3
 800362a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800362e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003632:	4b1d      	ldr	r3, [pc, #116]	; (80036a8 <motor_init+0x318>)
 8003634:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		motor[3].kp = motor[3].kp+i;
 8003638:	4b1b      	ldr	r3, [pc, #108]	; (80036a8 <motor_init+0x318>)
 800363a:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	ee07 3a90 	vmov	s15, r3
 8003644:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003648:	ee77 7a27 	vadd.f32	s15, s14, s15
 800364c:	4b16      	ldr	r3, [pc, #88]	; (80036a8 <motor_init+0x318>)
 800364e:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
		motor[4].kp = motor[4].kp+i;
 8003652:	4b15      	ldr	r3, [pc, #84]	; (80036a8 <motor_init+0x318>)
 8003654:	ed93 7a2e 	vldr	s14, [r3, #184]	; 0xb8
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	ee07 3a90 	vmov	s15, r3
 800365e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003662:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003666:	4b10      	ldr	r3, [pc, #64]	; (80036a8 <motor_init+0x318>)
 8003668:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
		DmaPrintf("%d\n",20-i);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f1c3 0314 	rsb	r3, r3, #20
 8003672:	4619      	mov	r1, r3
 8003674:	480d      	ldr	r0, [pc, #52]	; (80036ac <motor_init+0x31c>)
 8003676:	f7fe fca7 	bl	8001fc8 <DmaPrintf>
		HAL_Delay(100);
 800367a:	2064      	movs	r0, #100	; 0x64
 800367c:	f002 f992 	bl	80059a4 <HAL_Delay>
		motor_control();
 8003680:	f000 fa00 	bl	8003a84 <motor_control>
	for(int i = 0; i<20; i++)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	3301      	adds	r3, #1
 8003688:	607b      	str	r3, [r7, #4]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2b13      	cmp	r3, #19
 800368e:	ddb9      	ble.n	8003604 <motor_init+0x274>
	}

	DmaPrintf("motor INIT DOWN\n");
 8003690:	4807      	ldr	r0, [pc, #28]	; (80036b0 <motor_init+0x320>)
 8003692:	f7fe fc99 	bl	8001fc8 <DmaPrintf>
	HAL_Delay(100);
 8003696:	2064      	movs	r0, #100	; 0x64
 8003698:	f002 f984 	bl	80059a4 <HAL_Delay>
//	USART1_RX_BUF[0] = 0;
//	USART1_RX_BUF[1] = 0;
//	HAL_Delay(100);
//	DmaPrintf("Starting\n");
//	HAL_Delay(100);
	return 1;
 800369c:	2301      	movs	r3, #1
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	20001dd4 	.word	0x20001dd4
 80036ac:	0801209c 	.word	0x0801209c
 80036b0:	08012108 	.word	0x08012108

080036b4 <float_to_uint>:



int float_to_uint(float x, float x_min, float x_max, unsigned int bits)
/// Converts a float to an unsigned int, given range and number of bits ///
{
 80036b4:	b480      	push	{r7}
 80036b6:	b087      	sub	sp, #28
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	ed87 0a03 	vstr	s0, [r7, #12]
 80036be:	edc7 0a02 	vstr	s1, [r7, #8]
 80036c2:	ed87 1a01 	vstr	s2, [r7, #4]
 80036c6:	6038      	str	r0, [r7, #0]
    float span = x_max - x_min;
 80036c8:	ed97 7a01 	vldr	s14, [r7, #4]
 80036cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80036d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036d4:	edc7 7a05 	vstr	s15, [r7, #20]
    if(x < x_min) x = x_min;
 80036d8:	ed97 7a03 	vldr	s14, [r7, #12]
 80036dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80036e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036e8:	d502      	bpl.n	80036f0 <float_to_uint+0x3c>
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	60fb      	str	r3, [r7, #12]
 80036ee:	e00a      	b.n	8003706 <float_to_uint+0x52>
    else if(x > x_max) x = x_max;
 80036f0:	ed97 7a03 	vldr	s14, [r7, #12]
 80036f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80036f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003700:	dd01      	ble.n	8003706 <float_to_uint+0x52>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	60fb      	str	r3, [r7, #12]
    return (int) ((x- x_min)*((float)((1<<bits)/span)));
 8003706:	ed97 7a03 	vldr	s14, [r7, #12]
 800370a:	edd7 7a02 	vldr	s15, [r7, #8]
 800370e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003712:	2201      	movs	r2, #1
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	fa02 f303 	lsl.w	r3, r2, r3
 800371a:	ee07 3a90 	vmov	s15, r3
 800371e:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003722:	edd7 6a05 	vldr	s13, [r7, #20]
 8003726:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800372a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800372e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003732:	ee17 3a90 	vmov	r3, s15
}
 8003736:	4618      	mov	r0, r3
 8003738:	371c      	adds	r7, #28
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <uint_to_float>:

float uint_to_float(int x_int, float x_min, float x_max, int bits)
/// converts unsigned int to float, given range and number of bits ///
{
 8003742:	b480      	push	{r7}
 8003744:	b087      	sub	sp, #28
 8003746:	af00      	add	r7, sp, #0
 8003748:	60f8      	str	r0, [r7, #12]
 800374a:	ed87 0a02 	vstr	s0, [r7, #8]
 800374e:	edc7 0a01 	vstr	s1, [r7, #4]
 8003752:	6039      	str	r1, [r7, #0]
    float span = x_max - x_min;
 8003754:	ed97 7a01 	vldr	s14, [r7, #4]
 8003758:	edd7 7a02 	vldr	s15, [r7, #8]
 800375c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003760:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	ee07 3a90 	vmov	s15, r3
 800376e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003772:	edd7 7a05 	vldr	s15, [r7, #20]
 8003776:	ee67 6a27 	vmul.f32	s13, s14, s15
 800377a:	2201      	movs	r2, #1
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	fa02 f303 	lsl.w	r3, r2, r3
 8003782:	3b01      	subs	r3, #1
 8003784:	ee07 3a90 	vmov	s15, r3
 8003788:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800378c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003790:	edd7 7a04 	vldr	s15, [r7, #16]
 8003794:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8003798:	eeb0 0a67 	vmov.f32	s0, s15
 800379c:	371c      	adds	r7, #28
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
	...

080037a8 <pack_TX>:
 * []
 * @param    motor_address      			    []
 * @return                            			[,1 ,0 ]
 */
int pack_TX(int motor_address, float p_des, float v_des, float kp, float kd, float t_ff)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b08e      	sub	sp, #56	; 0x38
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6178      	str	r0, [r7, #20]
 80037b0:	ed87 0a04 	vstr	s0, [r7, #16]
 80037b4:	edc7 0a03 	vstr	s1, [r7, #12]
 80037b8:	ed87 1a02 	vstr	s2, [r7, #8]
 80037bc:	edc7 1a01 	vstr	s3, [r7, #4]
 80037c0:	ed87 2a00 	vstr	s4, [r7]
	unsigned char send_buf[8]={0};
 80037c4:	2300      	movs	r3, #0
 80037c6:	61fb      	str	r3, [r7, #28]
 80037c8:	2300      	movs	r3, #0
 80037ca:	623b      	str	r3, [r7, #32]
    p_des = fminf(fmaxf(P_MIN, p_des), P_MAX);
 80037cc:	edd7 0a04 	vldr	s1, [r7, #16]
 80037d0:	eeba 0a09 	vmov.f32	s0, #169	; 0xc1480000 -12.5
 80037d4:	f00c fc6c 	bl	80100b0 <fmaxf>
 80037d8:	eef0 7a40 	vmov.f32	s15, s0
 80037dc:	eef2 0a09 	vmov.f32	s1, #41	; 0x41480000  12.5
 80037e0:	eeb0 0a67 	vmov.f32	s0, s15
 80037e4:	f00c fc7f 	bl	80100e6 <fminf>
 80037e8:	ed87 0a04 	vstr	s0, [r7, #16]
    v_des = fminf(fmaxf(V_MIN, v_des), V_MAX);
 80037ec:	edd7 0a03 	vldr	s1, [r7, #12]
 80037f0:	ed9f 0a56 	vldr	s0, [pc, #344]	; 800394c <pack_TX+0x1a4>
 80037f4:	f00c fc5c 	bl	80100b0 <fmaxf>
 80037f8:	eef0 7a40 	vmov.f32	s15, s0
 80037fc:	eddf 0a54 	vldr	s1, [pc, #336]	; 8003950 <pack_TX+0x1a8>
 8003800:	eeb0 0a67 	vmov.f32	s0, s15
 8003804:	f00c fc6f 	bl	80100e6 <fminf>
 8003808:	ed87 0a03 	vstr	s0, [r7, #12]
    kp = fminf(fmaxf(KP_MIN, kp), KP_MAX);
 800380c:	edd7 0a02 	vldr	s1, [r7, #8]
 8003810:	ed9f 0a50 	vldr	s0, [pc, #320]	; 8003954 <pack_TX+0x1ac>
 8003814:	f00c fc4c 	bl	80100b0 <fmaxf>
 8003818:	eef0 7a40 	vmov.f32	s15, s0
 800381c:	eddf 0a4e 	vldr	s1, [pc, #312]	; 8003958 <pack_TX+0x1b0>
 8003820:	eeb0 0a67 	vmov.f32	s0, s15
 8003824:	f00c fc5f 	bl	80100e6 <fminf>
 8003828:	ed87 0a02 	vstr	s0, [r7, #8]
    kd = fminf(fmaxf(KD_MIN, kd), KD_MAX);
 800382c:	edd7 0a01 	vldr	s1, [r7, #4]
 8003830:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8003954 <pack_TX+0x1ac>
 8003834:	f00c fc3c 	bl	80100b0 <fmaxf>
 8003838:	eef0 7a40 	vmov.f32	s15, s0
 800383c:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8003840:	eeb0 0a67 	vmov.f32	s0, s15
 8003844:	f00c fc4f 	bl	80100e6 <fminf>
 8003848:	ed87 0a01 	vstr	s0, [r7, #4]
    t_ff = fminf(fmaxf(T_MIN, t_ff), T_MAX);
 800384c:	edd7 0a00 	vldr	s1, [r7]
 8003850:	eebb 0a02 	vmov.f32	s0, #178	; 0xc1900000 -18.0
 8003854:	f00c fc2c 	bl	80100b0 <fmaxf>
 8003858:	eef0 7a40 	vmov.f32	s15, s0
 800385c:	eef3 0a02 	vmov.f32	s1, #50	; 0x41900000  18.0
 8003860:	eeb0 0a67 	vmov.f32	s0, s15
 8003864:	f00c fc3f 	bl	80100e6 <fminf>
 8003868:	ed87 0a00 	vstr	s0, [r7]
		
    int p_int = float_to_uint(p_des, P_MIN, P_MAX, 16);
 800386c:	2010      	movs	r0, #16
 800386e:	eeb2 1a09 	vmov.f32	s2, #41	; 0x41480000  12.5
 8003872:	eefa 0a09 	vmov.f32	s1, #169	; 0xc1480000 -12.5
 8003876:	ed97 0a04 	vldr	s0, [r7, #16]
 800387a:	f7ff ff1b 	bl	80036b4 <float_to_uint>
 800387e:	6378      	str	r0, [r7, #52]	; 0x34
    int v_int = float_to_uint(v_des, V_MIN, V_MAX, 12);
 8003880:	200c      	movs	r0, #12
 8003882:	ed9f 1a33 	vldr	s2, [pc, #204]	; 8003950 <pack_TX+0x1a8>
 8003886:	eddf 0a31 	vldr	s1, [pc, #196]	; 800394c <pack_TX+0x1a4>
 800388a:	ed97 0a03 	vldr	s0, [r7, #12]
 800388e:	f7ff ff11 	bl	80036b4 <float_to_uint>
 8003892:	6338      	str	r0, [r7, #48]	; 0x30
    int kp_int = float_to_uint(kp, KP_MIN, KP_MAX, 12);
 8003894:	200c      	movs	r0, #12
 8003896:	ed9f 1a30 	vldr	s2, [pc, #192]	; 8003958 <pack_TX+0x1b0>
 800389a:	eddf 0a2e 	vldr	s1, [pc, #184]	; 8003954 <pack_TX+0x1ac>
 800389e:	ed97 0a02 	vldr	s0, [r7, #8]
 80038a2:	f7ff ff07 	bl	80036b4 <float_to_uint>
 80038a6:	62f8      	str	r0, [r7, #44]	; 0x2c
    int kd_int = float_to_uint(kd, KD_MIN, KD_MAX, 12);
 80038a8:	200c      	movs	r0, #12
 80038aa:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 80038ae:	eddf 0a29 	vldr	s1, [pc, #164]	; 8003954 <pack_TX+0x1ac>
 80038b2:	ed97 0a01 	vldr	s0, [r7, #4]
 80038b6:	f7ff fefd 	bl	80036b4 <float_to_uint>
 80038ba:	62b8      	str	r0, [r7, #40]	; 0x28
    int t_int = float_to_uint(t_ff, T_MIN, T_MAX, 12);
 80038bc:	200c      	movs	r0, #12
 80038be:	eeb3 1a02 	vmov.f32	s2, #50	; 0x41900000  18.0
 80038c2:	eefb 0a02 	vmov.f32	s1, #178	; 0xc1900000 -18.0
 80038c6:	ed97 0a00 	vldr	s0, [r7]
 80038ca:	f7ff fef3 	bl	80036b4 <float_to_uint>
 80038ce:	6278      	str	r0, [r7, #36]	; 0x24

    send_buf[0] = p_int>>8; 					// 8
 80038d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038d2:	121b      	asrs	r3, r3, #8
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	773b      	strb	r3, [r7, #28]
    send_buf[1] = p_int&0xFF;					// 8
 80038d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	777b      	strb	r3, [r7, #29]
    send_buf[2] = v_int>>4; 					// 8 
 80038de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e0:	111b      	asrs	r3, r3, #4
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	77bb      	strb	r3, [r7, #30]
    send_buf[3] = ((v_int&0xF)<<4)|(kp_int>>8); // 4  KP  4 
 80038e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e8:	011b      	lsls	r3, r3, #4
 80038ea:	b25a      	sxtb	r2, r3
 80038ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038ee:	121b      	asrs	r3, r3, #8
 80038f0:	b25b      	sxtb	r3, r3
 80038f2:	4313      	orrs	r3, r2
 80038f4:	b25b      	sxtb	r3, r3
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	77fb      	strb	r3, [r7, #31]
    send_buf[4] = kp_int&0xFF; 					//KP  8 
 80038fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	f887 3020 	strb.w	r3, [r7, #32]
    send_buf[5] = kd_int>>4;					//Kd  8 
 8003902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003904:	111b      	asrs	r3, r3, #4
 8003906:	b2db      	uxtb	r3, r3
 8003908:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    send_buf[6] = ((kd_int&0xF)<<4)|(t_int>>8); //KP  4  4 
 800390c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	b25a      	sxtb	r2, r3
 8003912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003914:	121b      	asrs	r3, r3, #8
 8003916:	b25b      	sxtb	r3, r3
 8003918:	4313      	orrs	r3, r2
 800391a:	b25b      	sxtb	r3, r3
 800391c:	b2db      	uxtb	r3, r3
 800391e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    send_buf[7] = t_int&0xff; // 8 
 8003922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003924:	b2db      	uxtb	r3, r3
 8003926:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		
		if(can_send(motor_address,send_buf,8))
 800392a:	f107 031c 	add.w	r3, r7, #28
 800392e:	2208      	movs	r2, #8
 8003930:	4619      	mov	r1, r3
 8003932:	6978      	ldr	r0, [r7, #20]
 8003934:	f7ff fba8 	bl	8003088 <can_send>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <pack_TX+0x19a>
		{
			return 1;
 800393e:	2301      	movs	r3, #1
 8003940:	e000      	b.n	8003944 <pack_TX+0x19c>
		}
		else
		{
			return 0;
 8003942:	2300      	movs	r3, #0
		}
}
 8003944:	4618      	mov	r0, r3
 8003946:	3738      	adds	r7, #56	; 0x38
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}
 800394c:	c1b9eb85 	.word	0xc1b9eb85
 8003950:	41b9eb85 	.word	0x41b9eb85
 8003954:	00000000 	.word	0x00000000
 8003958:	43fa0000 	.word	0x43fa0000

0800395c <unpack_RX>:
 * @param    rx_buf                   []
 * @return                            [,1 ,0 ]
 */
struct Tmotor unpack_RX(unsigned char rx_buf[6])
/// unpack int from can buffer ///
{
 800395c:	b5b0      	push	{r4, r5, r7, lr}
 800395e:	b090      	sub	sp, #64	; 0x40
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
	struct Tmotor reply;
    reply.ID = rx_buf[0]; 						// ID 
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	60fb      	str	r3, [r7, #12]
    int p_int = (rx_buf[1]<<8)|rx_buf[2]; 		//
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	3301      	adds	r3, #1
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	021b      	lsls	r3, r3, #8
 8003974:	683a      	ldr	r2, [r7, #0]
 8003976:	3202      	adds	r2, #2
 8003978:	7812      	ldrb	r2, [r2, #0]
 800397a:	4313      	orrs	r3, r2
 800397c:	63fb      	str	r3, [r7, #60]	; 0x3c
    int v_int = (rx_buf[3]<<4)|(rx_buf[4]>>4);  //
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	3303      	adds	r3, #3
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	011b      	lsls	r3, r3, #4
 8003986:	683a      	ldr	r2, [r7, #0]
 8003988:	3204      	adds	r2, #4
 800398a:	7812      	ldrb	r2, [r2, #0]
 800398c:	0912      	lsrs	r2, r2, #4
 800398e:	b2d2      	uxtb	r2, r2
 8003990:	4313      	orrs	r3, r2
 8003992:	63bb      	str	r3, [r7, #56]	; 0x38
    int t_int = ((rx_buf[4]&0xF)<<8)|rx_buf[5]; //
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	3304      	adds	r3, #4
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	021b      	lsls	r3, r3, #8
 800399c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	3205      	adds	r2, #5
 80039a4:	7812      	ldrb	r2, [r2, #0]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	637b      	str	r3, [r7, #52]	; 0x34
	
    /// convert ints to floats ///
    reply.position = uint_to_float(p_int, P_MIN, P_MAX, 16);
 80039aa:	2110      	movs	r1, #16
 80039ac:	eef2 0a09 	vmov.f32	s1, #41	; 0x41480000  12.5
 80039b0:	eeba 0a09 	vmov.f32	s0, #169	; 0xc1480000 -12.5
 80039b4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80039b6:	f7ff fec4 	bl	8003742 <uint_to_float>
 80039ba:	eef0 7a40 	vmov.f32	s15, s0
 80039be:	edc7 7a04 	vstr	s15, [r7, #16]
    reply.velocity = uint_to_float(v_int, V_MIN, V_MAX, 12);
 80039c2:	210c      	movs	r1, #12
 80039c4:	eddf 0a13 	vldr	s1, [pc, #76]	; 8003a14 <unpack_RX+0xb8>
 80039c8:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8003a18 <unpack_RX+0xbc>
 80039cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80039ce:	f7ff feb8 	bl	8003742 <uint_to_float>
 80039d2:	eef0 7a40 	vmov.f32	s15, s0
 80039d6:	edc7 7a05 	vstr	s15, [r7, #20]
    reply.current = uint_to_float(t_int, T_MIN, T_MAX, 12);
 80039da:	210c      	movs	r1, #12
 80039dc:	eef3 0a02 	vmov.f32	s1, #50	; 0x41900000  18.0
 80039e0:	eebb 0a02 	vmov.f32	s0, #178	; 0xc1900000 -18.0
 80039e4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80039e6:	f7ff feac 	bl	8003742 <uint_to_float>
 80039ea:	eef0 7a40 	vmov.f32	s15, s0
 80039ee:	edc7 7a06 	vstr	s15, [r7, #24]
		
	return reply;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	461d      	mov	r5, r3
 80039f6:	f107 040c 	add.w	r4, r7, #12
 80039fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a02:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003a06:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	3740      	adds	r7, #64	; 0x40
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bdb0      	pop	{r4, r5, r7, pc}
 8003a12:	bf00      	nop
 8003a14:	41b9eb85 	.word	0x41b9eb85
 8003a18:	c1b9eb85 	.word	0xc1b9eb85

08003a1c <motor_setdata>:
 * []
 * @param    rx_buf                   []
 * @return                            [,1 ,0 ]
 */
void motor_setdata(unsigned char rx_buf[6])
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b08c      	sub	sp, #48	; 0x30
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
	struct Tmotor reply;
	reply = unpack_RX(rx_buf);
 8003a24:	f107 0308 	add.w	r3, r7, #8
 8003a28:	6879      	ldr	r1, [r7, #4]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7ff ff96 	bl	800395c <unpack_RX>
	if(reply.ID == 8)	reply.ID = 4;
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	2b08      	cmp	r3, #8
 8003a34:	d101      	bne.n	8003a3a <motor_setdata+0x1e>
 8003a36:	2304      	movs	r3, #4
 8003a38:	60bb      	str	r3, [r7, #8]
	motor[reply.ID].position = reply.position;
 8003a3a:	68ba      	ldr	r2, [r7, #8]
 8003a3c:	68f9      	ldr	r1, [r7, #12]
 8003a3e:	4810      	ldr	r0, [pc, #64]	; (8003a80 <motor_setdata+0x64>)
 8003a40:	4613      	mov	r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	4413      	add	r3, r2
 8003a46:	00db      	lsls	r3, r3, #3
 8003a48:	4403      	add	r3, r0
 8003a4a:	3304      	adds	r3, #4
 8003a4c:	6019      	str	r1, [r3, #0]
	motor[reply.ID].velocity = reply.velocity;
 8003a4e:	68ba      	ldr	r2, [r7, #8]
 8003a50:	6939      	ldr	r1, [r7, #16]
 8003a52:	480b      	ldr	r0, [pc, #44]	; (8003a80 <motor_setdata+0x64>)
 8003a54:	4613      	mov	r3, r2
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	4413      	add	r3, r2
 8003a5a:	00db      	lsls	r3, r3, #3
 8003a5c:	4403      	add	r3, r0
 8003a5e:	3308      	adds	r3, #8
 8003a60:	6019      	str	r1, [r3, #0]
	motor[reply.ID].current = reply.current;
 8003a62:	68ba      	ldr	r2, [r7, #8]
 8003a64:	6979      	ldr	r1, [r7, #20]
 8003a66:	4806      	ldr	r0, [pc, #24]	; (8003a80 <motor_setdata+0x64>)
 8003a68:	4613      	mov	r3, r2
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	4413      	add	r3, r2
 8003a6e:	00db      	lsls	r3, r3, #3
 8003a70:	4403      	add	r3, r0
 8003a72:	330c      	adds	r3, #12
 8003a74:	6019      	str	r1, [r3, #0]

}
 8003a76:	bf00      	nop
 8003a78:	3730      	adds	r7, #48	; 0x30
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	20001dd4 	.word	0x20001dd4

08003a84 <motor_control>:

/**
 * []
 */
void motor_control()
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	af00      	add	r7, sp, #0
	if(ENABLE_MOTOR){
	pack_TX(motor[1].ID, motor[1].p_des, motor[1].v_des, motor[1].kp, motor[1].kd, motor[1].t_ff);
 8003a88:	4b3d      	ldr	r3, [pc, #244]	; (8003b80 <motor_control+0xfc>)
 8003a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a8c:	4a3c      	ldr	r2, [pc, #240]	; (8003b80 <motor_control+0xfc>)
 8003a8e:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8003a92:	4a3b      	ldr	r2, [pc, #236]	; (8003b80 <motor_control+0xfc>)
 8003a94:	ed92 7a0f 	vldr	s14, [r2, #60]	; 0x3c
 8003a98:	4a39      	ldr	r2, [pc, #228]	; (8003b80 <motor_control+0xfc>)
 8003a9a:	edd2 6a10 	vldr	s13, [r2, #64]	; 0x40
 8003a9e:	4a38      	ldr	r2, [pc, #224]	; (8003b80 <motor_control+0xfc>)
 8003aa0:	ed92 6a11 	vldr	s12, [r2, #68]	; 0x44
 8003aa4:	4a36      	ldr	r2, [pc, #216]	; (8003b80 <motor_control+0xfc>)
 8003aa6:	edd2 5a12 	vldr	s11, [r2, #72]	; 0x48
 8003aaa:	eeb0 2a65 	vmov.f32	s4, s11
 8003aae:	eef0 1a46 	vmov.f32	s3, s12
 8003ab2:	eeb0 1a66 	vmov.f32	s2, s13
 8003ab6:	eef0 0a47 	vmov.f32	s1, s14
 8003aba:	eeb0 0a67 	vmov.f32	s0, s15
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7ff fe72 	bl	80037a8 <pack_TX>
	pack_TX(motor[2].ID, motor[2].p_des, motor[2].v_des, motor[2].kp, motor[2].kd, motor[2].t_ff);
 8003ac4:	4b2e      	ldr	r3, [pc, #184]	; (8003b80 <motor_control+0xfc>)
 8003ac6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ac8:	4a2d      	ldr	r2, [pc, #180]	; (8003b80 <motor_control+0xfc>)
 8003aca:	edd2 7a18 	vldr	s15, [r2, #96]	; 0x60
 8003ace:	4a2c      	ldr	r2, [pc, #176]	; (8003b80 <motor_control+0xfc>)
 8003ad0:	ed92 7a19 	vldr	s14, [r2, #100]	; 0x64
 8003ad4:	4a2a      	ldr	r2, [pc, #168]	; (8003b80 <motor_control+0xfc>)
 8003ad6:	edd2 6a1a 	vldr	s13, [r2, #104]	; 0x68
 8003ada:	4a29      	ldr	r2, [pc, #164]	; (8003b80 <motor_control+0xfc>)
 8003adc:	ed92 6a1b 	vldr	s12, [r2, #108]	; 0x6c
 8003ae0:	4a27      	ldr	r2, [pc, #156]	; (8003b80 <motor_control+0xfc>)
 8003ae2:	edd2 5a1c 	vldr	s11, [r2, #112]	; 0x70
 8003ae6:	eeb0 2a65 	vmov.f32	s4, s11
 8003aea:	eef0 1a46 	vmov.f32	s3, s12
 8003aee:	eeb0 1a66 	vmov.f32	s2, s13
 8003af2:	eef0 0a47 	vmov.f32	s1, s14
 8003af6:	eeb0 0a67 	vmov.f32	s0, s15
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7ff fe54 	bl	80037a8 <pack_TX>
	pack_TX(motor[3].ID, motor[3].p_des, motor[3].v_des, motor[3].kp, motor[3].kd, motor[3].t_ff);
 8003b00:	4b1f      	ldr	r3, [pc, #124]	; (8003b80 <motor_control+0xfc>)
 8003b02:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b04:	4a1e      	ldr	r2, [pc, #120]	; (8003b80 <motor_control+0xfc>)
 8003b06:	edd2 7a22 	vldr	s15, [r2, #136]	; 0x88
 8003b0a:	4a1d      	ldr	r2, [pc, #116]	; (8003b80 <motor_control+0xfc>)
 8003b0c:	ed92 7a23 	vldr	s14, [r2, #140]	; 0x8c
 8003b10:	4a1b      	ldr	r2, [pc, #108]	; (8003b80 <motor_control+0xfc>)
 8003b12:	edd2 6a24 	vldr	s13, [r2, #144]	; 0x90
 8003b16:	4a1a      	ldr	r2, [pc, #104]	; (8003b80 <motor_control+0xfc>)
 8003b18:	ed92 6a25 	vldr	s12, [r2, #148]	; 0x94
 8003b1c:	4a18      	ldr	r2, [pc, #96]	; (8003b80 <motor_control+0xfc>)
 8003b1e:	edd2 5a26 	vldr	s11, [r2, #152]	; 0x98
 8003b22:	eeb0 2a65 	vmov.f32	s4, s11
 8003b26:	eef0 1a46 	vmov.f32	s3, s12
 8003b2a:	eeb0 1a66 	vmov.f32	s2, s13
 8003b2e:	eef0 0a47 	vmov.f32	s1, s14
 8003b32:	eeb0 0a67 	vmov.f32	s0, s15
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7ff fe36 	bl	80037a8 <pack_TX>
	pack_TX(motor[4].ID, motor[4].p_des, motor[4].v_des, motor[4].kp, motor[4].kd, motor[4].t_ff);
 8003b3c:	4b10      	ldr	r3, [pc, #64]	; (8003b80 <motor_control+0xfc>)
 8003b3e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003b42:	4a0f      	ldr	r2, [pc, #60]	; (8003b80 <motor_control+0xfc>)
 8003b44:	edd2 7a2c 	vldr	s15, [r2, #176]	; 0xb0
 8003b48:	4a0d      	ldr	r2, [pc, #52]	; (8003b80 <motor_control+0xfc>)
 8003b4a:	ed92 7a2d 	vldr	s14, [r2, #180]	; 0xb4
 8003b4e:	4a0c      	ldr	r2, [pc, #48]	; (8003b80 <motor_control+0xfc>)
 8003b50:	edd2 6a2e 	vldr	s13, [r2, #184]	; 0xb8
 8003b54:	4a0a      	ldr	r2, [pc, #40]	; (8003b80 <motor_control+0xfc>)
 8003b56:	ed92 6a2f 	vldr	s12, [r2, #188]	; 0xbc
 8003b5a:	4a09      	ldr	r2, [pc, #36]	; (8003b80 <motor_control+0xfc>)
 8003b5c:	edd2 5a30 	vldr	s11, [r2, #192]	; 0xc0
 8003b60:	eeb0 2a65 	vmov.f32	s4, s11
 8003b64:	eef0 1a46 	vmov.f32	s3, s12
 8003b68:	eeb0 1a66 	vmov.f32	s2, s13
 8003b6c:	eef0 0a47 	vmov.f32	s1, s14
 8003b70:	eeb0 0a67 	vmov.f32	s0, s15
 8003b74:	4618      	mov	r0, r3
 8003b76:	f7ff fe17 	bl	80037a8 <pack_TX>
	}
}
 8003b7a:	bf00      	nop
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	20001dd4 	.word	0x20001dd4
 8003b84:	00000000 	.word	0x00000000

08003b88 <motor_limit>:
 * @param    ID				      	  [ID]
 * @param    p				      	  []
 * @param    p_des				      []
 * @return                         	  [,0 1 ,2 ]
 */
int motor_limit(int ID, float p, float p_des){
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	ed87 0a02 	vstr	s0, [r7, #8]
 8003b94:	edc7 0a01 	vstr	s1, [r7, #4]
	//
	switch(ID){
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	2b03      	cmp	r3, #3
 8003b9e:	f200 8087 	bhi.w	8003cb0 <motor_limit+0x128>
 8003ba2:	a201      	add	r2, pc, #4	; (adr r2, 8003ba8 <motor_limit+0x20>)
 8003ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba8:	08003bb9 	.word	0x08003bb9
 8003bac:	08003bf7 	.word	0x08003bf7
 8003bb0:	08003c35 	.word	0x08003c35
 8003bb4:	08003c73 	.word	0x08003c73
	case 1:
		if(p < (MIN_ANGLE_L1-INIT_ANGLE_L1) ||p > (MAX_ANGLE_L1-INIT_ANGLE_L1)){
 8003bb8:	68b8      	ldr	r0, [r7, #8]
 8003bba:	f7fc fcc5 	bl	8000548 <__aeabi_f2d>
 8003bbe:	a361      	add	r3, pc, #388	; (adr r3, 8003d44 <motor_limit+0x1bc>)
 8003bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc4:	f7fc ff8a 	bl	8000adc <__aeabi_dcmplt>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10b      	bne.n	8003be6 <motor_limit+0x5e>
 8003bce:	68b8      	ldr	r0, [r7, #8]
 8003bd0:	f7fc fcba 	bl	8000548 <__aeabi_f2d>
 8003bd4:	a35d      	add	r3, pc, #372	; (adr r3, 8003d4c <motor_limit+0x1c4>)
 8003bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bda:	f7fc ff9d 	bl	8000b18 <__aeabi_dcmpgt>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d100      	bne.n	8003be6 <motor_limit+0x5e>
			DmaPrintf("1 position limit\n");
			HAL_Delay(10);
			return 1;
		}
		break;
 8003be4:	e064      	b.n	8003cb0 <motor_limit+0x128>
			DmaPrintf("1 position limit\n");
 8003be6:	4852      	ldr	r0, [pc, #328]	; (8003d30 <motor_limit+0x1a8>)
 8003be8:	f7fe f9ee 	bl	8001fc8 <DmaPrintf>
			HAL_Delay(10);
 8003bec:	200a      	movs	r0, #10
 8003bee:	f001 fed9 	bl	80059a4 <HAL_Delay>
			return 1;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e079      	b.n	8003cea <motor_limit+0x162>
	case 2:
		if(p < (MIN_ANGLE_L2-INIT_ANGLE_L2) ||p > (MAX_ANGLE_L2-INIT_ANGLE_L2)){
 8003bf6:	68b8      	ldr	r0, [r7, #8]
 8003bf8:	f7fc fca6 	bl	8000548 <__aeabi_f2d>
 8003bfc:	a33e      	add	r3, pc, #248	; (adr r3, 8003cf8 <motor_limit+0x170>)
 8003bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c02:	f7fc ff6b 	bl	8000adc <__aeabi_dcmplt>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10b      	bne.n	8003c24 <motor_limit+0x9c>
 8003c0c:	68b8      	ldr	r0, [r7, #8]
 8003c0e:	f7fc fc9b 	bl	8000548 <__aeabi_f2d>
 8003c12:	a33b      	add	r3, pc, #236	; (adr r3, 8003d00 <motor_limit+0x178>)
 8003c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c18:	f7fc ff7e 	bl	8000b18 <__aeabi_dcmpgt>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d100      	bne.n	8003c24 <motor_limit+0x9c>
			DmaPrintf("2 position limit\n");
			HAL_Delay(10);
			return 1;
		}
		break;
 8003c22:	e045      	b.n	8003cb0 <motor_limit+0x128>
			DmaPrintf("2 position limit\n");
 8003c24:	4843      	ldr	r0, [pc, #268]	; (8003d34 <motor_limit+0x1ac>)
 8003c26:	f7fe f9cf 	bl	8001fc8 <DmaPrintf>
			HAL_Delay(10);
 8003c2a:	200a      	movs	r0, #10
 8003c2c:	f001 feba 	bl	80059a4 <HAL_Delay>
			return 1;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e05a      	b.n	8003cea <motor_limit+0x162>
	case 3:
		if(p < (MIN_ANGLE_R1-INIT_ANGLE_R1) ||p > (MAX_ANGLE_R1-INIT_ANGLE_R1)){
 8003c34:	68b8      	ldr	r0, [r7, #8]
 8003c36:	f7fc fc87 	bl	8000548 <__aeabi_f2d>
 8003c3a:	a333      	add	r3, pc, #204	; (adr r3, 8003d08 <motor_limit+0x180>)
 8003c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c40:	f7fc ff4c 	bl	8000adc <__aeabi_dcmplt>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10b      	bne.n	8003c62 <motor_limit+0xda>
 8003c4a:	68b8      	ldr	r0, [r7, #8]
 8003c4c:	f7fc fc7c 	bl	8000548 <__aeabi_f2d>
 8003c50:	a32f      	add	r3, pc, #188	; (adr r3, 8003d10 <motor_limit+0x188>)
 8003c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c56:	f7fc ff5f 	bl	8000b18 <__aeabi_dcmpgt>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d100      	bne.n	8003c62 <motor_limit+0xda>
			DmaPrintf("3 position limit\n");
			HAL_Delay(10);
			return 1;
		}
		break;
 8003c60:	e026      	b.n	8003cb0 <motor_limit+0x128>
			DmaPrintf("3 position limit\n");
 8003c62:	4835      	ldr	r0, [pc, #212]	; (8003d38 <motor_limit+0x1b0>)
 8003c64:	f7fe f9b0 	bl	8001fc8 <DmaPrintf>
			HAL_Delay(10);
 8003c68:	200a      	movs	r0, #10
 8003c6a:	f001 fe9b 	bl	80059a4 <HAL_Delay>
			return 1;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e03b      	b.n	8003cea <motor_limit+0x162>
	case 4:
		if(p < (MIN_ANGLE_R2-INIT_ANGLE_R2) ||p > (MAX_ANGLE_R2-INIT_ANGLE_R2)){
 8003c72:	68b8      	ldr	r0, [r7, #8]
 8003c74:	f7fc fc68 	bl	8000548 <__aeabi_f2d>
 8003c78:	a327      	add	r3, pc, #156	; (adr r3, 8003d18 <motor_limit+0x190>)
 8003c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c7e:	f7fc ff2d 	bl	8000adc <__aeabi_dcmplt>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d10b      	bne.n	8003ca0 <motor_limit+0x118>
 8003c88:	68b8      	ldr	r0, [r7, #8]
 8003c8a:	f7fc fc5d 	bl	8000548 <__aeabi_f2d>
 8003c8e:	a324      	add	r3, pc, #144	; (adr r3, 8003d20 <motor_limit+0x198>)
 8003c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c94:	f7fc ff40 	bl	8000b18 <__aeabi_dcmpgt>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d100      	bne.n	8003ca0 <motor_limit+0x118>
			DmaPrintf("4 position limit\n");
			HAL_Delay(10);
			return 1;
		}
		break;
 8003c9e:	e007      	b.n	8003cb0 <motor_limit+0x128>
			DmaPrintf("4 position limit\n");
 8003ca0:	4826      	ldr	r0, [pc, #152]	; (8003d3c <motor_limit+0x1b4>)
 8003ca2:	f7fe f991 	bl	8001fc8 <DmaPrintf>
			HAL_Delay(10);
 8003ca6:	200a      	movs	r0, #10
 8003ca8:	f001 fe7c 	bl	80059a4 <HAL_Delay>
			return 1;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e01c      	b.n	8003cea <motor_limit+0x162>
	}
	//
	if( fabs(p_des-p) > V_LIMIT){
 8003cb0:	ed97 7a01 	vldr	s14, [r7, #4]
 8003cb4:	edd7 7a02 	vldr	s15, [r7, #8]
 8003cb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cbc:	eef0 7ae7 	vabs.f32	s15, s15
 8003cc0:	ee17 0a90 	vmov	r0, s15
 8003cc4:	f7fc fc40 	bl	8000548 <__aeabi_f2d>
 8003cc8:	a317      	add	r3, pc, #92	; (adr r3, 8003d28 <motor_limit+0x1a0>)
 8003cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cce:	f7fc ff23 	bl	8000b18 <__aeabi_dcmpgt>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d007      	beq.n	8003ce8 <motor_limit+0x160>
		DmaPrintf("velocity limit\n");
 8003cd8:	4819      	ldr	r0, [pc, #100]	; (8003d40 <motor_limit+0x1b8>)
 8003cda:	f7fe f975 	bl	8001fc8 <DmaPrintf>
		HAL_Delay(10);
 8003cde:	200a      	movs	r0, #10
 8003ce0:	f001 fe60 	bl	80059a4 <HAL_Delay>
		return 2;
 8003ce4:	2302      	movs	r3, #2
 8003ce6:	e000      	b.n	8003cea <motor_limit+0x162>
	}
	return 0;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3710      	adds	r7, #16
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	f3af 8000 	nop.w
 8003cf8:	4b195770 	.word	0x4b195770
 8003cfc:	3fa6d60d 	.word	0x3fa6d60d
 8003d00:	9740f1a0 	.word	0x9740f1a0
 8003d04:	3fed9656 	.word	0x3fed9656
 8003d08:	b2c5cad4 	.word	0xb2c5cad4
 8003d0c:	bfd2e7cd 	.word	0xbfd2e7cd
 8003d10:	74963b60 	.word	0x74963b60
 8003d14:	3ff55a87 	.word	0x3ff55a87
 8003d18:	baaa937e 	.word	0xbaaa937e
 8003d1c:	bfef8861 	.word	0xbfef8861
 8003d20:	962e56a0 	.word	0x962e56a0
 8003d24:	bfa73e6d 	.word	0xbfa73e6d
 8003d28:	eb851eb8 	.word	0xeb851eb8
 8003d2c:	3faeb851 	.word	0x3faeb851
 8003d30:	0801211c 	.word	0x0801211c
 8003d34:	08012130 	.word	0x08012130
 8003d38:	08012144 	.word	0x08012144
 8003d3c:	08012158 	.word	0x08012158
 8003d40:	0801216c 	.word	0x0801216c
 8003d44:	397e3f82 	.word	0x397e3f82
 8003d48:	bff586c0 	.word	0xbff586c0
 8003d4c:	a9632af0 	.word	0xa9632af0
 8003d50:	3fd2dac1 	.word	0x3fd2dac1
 8003d54:	00000000 	.word	0x00000000

08003d58 <motor_setdes>:

/**
 * []
 */
int motor_setdes(Tmotor M, float point)
{
 8003d58:	b084      	sub	sp, #16
 8003d5a:	b590      	push	{r4, r7, lr}
 8003d5c:	b083      	sub	sp, #12
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	f107 0418 	add.w	r4, r7, #24
 8003d64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003d68:	ed87 0a01 	vstr	s0, [r7, #4]
	//
	if(motor_limit(M.ID, point, M.p_des) == 1) return 1;
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003d72:	eef0 0a67 	vmov.f32	s1, s15
 8003d76:	ed97 0a01 	vldr	s0, [r7, #4]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7ff ff04 	bl	8003b88 <motor_limit>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d101      	bne.n	8003d8a <motor_setdes+0x32>
 8003d86:	2301      	movs	r3, #1
 8003d88:	e081      	b.n	8003e8e <motor_setdes+0x136>
	//
	if(motor_limit(M.ID, point, M.p_des) == 2){
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003d90:	eef0 0a67 	vmov.f32	s1, s15
 8003d94:	ed97 0a01 	vldr	s0, [r7, #4]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7ff fef5 	bl	8003b88 <motor_limit>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d169      	bne.n	8003e78 <motor_setdes+0x120>
		if( (M.p_des-point) > V_LIMIT){
 8003da4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003da8:	edd7 7a01 	vldr	s15, [r7, #4]
 8003dac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003db0:	ee17 0a90 	vmov	r0, s15
 8003db4:	f7fc fbc8 	bl	8000548 <__aeabi_f2d>
 8003db8:	a339      	add	r3, pc, #228	; (adr r3, 8003ea0 <motor_setdes+0x148>)
 8003dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dbe:	f7fc feab 	bl	8000b18 <__aeabi_dcmpgt>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d022      	beq.n	8003e0e <motor_setdes+0xb6>
			motor[M.ID].p_des -= V_LIMIT;
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	4937      	ldr	r1, [pc, #220]	; (8003ea8 <motor_setdes+0x150>)
 8003dcc:	4613      	mov	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	4413      	add	r3, r2
 8003dd2:	00db      	lsls	r3, r3, #3
 8003dd4:	440b      	add	r3, r1
 8003dd6:	3310      	adds	r3, #16
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fc fbb4 	bl	8000548 <__aeabi_f2d>
 8003de0:	a32f      	add	r3, pc, #188	; (adr r3, 8003ea0 <motor_setdes+0x148>)
 8003de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de6:	f7fc fa4f 	bl	8000288 <__aeabi_dsub>
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
 8003dee:	69bc      	ldr	r4, [r7, #24]
 8003df0:	4610      	mov	r0, r2
 8003df2:	4619      	mov	r1, r3
 8003df4:	f7fc fef8 	bl	8000be8 <__aeabi_d2f>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	492b      	ldr	r1, [pc, #172]	; (8003ea8 <motor_setdes+0x150>)
 8003dfc:	4623      	mov	r3, r4
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	4423      	add	r3, r4
 8003e02:	00db      	lsls	r3, r3, #3
 8003e04:	440b      	add	r3, r1
 8003e06:	3310      	adds	r3, #16
 8003e08:	601a      	str	r2, [r3, #0]
			return 2;
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	e03f      	b.n	8003e8e <motor_setdes+0x136>
		}
		if( (point-M.p_des) > V_LIMIT){
 8003e0e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003e12:	ed97 7a01 	vldr	s14, [r7, #4]
 8003e16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e1a:	ee17 0a90 	vmov	r0, s15
 8003e1e:	f7fc fb93 	bl	8000548 <__aeabi_f2d>
 8003e22:	a31f      	add	r3, pc, #124	; (adr r3, 8003ea0 <motor_setdes+0x148>)
 8003e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e28:	f7fc fe76 	bl	8000b18 <__aeabi_dcmpgt>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d022      	beq.n	8003e78 <motor_setdes+0x120>
			motor[M.ID].p_des += V_LIMIT;
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	491c      	ldr	r1, [pc, #112]	; (8003ea8 <motor_setdes+0x150>)
 8003e36:	4613      	mov	r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	4413      	add	r3, r2
 8003e3c:	00db      	lsls	r3, r3, #3
 8003e3e:	440b      	add	r3, r1
 8003e40:	3310      	adds	r3, #16
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7fc fb7f 	bl	8000548 <__aeabi_f2d>
 8003e4a:	a315      	add	r3, pc, #84	; (adr r3, 8003ea0 <motor_setdes+0x148>)
 8003e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e50:	f7fc fa1c 	bl	800028c <__adddf3>
 8003e54:	4602      	mov	r2, r0
 8003e56:	460b      	mov	r3, r1
 8003e58:	69bc      	ldr	r4, [r7, #24]
 8003e5a:	4610      	mov	r0, r2
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	f7fc fec3 	bl	8000be8 <__aeabi_d2f>
 8003e62:	4602      	mov	r2, r0
 8003e64:	4910      	ldr	r1, [pc, #64]	; (8003ea8 <motor_setdes+0x150>)
 8003e66:	4623      	mov	r3, r4
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	4423      	add	r3, r4
 8003e6c:	00db      	lsls	r3, r3, #3
 8003e6e:	440b      	add	r3, r1
 8003e70:	3310      	adds	r3, #16
 8003e72:	601a      	str	r2, [r3, #0]
			return 2;
 8003e74:	2302      	movs	r3, #2
 8003e76:	e00a      	b.n	8003e8e <motor_setdes+0x136>
		}
	}
	motor[M.ID].p_des = point;
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	490b      	ldr	r1, [pc, #44]	; (8003ea8 <motor_setdes+0x150>)
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	4413      	add	r3, r2
 8003e82:	00db      	lsls	r3, r3, #3
 8003e84:	440b      	add	r3, r1
 8003e86:	3310      	adds	r3, #16
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	601a      	str	r2, [r3, #0]
	return 0;
 8003e8c:	2300      	movs	r3, #0

}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003e98:	b004      	add	sp, #16
 8003e9a:	4770      	bx	lr
 8003e9c:	f3af 8000 	nop.w
 8003ea0:	eb851eb8 	.word	0xeb851eb8
 8003ea4:	3faeb851 	.word	0x3faeb851
 8003ea8:	20001dd4 	.word	0x20001dd4
 8003eac:	00000000 	.word	0x00000000

08003eb0 <FK>:
int test_cnt = 0;
float test_trajectory[10]= {0.5, 0.51, 0.52, 0.53, 0.54, 0.55, 0.54, 0.53, 0.52, 0.51};

//
float* FK(float theta1,float theta2)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b088      	sub	sp, #32
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	ed87 0a01 	vstr	s0, [r7, #4]
 8003eba:	edc7 0a00 	vstr	s1, [r7]
	theta1 += INIT_ANGLE_L1;
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7fc fb42 	bl	8000548 <__aeabi_f2d>
 8003ec4:	a350      	add	r3, pc, #320	; (adr r3, 8004008 <FK+0x158>)
 8003ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eca:	f7fc f9df 	bl	800028c <__adddf3>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	4610      	mov	r0, r2
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	f7fc fe87 	bl	8000be8 <__aeabi_d2f>
 8003eda:	4603      	mov	r3, r0
 8003edc:	607b      	str	r3, [r7, #4]
	theta2 = theta2 + theta1;
 8003ede:	ed97 7a00 	vldr	s14, [r7]
 8003ee2:	edd7 7a01 	vldr	s15, [r7, #4]
 8003ee6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003eea:	edc7 7a00 	vstr	s15, [r7]
	float hip_x = 60 * cos(theta2);
 8003eee:	6838      	ldr	r0, [r7, #0]
 8003ef0:	f7fc fb2a 	bl	8000548 <__aeabi_f2d>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	ec43 2b10 	vmov	d0, r2, r3
 8003efc:	f00c f820 	bl	800ff40 <cos>
 8003f00:	ec51 0b10 	vmov	r0, r1, d0
 8003f04:	f04f 0200 	mov.w	r2, #0
 8003f08:	4b3b      	ldr	r3, [pc, #236]	; (8003ff8 <FK+0x148>)
 8003f0a:	f7fc fb75 	bl	80005f8 <__aeabi_dmul>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	460b      	mov	r3, r1
 8003f12:	4610      	mov	r0, r2
 8003f14:	4619      	mov	r1, r3
 8003f16:	f7fc fe67 	bl	8000be8 <__aeabi_d2f>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	61fb      	str	r3, [r7, #28]
	float hip_y = -60 * sin(theta2);
 8003f1e:	6838      	ldr	r0, [r7, #0]
 8003f20:	f7fc fb12 	bl	8000548 <__aeabi_f2d>
 8003f24:	4602      	mov	r2, r0
 8003f26:	460b      	mov	r3, r1
 8003f28:	ec43 2b10 	vmov	d0, r2, r3
 8003f2c:	f00c f868 	bl	8010000 <sin>
 8003f30:	ec51 0b10 	vmov	r0, r1, d0
 8003f34:	f04f 0200 	mov.w	r2, #0
 8003f38:	4b30      	ldr	r3, [pc, #192]	; (8003ffc <FK+0x14c>)
 8003f3a:	f7fc fb5d 	bl	80005f8 <__aeabi_dmul>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	460b      	mov	r3, r1
 8003f42:	4610      	mov	r0, r2
 8003f44:	4619      	mov	r1, r3
 8003f46:	f7fc fe4f 	bl	8000be8 <__aeabi_d2f>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	61bb      	str	r3, [r7, #24]

	float knee_x = -300 * sin(theta1);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7fc fafa 	bl	8000548 <__aeabi_f2d>
 8003f54:	4602      	mov	r2, r0
 8003f56:	460b      	mov	r3, r1
 8003f58:	ec43 2b10 	vmov	d0, r2, r3
 8003f5c:	f00c f850 	bl	8010000 <sin>
 8003f60:	ec51 0b10 	vmov	r0, r1, d0
 8003f64:	f04f 0200 	mov.w	r2, #0
 8003f68:	4b25      	ldr	r3, [pc, #148]	; (8004000 <FK+0x150>)
 8003f6a:	f7fc fb45 	bl	80005f8 <__aeabi_dmul>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	460b      	mov	r3, r1
 8003f72:	4610      	mov	r0, r2
 8003f74:	4619      	mov	r1, r3
 8003f76:	f7fc fe37 	bl	8000be8 <__aeabi_d2f>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	617b      	str	r3, [r7, #20]
	float knee_y = -300 * cos(theta1);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f7fc fae2 	bl	8000548 <__aeabi_f2d>
 8003f84:	4602      	mov	r2, r0
 8003f86:	460b      	mov	r3, r1
 8003f88:	ec43 2b10 	vmov	d0, r2, r3
 8003f8c:	f00b ffd8 	bl	800ff40 <cos>
 8003f90:	ec51 0b10 	vmov	r0, r1, d0
 8003f94:	f04f 0200 	mov.w	r2, #0
 8003f98:	4b19      	ldr	r3, [pc, #100]	; (8004000 <FK+0x150>)
 8003f9a:	f7fc fb2d 	bl	80005f8 <__aeabi_dmul>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	4610      	mov	r0, r2
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	f7fc fe1f 	bl	8000be8 <__aeabi_d2f>
 8003faa:	4603      	mov	r3, r0
 8003fac:	613b      	str	r3, [r7, #16]

	float foot_x = knee_x + 5*hip_x;
 8003fae:	edd7 7a07 	vldr	s15, [r7, #28]
 8003fb2:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003fb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fba:	ed97 7a05 	vldr	s14, [r7, #20]
 8003fbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fc2:	edc7 7a03 	vstr	s15, [r7, #12]
	float foot_y = knee_y + 5*hip_y;
 8003fc6:	edd7 7a06 	vldr	s15, [r7, #24]
 8003fca:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003fce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fd2:	ed97 7a04 	vldr	s14, [r7, #16]
 8003fd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fda:	edc7 7a02 	vstr	s15, [r7, #8]

	static float position[2];
	position[0] = foot_x; position[1] = foot_y;
 8003fde:	4a09      	ldr	r2, [pc, #36]	; (8004004 <FK+0x154>)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6013      	str	r3, [r2, #0]
 8003fe4:	4a07      	ldr	r2, [pc, #28]	; (8004004 <FK+0x154>)
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	6053      	str	r3, [r2, #4]
	return position;
 8003fea:	4b06      	ldr	r3, [pc, #24]	; (8004004 <FK+0x154>)
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3720      	adds	r7, #32
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	f3af 8000 	nop.w
 8003ff8:	404e0000 	.word	0x404e0000
 8003ffc:	c04e0000 	.word	0xc04e0000
 8004000:	c072c000 	.word	0xc072c000
 8004004:	200021c0 	.word	0x200021c0
 8004008:	54442d18 	.word	0x54442d18
 800400c:	3fe921fb 	.word	0x3fe921fb

08004010 <IK>:

//
float* IK(float x, float y)
{
 8004010:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004014:	ed2d 8b02 	vpush	{d8}
 8004018:	b08a      	sub	sp, #40	; 0x28
 800401a:	af00      	add	r7, sp, #0
 800401c:	ed87 0a07 	vstr	s0, [r7, #28]
 8004020:	edc7 0a06 	vstr	s1, [r7, #24]
	float theta1 = 2*atan(((600*x*(600*y + sqrt(-(pow(x,2) + pow(y,2))*(pow(x,2) + pow(y,2) - 360000))))/(pow(x,2) + 600*x + pow(y,2)) - 600*y - 600*x + (pow(x,2)*(600*y + sqrt(-(pow(x,2) + pow(y,2))*(pow(x,2) + pow(y,2) - 360000))))/(pow(x,2) + 600*x + pow(y,2)) + (pow(y,2)*(600*y + sqrt(-(pow(x,2) + pow(y,2))*(pow(x,2) + pow(y,2) - 360000))))/(pow(x,2) + 600*x + pow(y,2)))/(pow(x,2) + pow(y,2) - 600*y));
 8004024:	edd7 7a07 	vldr	s15, [r7, #28]
 8004028:	ed9f 7af3 	vldr	s14, [pc, #972]	; 80043f8 <IK+0x3e8>
 800402c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004030:	ee17 0a90 	vmov	r0, s15
 8004034:	f7fc fa88 	bl	8000548 <__aeabi_f2d>
 8004038:	4682      	mov	sl, r0
 800403a:	468b      	mov	fp, r1
 800403c:	edd7 7a06 	vldr	s15, [r7, #24]
 8004040:	ed9f 7aed 	vldr	s14, [pc, #948]	; 80043f8 <IK+0x3e8>
 8004044:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004048:	ee17 0a90 	vmov	r0, s15
 800404c:	f7fc fa7c 	bl	8000548 <__aeabi_f2d>
 8004050:	4680      	mov	r8, r0
 8004052:	4689      	mov	r9, r1
 8004054:	69f8      	ldr	r0, [r7, #28]
 8004056:	f7fc fa77 	bl	8000548 <__aeabi_f2d>
 800405a:	4602      	mov	r2, r0
 800405c:	460b      	mov	r3, r1
 800405e:	ed9f 1be2 	vldr	d1, [pc, #904]	; 80043e8 <IK+0x3d8>
 8004062:	ec43 2b10 	vmov	d0, r2, r3
 8004066:	f00c f875 	bl	8010154 <pow>
 800406a:	eeb0 8a40 	vmov.f32	s16, s0
 800406e:	eef0 8a60 	vmov.f32	s17, s1
 8004072:	69b8      	ldr	r0, [r7, #24]
 8004074:	f7fc fa68 	bl	8000548 <__aeabi_f2d>
 8004078:	4602      	mov	r2, r0
 800407a:	460b      	mov	r3, r1
 800407c:	ed9f 1bda 	vldr	d1, [pc, #872]	; 80043e8 <IK+0x3d8>
 8004080:	ec43 2b10 	vmov	d0, r2, r3
 8004084:	f00c f866 	bl	8010154 <pow>
 8004088:	ec53 2b10 	vmov	r2, r3, d0
 800408c:	ec51 0b18 	vmov	r0, r1, d8
 8004090:	f7fc f8fc 	bl	800028c <__adddf3>
 8004094:	4602      	mov	r2, r0
 8004096:	460b      	mov	r3, r1
 8004098:	4614      	mov	r4, r2
 800409a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800409e:	69f8      	ldr	r0, [r7, #28]
 80040a0:	f7fc fa52 	bl	8000548 <__aeabi_f2d>
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	ed9f 1bcf 	vldr	d1, [pc, #828]	; 80043e8 <IK+0x3d8>
 80040ac:	ec43 2b10 	vmov	d0, r2, r3
 80040b0:	f00c f850 	bl	8010154 <pow>
 80040b4:	eeb0 8a40 	vmov.f32	s16, s0
 80040b8:	eef0 8a60 	vmov.f32	s17, s1
 80040bc:	69b8      	ldr	r0, [r7, #24]
 80040be:	f7fc fa43 	bl	8000548 <__aeabi_f2d>
 80040c2:	4602      	mov	r2, r0
 80040c4:	460b      	mov	r3, r1
 80040c6:	ed9f 1bc8 	vldr	d1, [pc, #800]	; 80043e8 <IK+0x3d8>
 80040ca:	ec43 2b10 	vmov	d0, r2, r3
 80040ce:	f00c f841 	bl	8010154 <pow>
 80040d2:	ec53 2b10 	vmov	r2, r3, d0
 80040d6:	ec51 0b18 	vmov	r0, r1, d8
 80040da:	f7fc f8d7 	bl	800028c <__adddf3>
 80040de:	4602      	mov	r2, r0
 80040e0:	460b      	mov	r3, r1
 80040e2:	4610      	mov	r0, r2
 80040e4:	4619      	mov	r1, r3
 80040e6:	a3c2      	add	r3, pc, #776	; (adr r3, 80043f0 <IK+0x3e0>)
 80040e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ec:	f7fc f8cc 	bl	8000288 <__aeabi_dsub>
 80040f0:	4602      	mov	r2, r0
 80040f2:	460b      	mov	r3, r1
 80040f4:	4620      	mov	r0, r4
 80040f6:	4629      	mov	r1, r5
 80040f8:	f7fc fa7e 	bl	80005f8 <__aeabi_dmul>
 80040fc:	4602      	mov	r2, r0
 80040fe:	460b      	mov	r3, r1
 8004100:	ec43 2b17 	vmov	d7, r2, r3
 8004104:	eeb0 0a47 	vmov.f32	s0, s14
 8004108:	eef0 0a67 	vmov.f32	s1, s15
 800410c:	f00c f892 	bl	8010234 <sqrt>
 8004110:	ec53 2b10 	vmov	r2, r3, d0
 8004114:	4640      	mov	r0, r8
 8004116:	4649      	mov	r1, r9
 8004118:	f7fc f8b8 	bl	800028c <__adddf3>
 800411c:	4602      	mov	r2, r0
 800411e:	460b      	mov	r3, r1
 8004120:	4650      	mov	r0, sl
 8004122:	4659      	mov	r1, fp
 8004124:	f7fc fa68 	bl	80005f8 <__aeabi_dmul>
 8004128:	4602      	mov	r2, r0
 800412a:	460b      	mov	r3, r1
 800412c:	4690      	mov	r8, r2
 800412e:	4699      	mov	r9, r3
 8004130:	69f8      	ldr	r0, [r7, #28]
 8004132:	f7fc fa09 	bl	8000548 <__aeabi_f2d>
 8004136:	4602      	mov	r2, r0
 8004138:	460b      	mov	r3, r1
 800413a:	ed9f 1bab 	vldr	d1, [pc, #684]	; 80043e8 <IK+0x3d8>
 800413e:	ec43 2b10 	vmov	d0, r2, r3
 8004142:	f00c f807 	bl	8010154 <pow>
 8004146:	ec55 4b10 	vmov	r4, r5, d0
 800414a:	edd7 7a07 	vldr	s15, [r7, #28]
 800414e:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 80043f8 <IK+0x3e8>
 8004152:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004156:	ee17 0a90 	vmov	r0, s15
 800415a:	f7fc f9f5 	bl	8000548 <__aeabi_f2d>
 800415e:	4602      	mov	r2, r0
 8004160:	460b      	mov	r3, r1
 8004162:	4620      	mov	r0, r4
 8004164:	4629      	mov	r1, r5
 8004166:	f7fc f891 	bl	800028c <__adddf3>
 800416a:	4602      	mov	r2, r0
 800416c:	460b      	mov	r3, r1
 800416e:	4614      	mov	r4, r2
 8004170:	461d      	mov	r5, r3
 8004172:	69b8      	ldr	r0, [r7, #24]
 8004174:	f7fc f9e8 	bl	8000548 <__aeabi_f2d>
 8004178:	4602      	mov	r2, r0
 800417a:	460b      	mov	r3, r1
 800417c:	ed9f 1b9a 	vldr	d1, [pc, #616]	; 80043e8 <IK+0x3d8>
 8004180:	ec43 2b10 	vmov	d0, r2, r3
 8004184:	f00b ffe6 	bl	8010154 <pow>
 8004188:	ec53 2b10 	vmov	r2, r3, d0
 800418c:	4620      	mov	r0, r4
 800418e:	4629      	mov	r1, r5
 8004190:	f7fc f87c 	bl	800028c <__adddf3>
 8004194:	4602      	mov	r2, r0
 8004196:	460b      	mov	r3, r1
 8004198:	4640      	mov	r0, r8
 800419a:	4649      	mov	r1, r9
 800419c:	f7fc fb56 	bl	800084c <__aeabi_ddiv>
 80041a0:	4602      	mov	r2, r0
 80041a2:	460b      	mov	r3, r1
 80041a4:	4614      	mov	r4, r2
 80041a6:	461d      	mov	r5, r3
 80041a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80041ac:	ed9f 7a92 	vldr	s14, [pc, #584]	; 80043f8 <IK+0x3e8>
 80041b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041b4:	ee17 0a90 	vmov	r0, s15
 80041b8:	f7fc f9c6 	bl	8000548 <__aeabi_f2d>
 80041bc:	4602      	mov	r2, r0
 80041be:	460b      	mov	r3, r1
 80041c0:	4620      	mov	r0, r4
 80041c2:	4629      	mov	r1, r5
 80041c4:	f7fc f860 	bl	8000288 <__aeabi_dsub>
 80041c8:	4602      	mov	r2, r0
 80041ca:	460b      	mov	r3, r1
 80041cc:	4614      	mov	r4, r2
 80041ce:	461d      	mov	r5, r3
 80041d0:	edd7 7a07 	vldr	s15, [r7, #28]
 80041d4:	ed9f 7a88 	vldr	s14, [pc, #544]	; 80043f8 <IK+0x3e8>
 80041d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041dc:	ee17 0a90 	vmov	r0, s15
 80041e0:	f7fc f9b2 	bl	8000548 <__aeabi_f2d>
 80041e4:	4602      	mov	r2, r0
 80041e6:	460b      	mov	r3, r1
 80041e8:	4620      	mov	r0, r4
 80041ea:	4629      	mov	r1, r5
 80041ec:	f7fc f84c 	bl	8000288 <__aeabi_dsub>
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
 80041f4:	4692      	mov	sl, r2
 80041f6:	469b      	mov	fp, r3
 80041f8:	69f8      	ldr	r0, [r7, #28]
 80041fa:	f7fc f9a5 	bl	8000548 <__aeabi_f2d>
 80041fe:	4602      	mov	r2, r0
 8004200:	460b      	mov	r3, r1
 8004202:	ed9f 1b79 	vldr	d1, [pc, #484]	; 80043e8 <IK+0x3d8>
 8004206:	ec43 2b10 	vmov	d0, r2, r3
 800420a:	f00b ffa3 	bl	8010154 <pow>
 800420e:	eeb0 8a40 	vmov.f32	s16, s0
 8004212:	eef0 8a60 	vmov.f32	s17, s1
 8004216:	edd7 7a06 	vldr	s15, [r7, #24]
 800421a:	ed9f 7a77 	vldr	s14, [pc, #476]	; 80043f8 <IK+0x3e8>
 800421e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004222:	ee17 0a90 	vmov	r0, s15
 8004226:	f7fc f98f 	bl	8000548 <__aeabi_f2d>
 800422a:	4604      	mov	r4, r0
 800422c:	460d      	mov	r5, r1
 800422e:	69f8      	ldr	r0, [r7, #28]
 8004230:	f7fc f98a 	bl	8000548 <__aeabi_f2d>
 8004234:	4602      	mov	r2, r0
 8004236:	460b      	mov	r3, r1
 8004238:	ed9f 1b6b 	vldr	d1, [pc, #428]	; 80043e8 <IK+0x3d8>
 800423c:	ec43 2b10 	vmov	d0, r2, r3
 8004240:	f00b ff88 	bl	8010154 <pow>
 8004244:	ec59 8b10 	vmov	r8, r9, d0
 8004248:	69b8      	ldr	r0, [r7, #24]
 800424a:	f7fc f97d 	bl	8000548 <__aeabi_f2d>
 800424e:	4602      	mov	r2, r0
 8004250:	460b      	mov	r3, r1
 8004252:	ed9f 1b65 	vldr	d1, [pc, #404]	; 80043e8 <IK+0x3d8>
 8004256:	ec43 2b10 	vmov	d0, r2, r3
 800425a:	f00b ff7b 	bl	8010154 <pow>
 800425e:	ec53 2b10 	vmov	r2, r3, d0
 8004262:	4640      	mov	r0, r8
 8004264:	4649      	mov	r1, r9
 8004266:	f7fc f811 	bl	800028c <__adddf3>
 800426a:	4602      	mov	r2, r0
 800426c:	460b      	mov	r3, r1
 800426e:	613a      	str	r2, [r7, #16]
 8004270:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004274:	617b      	str	r3, [r7, #20]
 8004276:	69f8      	ldr	r0, [r7, #28]
 8004278:	f7fc f966 	bl	8000548 <__aeabi_f2d>
 800427c:	4602      	mov	r2, r0
 800427e:	460b      	mov	r3, r1
 8004280:	ed9f 1b59 	vldr	d1, [pc, #356]	; 80043e8 <IK+0x3d8>
 8004284:	ec43 2b10 	vmov	d0, r2, r3
 8004288:	f00b ff64 	bl	8010154 <pow>
 800428c:	ec59 8b10 	vmov	r8, r9, d0
 8004290:	69b8      	ldr	r0, [r7, #24]
 8004292:	f7fc f959 	bl	8000548 <__aeabi_f2d>
 8004296:	4602      	mov	r2, r0
 8004298:	460b      	mov	r3, r1
 800429a:	ed9f 1b53 	vldr	d1, [pc, #332]	; 80043e8 <IK+0x3d8>
 800429e:	ec43 2b10 	vmov	d0, r2, r3
 80042a2:	f00b ff57 	bl	8010154 <pow>
 80042a6:	ec53 2b10 	vmov	r2, r3, d0
 80042aa:	4640      	mov	r0, r8
 80042ac:	4649      	mov	r1, r9
 80042ae:	f7fb ffed 	bl	800028c <__adddf3>
 80042b2:	4602      	mov	r2, r0
 80042b4:	460b      	mov	r3, r1
 80042b6:	4610      	mov	r0, r2
 80042b8:	4619      	mov	r1, r3
 80042ba:	a34d      	add	r3, pc, #308	; (adr r3, 80043f0 <IK+0x3e0>)
 80042bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c0:	f7fb ffe2 	bl	8000288 <__aeabi_dsub>
 80042c4:	4602      	mov	r2, r0
 80042c6:	460b      	mov	r3, r1
 80042c8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80042cc:	f7fc f994 	bl	80005f8 <__aeabi_dmul>
 80042d0:	4602      	mov	r2, r0
 80042d2:	460b      	mov	r3, r1
 80042d4:	ec43 2b17 	vmov	d7, r2, r3
 80042d8:	eeb0 0a47 	vmov.f32	s0, s14
 80042dc:	eef0 0a67 	vmov.f32	s1, s15
 80042e0:	f00b ffa8 	bl	8010234 <sqrt>
 80042e4:	ec53 2b10 	vmov	r2, r3, d0
 80042e8:	4620      	mov	r0, r4
 80042ea:	4629      	mov	r1, r5
 80042ec:	f7fb ffce 	bl	800028c <__adddf3>
 80042f0:	4602      	mov	r2, r0
 80042f2:	460b      	mov	r3, r1
 80042f4:	ec51 0b18 	vmov	r0, r1, d8
 80042f8:	f7fc f97e 	bl	80005f8 <__aeabi_dmul>
 80042fc:	4602      	mov	r2, r0
 80042fe:	460b      	mov	r3, r1
 8004300:	4690      	mov	r8, r2
 8004302:	4699      	mov	r9, r3
 8004304:	69f8      	ldr	r0, [r7, #28]
 8004306:	f7fc f91f 	bl	8000548 <__aeabi_f2d>
 800430a:	4602      	mov	r2, r0
 800430c:	460b      	mov	r3, r1
 800430e:	ed9f 1b36 	vldr	d1, [pc, #216]	; 80043e8 <IK+0x3d8>
 8004312:	ec43 2b10 	vmov	d0, r2, r3
 8004316:	f00b ff1d 	bl	8010154 <pow>
 800431a:	ec55 4b10 	vmov	r4, r5, d0
 800431e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004322:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80043f8 <IK+0x3e8>
 8004326:	ee67 7a87 	vmul.f32	s15, s15, s14
 800432a:	ee17 0a90 	vmov	r0, s15
 800432e:	f7fc f90b 	bl	8000548 <__aeabi_f2d>
 8004332:	4602      	mov	r2, r0
 8004334:	460b      	mov	r3, r1
 8004336:	4620      	mov	r0, r4
 8004338:	4629      	mov	r1, r5
 800433a:	f7fb ffa7 	bl	800028c <__adddf3>
 800433e:	4602      	mov	r2, r0
 8004340:	460b      	mov	r3, r1
 8004342:	4614      	mov	r4, r2
 8004344:	461d      	mov	r5, r3
 8004346:	69b8      	ldr	r0, [r7, #24]
 8004348:	f7fc f8fe 	bl	8000548 <__aeabi_f2d>
 800434c:	4602      	mov	r2, r0
 800434e:	460b      	mov	r3, r1
 8004350:	ed9f 1b25 	vldr	d1, [pc, #148]	; 80043e8 <IK+0x3d8>
 8004354:	ec43 2b10 	vmov	d0, r2, r3
 8004358:	f00b fefc 	bl	8010154 <pow>
 800435c:	ec53 2b10 	vmov	r2, r3, d0
 8004360:	4620      	mov	r0, r4
 8004362:	4629      	mov	r1, r5
 8004364:	f7fb ff92 	bl	800028c <__adddf3>
 8004368:	4602      	mov	r2, r0
 800436a:	460b      	mov	r3, r1
 800436c:	4640      	mov	r0, r8
 800436e:	4649      	mov	r1, r9
 8004370:	f7fc fa6c 	bl	800084c <__aeabi_ddiv>
 8004374:	4602      	mov	r2, r0
 8004376:	460b      	mov	r3, r1
 8004378:	4650      	mov	r0, sl
 800437a:	4659      	mov	r1, fp
 800437c:	f7fb ff86 	bl	800028c <__adddf3>
 8004380:	4602      	mov	r2, r0
 8004382:	460b      	mov	r3, r1
 8004384:	4692      	mov	sl, r2
 8004386:	469b      	mov	fp, r3
 8004388:	69b8      	ldr	r0, [r7, #24]
 800438a:	f7fc f8dd 	bl	8000548 <__aeabi_f2d>
 800438e:	4602      	mov	r2, r0
 8004390:	460b      	mov	r3, r1
 8004392:	ed9f 1b15 	vldr	d1, [pc, #84]	; 80043e8 <IK+0x3d8>
 8004396:	ec43 2b10 	vmov	d0, r2, r3
 800439a:	f00b fedb 	bl	8010154 <pow>
 800439e:	eeb0 8a40 	vmov.f32	s16, s0
 80043a2:	eef0 8a60 	vmov.f32	s17, s1
 80043a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80043aa:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80043f8 <IK+0x3e8>
 80043ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80043b2:	ee17 0a90 	vmov	r0, s15
 80043b6:	f7fc f8c7 	bl	8000548 <__aeabi_f2d>
 80043ba:	4604      	mov	r4, r0
 80043bc:	460d      	mov	r5, r1
 80043be:	69f8      	ldr	r0, [r7, #28]
 80043c0:	f7fc f8c2 	bl	8000548 <__aeabi_f2d>
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	ed9f 1b07 	vldr	d1, [pc, #28]	; 80043e8 <IK+0x3d8>
 80043cc:	ec43 2b10 	vmov	d0, r2, r3
 80043d0:	f00b fec0 	bl	8010154 <pow>
 80043d4:	ec59 8b10 	vmov	r8, r9, d0
 80043d8:	69b8      	ldr	r0, [r7, #24]
 80043da:	f7fc f8b5 	bl	8000548 <__aeabi_f2d>
 80043de:	4602      	mov	r2, r0
 80043e0:	e00c      	b.n	80043fc <IK+0x3ec>
 80043e2:	bf00      	nop
 80043e4:	f3af 8000 	nop.w
 80043e8:	00000000 	.word	0x00000000
 80043ec:	40000000 	.word	0x40000000
 80043f0:	00000000 	.word	0x00000000
 80043f4:	4115f900 	.word	0x4115f900
 80043f8:	44160000 	.word	0x44160000
 80043fc:	460b      	mov	r3, r1
 80043fe:	ed9f 1bde 	vldr	d1, [pc, #888]	; 8004778 <IK+0x768>
 8004402:	ec43 2b10 	vmov	d0, r2, r3
 8004406:	f00b fea5 	bl	8010154 <pow>
 800440a:	ec53 2b10 	vmov	r2, r3, d0
 800440e:	4640      	mov	r0, r8
 8004410:	4649      	mov	r1, r9
 8004412:	f7fb ff3b 	bl	800028c <__adddf3>
 8004416:	4602      	mov	r2, r0
 8004418:	460b      	mov	r3, r1
 800441a:	60ba      	str	r2, [r7, #8]
 800441c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004420:	60fb      	str	r3, [r7, #12]
 8004422:	69f8      	ldr	r0, [r7, #28]
 8004424:	f7fc f890 	bl	8000548 <__aeabi_f2d>
 8004428:	4602      	mov	r2, r0
 800442a:	460b      	mov	r3, r1
 800442c:	ed9f 1bd2 	vldr	d1, [pc, #840]	; 8004778 <IK+0x768>
 8004430:	ec43 2b10 	vmov	d0, r2, r3
 8004434:	f00b fe8e 	bl	8010154 <pow>
 8004438:	ec59 8b10 	vmov	r8, r9, d0
 800443c:	69b8      	ldr	r0, [r7, #24]
 800443e:	f7fc f883 	bl	8000548 <__aeabi_f2d>
 8004442:	4602      	mov	r2, r0
 8004444:	460b      	mov	r3, r1
 8004446:	ed9f 1bcc 	vldr	d1, [pc, #816]	; 8004778 <IK+0x768>
 800444a:	ec43 2b10 	vmov	d0, r2, r3
 800444e:	f00b fe81 	bl	8010154 <pow>
 8004452:	ec53 2b10 	vmov	r2, r3, d0
 8004456:	4640      	mov	r0, r8
 8004458:	4649      	mov	r1, r9
 800445a:	f7fb ff17 	bl	800028c <__adddf3>
 800445e:	4602      	mov	r2, r0
 8004460:	460b      	mov	r3, r1
 8004462:	4610      	mov	r0, r2
 8004464:	4619      	mov	r1, r3
 8004466:	a3c6      	add	r3, pc, #792	; (adr r3, 8004780 <IK+0x770>)
 8004468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446c:	f7fb ff0c 	bl	8000288 <__aeabi_dsub>
 8004470:	4602      	mov	r2, r0
 8004472:	460b      	mov	r3, r1
 8004474:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004478:	f7fc f8be 	bl	80005f8 <__aeabi_dmul>
 800447c:	4602      	mov	r2, r0
 800447e:	460b      	mov	r3, r1
 8004480:	ec43 2b17 	vmov	d7, r2, r3
 8004484:	eeb0 0a47 	vmov.f32	s0, s14
 8004488:	eef0 0a67 	vmov.f32	s1, s15
 800448c:	f00b fed2 	bl	8010234 <sqrt>
 8004490:	ec53 2b10 	vmov	r2, r3, d0
 8004494:	4620      	mov	r0, r4
 8004496:	4629      	mov	r1, r5
 8004498:	f7fb fef8 	bl	800028c <__adddf3>
 800449c:	4602      	mov	r2, r0
 800449e:	460b      	mov	r3, r1
 80044a0:	ec51 0b18 	vmov	r0, r1, d8
 80044a4:	f7fc f8a8 	bl	80005f8 <__aeabi_dmul>
 80044a8:	4602      	mov	r2, r0
 80044aa:	460b      	mov	r3, r1
 80044ac:	4614      	mov	r4, r2
 80044ae:	461d      	mov	r5, r3
 80044b0:	69f8      	ldr	r0, [r7, #28]
 80044b2:	f7fc f849 	bl	8000548 <__aeabi_f2d>
 80044b6:	4602      	mov	r2, r0
 80044b8:	460b      	mov	r3, r1
 80044ba:	ed9f 1baf 	vldr	d1, [pc, #700]	; 8004778 <IK+0x768>
 80044be:	ec43 2b10 	vmov	d0, r2, r3
 80044c2:	f00b fe47 	bl	8010154 <pow>
 80044c6:	ec59 8b10 	vmov	r8, r9, d0
 80044ca:	edd7 7a07 	vldr	s15, [r7, #28]
 80044ce:	ed9f 7aae 	vldr	s14, [pc, #696]	; 8004788 <IK+0x778>
 80044d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80044d6:	ee17 0a90 	vmov	r0, s15
 80044da:	f7fc f835 	bl	8000548 <__aeabi_f2d>
 80044de:	4602      	mov	r2, r0
 80044e0:	460b      	mov	r3, r1
 80044e2:	4640      	mov	r0, r8
 80044e4:	4649      	mov	r1, r9
 80044e6:	f7fb fed1 	bl	800028c <__adddf3>
 80044ea:	4602      	mov	r2, r0
 80044ec:	460b      	mov	r3, r1
 80044ee:	4690      	mov	r8, r2
 80044f0:	4699      	mov	r9, r3
 80044f2:	69b8      	ldr	r0, [r7, #24]
 80044f4:	f7fc f828 	bl	8000548 <__aeabi_f2d>
 80044f8:	4602      	mov	r2, r0
 80044fa:	460b      	mov	r3, r1
 80044fc:	ed9f 1b9e 	vldr	d1, [pc, #632]	; 8004778 <IK+0x768>
 8004500:	ec43 2b10 	vmov	d0, r2, r3
 8004504:	f00b fe26 	bl	8010154 <pow>
 8004508:	ec53 2b10 	vmov	r2, r3, d0
 800450c:	4640      	mov	r0, r8
 800450e:	4649      	mov	r1, r9
 8004510:	f7fb febc 	bl	800028c <__adddf3>
 8004514:	4602      	mov	r2, r0
 8004516:	460b      	mov	r3, r1
 8004518:	4620      	mov	r0, r4
 800451a:	4629      	mov	r1, r5
 800451c:	f7fc f996 	bl	800084c <__aeabi_ddiv>
 8004520:	4602      	mov	r2, r0
 8004522:	460b      	mov	r3, r1
 8004524:	4650      	mov	r0, sl
 8004526:	4659      	mov	r1, fp
 8004528:	f7fb feb0 	bl	800028c <__adddf3>
 800452c:	4602      	mov	r2, r0
 800452e:	460b      	mov	r3, r1
 8004530:	4614      	mov	r4, r2
 8004532:	461d      	mov	r5, r3
 8004534:	69f8      	ldr	r0, [r7, #28]
 8004536:	f7fc f807 	bl	8000548 <__aeabi_f2d>
 800453a:	4602      	mov	r2, r0
 800453c:	460b      	mov	r3, r1
 800453e:	ed9f 1b8e 	vldr	d1, [pc, #568]	; 8004778 <IK+0x768>
 8004542:	ec43 2b10 	vmov	d0, r2, r3
 8004546:	f00b fe05 	bl	8010154 <pow>
 800454a:	ec59 8b10 	vmov	r8, r9, d0
 800454e:	69b8      	ldr	r0, [r7, #24]
 8004550:	f7fb fffa 	bl	8000548 <__aeabi_f2d>
 8004554:	4602      	mov	r2, r0
 8004556:	460b      	mov	r3, r1
 8004558:	ed9f 1b87 	vldr	d1, [pc, #540]	; 8004778 <IK+0x768>
 800455c:	ec43 2b10 	vmov	d0, r2, r3
 8004560:	f00b fdf8 	bl	8010154 <pow>
 8004564:	ec53 2b10 	vmov	r2, r3, d0
 8004568:	4640      	mov	r0, r8
 800456a:	4649      	mov	r1, r9
 800456c:	f7fb fe8e 	bl	800028c <__adddf3>
 8004570:	4602      	mov	r2, r0
 8004572:	460b      	mov	r3, r1
 8004574:	4690      	mov	r8, r2
 8004576:	4699      	mov	r9, r3
 8004578:	edd7 7a06 	vldr	s15, [r7, #24]
 800457c:	ed9f 7a82 	vldr	s14, [pc, #520]	; 8004788 <IK+0x778>
 8004580:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004584:	ee17 0a90 	vmov	r0, s15
 8004588:	f7fb ffde 	bl	8000548 <__aeabi_f2d>
 800458c:	4602      	mov	r2, r0
 800458e:	460b      	mov	r3, r1
 8004590:	4640      	mov	r0, r8
 8004592:	4649      	mov	r1, r9
 8004594:	f7fb fe78 	bl	8000288 <__aeabi_dsub>
 8004598:	4602      	mov	r2, r0
 800459a:	460b      	mov	r3, r1
 800459c:	4620      	mov	r0, r4
 800459e:	4629      	mov	r1, r5
 80045a0:	f7fc f954 	bl	800084c <__aeabi_ddiv>
 80045a4:	4602      	mov	r2, r0
 80045a6:	460b      	mov	r3, r1
 80045a8:	ec43 2b17 	vmov	d7, r2, r3
 80045ac:	eeb0 0a47 	vmov.f32	s0, s14
 80045b0:	eef0 0a67 	vmov.f32	s1, s15
 80045b4:	f00b fb24 	bl	800fc00 <atan>
 80045b8:	ec51 0b10 	vmov	r0, r1, d0
 80045bc:	4602      	mov	r2, r0
 80045be:	460b      	mov	r3, r1
 80045c0:	f7fb fe64 	bl	800028c <__adddf3>
 80045c4:	4602      	mov	r2, r0
 80045c6:	460b      	mov	r3, r1
 80045c8:	4610      	mov	r0, r2
 80045ca:	4619      	mov	r1, r3
 80045cc:	f7fc fb0c 	bl	8000be8 <__aeabi_d2f>
 80045d0:	4603      	mov	r3, r0
 80045d2:	627b      	str	r3, [r7, #36]	; 0x24
	float theta2 = -2*atan((600*y + sqrt(-(pow(x,2) + pow(y,2))*(pow(x,2) + pow(y,2) - 360000)))/(pow(x,2) + 600*x + pow(y,2)));
 80045d4:	edd7 7a06 	vldr	s15, [r7, #24]
 80045d8:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8004788 <IK+0x778>
 80045dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80045e0:	ee17 0a90 	vmov	r0, s15
 80045e4:	f7fb ffb0 	bl	8000548 <__aeabi_f2d>
 80045e8:	4604      	mov	r4, r0
 80045ea:	460d      	mov	r5, r1
 80045ec:	69f8      	ldr	r0, [r7, #28]
 80045ee:	f7fb ffab 	bl	8000548 <__aeabi_f2d>
 80045f2:	4602      	mov	r2, r0
 80045f4:	460b      	mov	r3, r1
 80045f6:	ed9f 1b60 	vldr	d1, [pc, #384]	; 8004778 <IK+0x768>
 80045fa:	ec43 2b10 	vmov	d0, r2, r3
 80045fe:	f00b fda9 	bl	8010154 <pow>
 8004602:	ec59 8b10 	vmov	r8, r9, d0
 8004606:	69b8      	ldr	r0, [r7, #24]
 8004608:	f7fb ff9e 	bl	8000548 <__aeabi_f2d>
 800460c:	4602      	mov	r2, r0
 800460e:	460b      	mov	r3, r1
 8004610:	ed9f 1b59 	vldr	d1, [pc, #356]	; 8004778 <IK+0x768>
 8004614:	ec43 2b10 	vmov	d0, r2, r3
 8004618:	f00b fd9c 	bl	8010154 <pow>
 800461c:	ec53 2b10 	vmov	r2, r3, d0
 8004620:	4640      	mov	r0, r8
 8004622:	4649      	mov	r1, r9
 8004624:	f7fb fe32 	bl	800028c <__adddf3>
 8004628:	4602      	mov	r2, r0
 800462a:	460b      	mov	r3, r1
 800462c:	603a      	str	r2, [r7, #0]
 800462e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004632:	607b      	str	r3, [r7, #4]
 8004634:	69f8      	ldr	r0, [r7, #28]
 8004636:	f7fb ff87 	bl	8000548 <__aeabi_f2d>
 800463a:	4602      	mov	r2, r0
 800463c:	460b      	mov	r3, r1
 800463e:	ed9f 1b4e 	vldr	d1, [pc, #312]	; 8004778 <IK+0x768>
 8004642:	ec43 2b10 	vmov	d0, r2, r3
 8004646:	f00b fd85 	bl	8010154 <pow>
 800464a:	ec59 8b10 	vmov	r8, r9, d0
 800464e:	69b8      	ldr	r0, [r7, #24]
 8004650:	f7fb ff7a 	bl	8000548 <__aeabi_f2d>
 8004654:	4602      	mov	r2, r0
 8004656:	460b      	mov	r3, r1
 8004658:	ed9f 1b47 	vldr	d1, [pc, #284]	; 8004778 <IK+0x768>
 800465c:	ec43 2b10 	vmov	d0, r2, r3
 8004660:	f00b fd78 	bl	8010154 <pow>
 8004664:	ec53 2b10 	vmov	r2, r3, d0
 8004668:	4640      	mov	r0, r8
 800466a:	4649      	mov	r1, r9
 800466c:	f7fb fe0e 	bl	800028c <__adddf3>
 8004670:	4602      	mov	r2, r0
 8004672:	460b      	mov	r3, r1
 8004674:	4610      	mov	r0, r2
 8004676:	4619      	mov	r1, r3
 8004678:	a341      	add	r3, pc, #260	; (adr r3, 8004780 <IK+0x770>)
 800467a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467e:	f7fb fe03 	bl	8000288 <__aeabi_dsub>
 8004682:	4602      	mov	r2, r0
 8004684:	460b      	mov	r3, r1
 8004686:	e9d7 0100 	ldrd	r0, r1, [r7]
 800468a:	f7fb ffb5 	bl	80005f8 <__aeabi_dmul>
 800468e:	4602      	mov	r2, r0
 8004690:	460b      	mov	r3, r1
 8004692:	ec43 2b17 	vmov	d7, r2, r3
 8004696:	eeb0 0a47 	vmov.f32	s0, s14
 800469a:	eef0 0a67 	vmov.f32	s1, s15
 800469e:	f00b fdc9 	bl	8010234 <sqrt>
 80046a2:	ec53 2b10 	vmov	r2, r3, d0
 80046a6:	4620      	mov	r0, r4
 80046a8:	4629      	mov	r1, r5
 80046aa:	f7fb fdef 	bl	800028c <__adddf3>
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	4614      	mov	r4, r2
 80046b4:	461d      	mov	r5, r3
 80046b6:	69f8      	ldr	r0, [r7, #28]
 80046b8:	f7fb ff46 	bl	8000548 <__aeabi_f2d>
 80046bc:	4602      	mov	r2, r0
 80046be:	460b      	mov	r3, r1
 80046c0:	ed9f 1b2d 	vldr	d1, [pc, #180]	; 8004778 <IK+0x768>
 80046c4:	ec43 2b10 	vmov	d0, r2, r3
 80046c8:	f00b fd44 	bl	8010154 <pow>
 80046cc:	ec59 8b10 	vmov	r8, r9, d0
 80046d0:	edd7 7a07 	vldr	s15, [r7, #28]
 80046d4:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8004788 <IK+0x778>
 80046d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046dc:	ee17 0a90 	vmov	r0, s15
 80046e0:	f7fb ff32 	bl	8000548 <__aeabi_f2d>
 80046e4:	4602      	mov	r2, r0
 80046e6:	460b      	mov	r3, r1
 80046e8:	4640      	mov	r0, r8
 80046ea:	4649      	mov	r1, r9
 80046ec:	f7fb fdce 	bl	800028c <__adddf3>
 80046f0:	4602      	mov	r2, r0
 80046f2:	460b      	mov	r3, r1
 80046f4:	4690      	mov	r8, r2
 80046f6:	4699      	mov	r9, r3
 80046f8:	69b8      	ldr	r0, [r7, #24]
 80046fa:	f7fb ff25 	bl	8000548 <__aeabi_f2d>
 80046fe:	4602      	mov	r2, r0
 8004700:	460b      	mov	r3, r1
 8004702:	ed9f 1b1d 	vldr	d1, [pc, #116]	; 8004778 <IK+0x768>
 8004706:	ec43 2b10 	vmov	d0, r2, r3
 800470a:	f00b fd23 	bl	8010154 <pow>
 800470e:	ec53 2b10 	vmov	r2, r3, d0
 8004712:	4640      	mov	r0, r8
 8004714:	4649      	mov	r1, r9
 8004716:	f7fb fdb9 	bl	800028c <__adddf3>
 800471a:	4602      	mov	r2, r0
 800471c:	460b      	mov	r3, r1
 800471e:	4620      	mov	r0, r4
 8004720:	4629      	mov	r1, r5
 8004722:	f7fc f893 	bl	800084c <__aeabi_ddiv>
 8004726:	4602      	mov	r2, r0
 8004728:	460b      	mov	r3, r1
 800472a:	ec43 2b17 	vmov	d7, r2, r3
 800472e:	eeb0 0a47 	vmov.f32	s0, s14
 8004732:	eef0 0a67 	vmov.f32	s1, s15
 8004736:	f00b fa63 	bl	800fc00 <atan>
 800473a:	ec51 0b10 	vmov	r0, r1, d0
 800473e:	f04f 0200 	mov.w	r2, #0
 8004742:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8004746:	f7fb ff57 	bl	80005f8 <__aeabi_dmul>
 800474a:	4602      	mov	r2, r0
 800474c:	460b      	mov	r3, r1
 800474e:	4610      	mov	r0, r2
 8004750:	4619      	mov	r1, r3
 8004752:	f7fc fa49 	bl	8000be8 <__aeabi_d2f>
 8004756:	4603      	mov	r3, r0
 8004758:	623b      	str	r3, [r7, #32]
	//float theta1 = 2*atan(((pow(x,2)*sqrt(-(pow(x,2) + pow(y,2))*(pow(x,2) + pow(y,2) - 360000)))/(pow(x,2) + pow(y,2)) - 600*x + (pow(y,2)*sqrt(-(pow(x,2) + pow(y,2))*(pow(x,2) + pow(y,2) - 360000)))/(pow(x,2) + pow(y,2)))/(pow(x,2) + pow(y,2) - 600*y));

	//float theta2 = 2*atan(sqrt(-(pow(x,2) + pow(y,2))*(pow(x,2) + pow(y,2) - 360000))/(pow(x,2) + pow(y,2)));

	static float theta[2];
	theta[0] = theta1; theta[1] = theta2;
 800475a:	4a0c      	ldr	r2, [pc, #48]	; (800478c <IK+0x77c>)
 800475c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475e:	6013      	str	r3, [r2, #0]
 8004760:	4a0a      	ldr	r2, [pc, #40]	; (800478c <IK+0x77c>)
 8004762:	6a3b      	ldr	r3, [r7, #32]
 8004764:	6053      	str	r3, [r2, #4]
	return theta;
 8004766:	4b09      	ldr	r3, [pc, #36]	; (800478c <IK+0x77c>)
}
 8004768:	4618      	mov	r0, r3
 800476a:	3728      	adds	r7, #40	; 0x28
 800476c:	46bd      	mov	sp, r7
 800476e:	ecbd 8b02 	vpop	{d8}
 8004772:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004776:	bf00      	nop
 8004778:	00000000 	.word	0x00000000
 800477c:	40000000 	.word	0x40000000
 8004780:	00000000 	.word	0x00000000
 8004784:	4115f900 	.word	0x4115f900
 8004788:	44160000 	.word	0x44160000
 800478c:	200021c8 	.word	0x200021c8

08004790 <trajectory_left>:
	    HAL_Delay(10);
	}
}

void trajectory_left(float H, float HF, float LF, float LB)
{
 8004790:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004794:	b090      	sub	sp, #64	; 0x40
 8004796:	af00      	add	r7, sp, #0
 8004798:	ed87 0a05 	vstr	s0, [r7, #20]
 800479c:	edc7 0a04 	vstr	s1, [r7, #16]
 80047a0:	ed87 1a03 	vstr	s2, [r7, #12]
 80047a4:	edc7 1a02 	vstr	s3, [r7, #8]
	int T = 100;
 80047a8:	2364      	movs	r3, #100	; 0x64
 80047aa:	633b      	str	r3, [r7, #48]	; 0x30
	float v = (LB+LF)/(T*BOTH_RATIO);
 80047ac:	ed97 7a02 	vldr	s14, [r7, #8]
 80047b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80047b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047b8:	ee17 0a90 	vmov	r0, s15
 80047bc:	f7fb fec4 	bl	8000548 <__aeabi_f2d>
 80047c0:	4604      	mov	r4, r0
 80047c2:	460d      	mov	r5, r1
 80047c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047c6:	f7fb fead 	bl	8000524 <__aeabi_i2d>
 80047ca:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80047ce:	4b80      	ldr	r3, [pc, #512]	; (80049d0 <trajectory_left+0x240>)
 80047d0:	f7fb ff12 	bl	80005f8 <__aeabi_dmul>
 80047d4:	4602      	mov	r2, r0
 80047d6:	460b      	mov	r3, r1
 80047d8:	4620      	mov	r0, r4
 80047da:	4629      	mov	r1, r5
 80047dc:	f7fc f836 	bl	800084c <__aeabi_ddiv>
 80047e0:	4602      	mov	r2, r0
 80047e2:	460b      	mov	r3, r1
 80047e4:	4610      	mov	r0, r2
 80047e6:	4619      	mov	r1, r3
 80047e8:	f7fc f9fe 	bl	8000be8 <__aeabi_d2f>
 80047ec:	4603      	mov	r3, r0
 80047ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	float stand_x;float stand_y;float swing_x;float swing_y;
	float* stand_theta; float* swing_theta;
	for (int i = 0; i<(int)(T*BOTH_RATIO); i++){
 80047f0:	2300      	movs	r3, #0
 80047f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80047f4:	e0d2      	b.n	800499c <trajectory_left+0x20c>
		//
		//stand_x = (LB+LF)*((1.0*T*BOTH_RATIO-i)/(T*BOTH_RATIO)+0.5/PI*sin(2.0*PI*i/(T*BOTH_RATIO)))-LB;
	    stand_x = (LB+LF)/(1.0*T*BOTH_RATIO)*((T*BOTH_RATIO)-i)-LB;
 80047f6:	ed97 7a02 	vldr	s14, [r7, #8]
 80047fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80047fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004802:	ee17 0a90 	vmov	r0, s15
 8004806:	f7fb fe9f 	bl	8000548 <__aeabi_f2d>
 800480a:	4604      	mov	r4, r0
 800480c:	460d      	mov	r5, r1
 800480e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004810:	f7fb fe88 	bl	8000524 <__aeabi_i2d>
 8004814:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8004818:	4b6d      	ldr	r3, [pc, #436]	; (80049d0 <trajectory_left+0x240>)
 800481a:	f7fb feed 	bl	80005f8 <__aeabi_dmul>
 800481e:	4602      	mov	r2, r0
 8004820:	460b      	mov	r3, r1
 8004822:	4620      	mov	r0, r4
 8004824:	4629      	mov	r1, r5
 8004826:	f7fc f811 	bl	800084c <__aeabi_ddiv>
 800482a:	4602      	mov	r2, r0
 800482c:	460b      	mov	r3, r1
 800482e:	4614      	mov	r4, r2
 8004830:	461d      	mov	r5, r3
 8004832:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004834:	f7fb fe76 	bl	8000524 <__aeabi_i2d>
 8004838:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 800483c:	4b64      	ldr	r3, [pc, #400]	; (80049d0 <trajectory_left+0x240>)
 800483e:	f7fb fedb 	bl	80005f8 <__aeabi_dmul>
 8004842:	4602      	mov	r2, r0
 8004844:	460b      	mov	r3, r1
 8004846:	4690      	mov	r8, r2
 8004848:	4699      	mov	r9, r3
 800484a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800484c:	f7fb fe6a 	bl	8000524 <__aeabi_i2d>
 8004850:	4602      	mov	r2, r0
 8004852:	460b      	mov	r3, r1
 8004854:	4640      	mov	r0, r8
 8004856:	4649      	mov	r1, r9
 8004858:	f7fb fd16 	bl	8000288 <__aeabi_dsub>
 800485c:	4602      	mov	r2, r0
 800485e:	460b      	mov	r3, r1
 8004860:	4620      	mov	r0, r4
 8004862:	4629      	mov	r1, r5
 8004864:	f7fb fec8 	bl	80005f8 <__aeabi_dmul>
 8004868:	4602      	mov	r2, r0
 800486a:	460b      	mov	r3, r1
 800486c:	4614      	mov	r4, r2
 800486e:	461d      	mov	r5, r3
 8004870:	68b8      	ldr	r0, [r7, #8]
 8004872:	f7fb fe69 	bl	8000548 <__aeabi_f2d>
 8004876:	4602      	mov	r2, r0
 8004878:	460b      	mov	r3, r1
 800487a:	4620      	mov	r0, r4
 800487c:	4629      	mov	r1, r5
 800487e:	f7fb fd03 	bl	8000288 <__aeabi_dsub>
 8004882:	4602      	mov	r2, r0
 8004884:	460b      	mov	r3, r1
 8004886:	4610      	mov	r0, r2
 8004888:	4619      	mov	r1, r3
 800488a:	f7fc f9ad 	bl	8000be8 <__aeabi_d2f>
 800488e:	4603      	mov	r3, r0
 8004890:	623b      	str	r3, [r7, #32]
	    stand_y = -H;
 8004892:	edd7 7a05 	vldr	s15, [r7, #20]
 8004896:	eef1 7a67 	vneg.f32	s15, s15
 800489a:	edc7 7a07 	vstr	s15, [r7, #28]
	    stand_theta = IK(stand_x,stand_y);
 800489e:	edd7 0a07 	vldr	s1, [r7, #28]
 80048a2:	ed97 0a08 	vldr	s0, [r7, #32]
 80048a6:	f7ff fbb3 	bl	8004010 <IK>
 80048aa:	61b8      	str	r0, [r7, #24]
	    Leg_left.stand_trajectory[i][0] = stand_theta[0]-INIT_ANGLE_L1;
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4618      	mov	r0, r3
 80048b2:	f7fb fe49 	bl	8000548 <__aeabi_f2d>
 80048b6:	a344      	add	r3, pc, #272	; (adr r3, 80049c8 <trajectory_left+0x238>)
 80048b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048bc:	f7fb fce4 	bl	8000288 <__aeabi_dsub>
 80048c0:	4602      	mov	r2, r0
 80048c2:	460b      	mov	r3, r1
 80048c4:	4610      	mov	r0, r2
 80048c6:	4619      	mov	r1, r3
 80048c8:	f7fc f98e 	bl	8000be8 <__aeabi_d2f>
 80048cc:	4602      	mov	r2, r0
 80048ce:	4941      	ldr	r1, [pc, #260]	; (80049d4 <trajectory_left+0x244>)
 80048d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048d2:	3304      	adds	r3, #4
 80048d4:	00db      	lsls	r3, r3, #3
 80048d6:	440b      	add	r3, r1
 80048d8:	3304      	adds	r3, #4
 80048da:	601a      	str	r2, [r3, #0]
	    Leg_left.stand_trajectory[i][1] = stand_theta[1]-INIT_ANGLE_L2 - Leg_left.stand_trajectory[i][0];
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	3304      	adds	r3, #4
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4618      	mov	r0, r3
 80048e4:	f7fb fe30 	bl	8000548 <__aeabi_f2d>
 80048e8:	a337      	add	r3, pc, #220	; (adr r3, 80049c8 <trajectory_left+0x238>)
 80048ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ee:	f7fb fccb 	bl	8000288 <__aeabi_dsub>
 80048f2:	4602      	mov	r2, r0
 80048f4:	460b      	mov	r3, r1
 80048f6:	4614      	mov	r4, r2
 80048f8:	461d      	mov	r5, r3
 80048fa:	4a36      	ldr	r2, [pc, #216]	; (80049d4 <trajectory_left+0x244>)
 80048fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048fe:	3304      	adds	r3, #4
 8004900:	00db      	lsls	r3, r3, #3
 8004902:	4413      	add	r3, r2
 8004904:	3304      	adds	r3, #4
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4618      	mov	r0, r3
 800490a:	f7fb fe1d 	bl	8000548 <__aeabi_f2d>
 800490e:	4602      	mov	r2, r0
 8004910:	460b      	mov	r3, r1
 8004912:	4620      	mov	r0, r4
 8004914:	4629      	mov	r1, r5
 8004916:	f7fb fcb7 	bl	8000288 <__aeabi_dsub>
 800491a:	4602      	mov	r2, r0
 800491c:	460b      	mov	r3, r1
 800491e:	4610      	mov	r0, r2
 8004920:	4619      	mov	r1, r3
 8004922:	f7fc f961 	bl	8000be8 <__aeabi_d2f>
 8004926:	4602      	mov	r2, r0
 8004928:	492a      	ldr	r1, [pc, #168]	; (80049d4 <trajectory_left+0x244>)
 800492a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800492c:	00db      	lsls	r3, r3, #3
 800492e:	440b      	add	r3, r1
 8004930:	3328      	adds	r3, #40	; 0x28
 8004932:	601a      	str	r2, [r3, #0]
//	    DmaPrintf("%d %f %f\n",i,Leg_left.stand_trajectory[i][0],Leg_left.stand_trajectory[i][1]);
//	    HAL_Delay(10);
	    if(i!=0){
 8004934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004936:	2b00      	cmp	r3, #0
 8004938:	d02d      	beq.n	8004996 <trajectory_left+0x206>
			motor_limit(1, Leg_left.stand_trajectory[i-1][0], Leg_left.stand_trajectory[i][0]);
 800493a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800493c:	3b01      	subs	r3, #1
 800493e:	4a25      	ldr	r2, [pc, #148]	; (80049d4 <trajectory_left+0x244>)
 8004940:	3304      	adds	r3, #4
 8004942:	00db      	lsls	r3, r3, #3
 8004944:	4413      	add	r3, r2
 8004946:	3304      	adds	r3, #4
 8004948:	edd3 7a00 	vldr	s15, [r3]
 800494c:	4a21      	ldr	r2, [pc, #132]	; (80049d4 <trajectory_left+0x244>)
 800494e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004950:	3304      	adds	r3, #4
 8004952:	00db      	lsls	r3, r3, #3
 8004954:	4413      	add	r3, r2
 8004956:	3304      	adds	r3, #4
 8004958:	ed93 7a00 	vldr	s14, [r3]
 800495c:	eef0 0a47 	vmov.f32	s1, s14
 8004960:	eeb0 0a67 	vmov.f32	s0, s15
 8004964:	2001      	movs	r0, #1
 8004966:	f7ff f90f 	bl	8003b88 <motor_limit>
			motor_limit(2, Leg_left.stand_trajectory[i-1][1], Leg_left.stand_trajectory[i][1]);
 800496a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800496c:	3b01      	subs	r3, #1
 800496e:	4a19      	ldr	r2, [pc, #100]	; (80049d4 <trajectory_left+0x244>)
 8004970:	00db      	lsls	r3, r3, #3
 8004972:	4413      	add	r3, r2
 8004974:	3328      	adds	r3, #40	; 0x28
 8004976:	edd3 7a00 	vldr	s15, [r3]
 800497a:	4a16      	ldr	r2, [pc, #88]	; (80049d4 <trajectory_left+0x244>)
 800497c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800497e:	00db      	lsls	r3, r3, #3
 8004980:	4413      	add	r3, r2
 8004982:	3328      	adds	r3, #40	; 0x28
 8004984:	ed93 7a00 	vldr	s14, [r3]
 8004988:	eef0 0a47 	vmov.f32	s1, s14
 800498c:	eeb0 0a67 	vmov.f32	s0, s15
 8004990:	2002      	movs	r0, #2
 8004992:	f7ff f8f9 	bl	8003b88 <motor_limit>
	for (int i = 0; i<(int)(T*BOTH_RATIO); i++){
 8004996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004998:	3301      	adds	r3, #1
 800499a:	63bb      	str	r3, [r7, #56]	; 0x38
 800499c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800499e:	f7fb fdc1 	bl	8000524 <__aeabi_i2d>
 80049a2:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80049a6:	4b0a      	ldr	r3, [pc, #40]	; (80049d0 <trajectory_left+0x240>)
 80049a8:	f7fb fe26 	bl	80005f8 <__aeabi_dmul>
 80049ac:	4602      	mov	r2, r0
 80049ae:	460b      	mov	r3, r1
 80049b0:	4610      	mov	r0, r2
 80049b2:	4619      	mov	r1, r3
 80049b4:	f7fc f8d0 	bl	8000b58 <__aeabi_d2iz>
 80049b8:	4602      	mov	r2, r0
 80049ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049bc:	4293      	cmp	r3, r2
 80049be:	f6ff af1a 	blt.w	80047f6 <trajectory_left+0x66>
	    }
	}
	for(int i = 0; i<T; i++){
 80049c2:	2300      	movs	r3, #0
 80049c4:	637b      	str	r3, [r7, #52]	; 0x34
 80049c6:	e28b      	b.n	8004ee0 <trajectory_left+0x750>
 80049c8:	54442d18 	.word	0x54442d18
 80049cc:	3fe921fb 	.word	0x3fe921fb
 80049d0:	3ff33333 	.word	0x3ff33333
 80049d4:	200012b4 	.word	0x200012b4
		//swing_x = (LB+LF)*(1.0*i/T-0.5/PI*sin(2.0*PI*i/T))-LB;
		swing_x = -6*(v*T+LB+LF)/pow(T,5)*pow((T-i),5)+15*(v*T+LB+LF)/pow(T,4)*pow((T-i),4)-10*(v*T+LB+LF)/pow(T,3)*pow((T-i),3)+v*(T-i)+LF;
 80049d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049da:	ee07 3a90 	vmov	s15, r3
 80049de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80049e2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80049e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80049ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80049ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80049f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80049f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049fa:	eeb9 7a08 	vmov.f32	s14, #152	; 0xc0c00000 -6.0
 80049fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a02:	ee17 0a90 	vmov	r0, s15
 8004a06:	f7fb fd9f 	bl	8000548 <__aeabi_f2d>
 8004a0a:	4604      	mov	r4, r0
 8004a0c:	460d      	mov	r5, r1
 8004a0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a10:	f7fb fd88 	bl	8000524 <__aeabi_i2d>
 8004a14:	4602      	mov	r2, r0
 8004a16:	460b      	mov	r3, r1
 8004a18:	ed9f 1baf 	vldr	d1, [pc, #700]	; 8004cd8 <trajectory_left+0x548>
 8004a1c:	ec43 2b10 	vmov	d0, r2, r3
 8004a20:	f00b fb98 	bl	8010154 <pow>
 8004a24:	ec53 2b10 	vmov	r2, r3, d0
 8004a28:	4620      	mov	r0, r4
 8004a2a:	4629      	mov	r1, r5
 8004a2c:	f7fb ff0e 	bl	800084c <__aeabi_ddiv>
 8004a30:	4602      	mov	r2, r0
 8004a32:	460b      	mov	r3, r1
 8004a34:	4614      	mov	r4, r2
 8004a36:	461d      	mov	r5, r3
 8004a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7fb fd70 	bl	8000524 <__aeabi_i2d>
 8004a44:	4602      	mov	r2, r0
 8004a46:	460b      	mov	r3, r1
 8004a48:	ed9f 1ba3 	vldr	d1, [pc, #652]	; 8004cd8 <trajectory_left+0x548>
 8004a4c:	ec43 2b10 	vmov	d0, r2, r3
 8004a50:	f00b fb80 	bl	8010154 <pow>
 8004a54:	ec53 2b10 	vmov	r2, r3, d0
 8004a58:	4620      	mov	r0, r4
 8004a5a:	4629      	mov	r1, r5
 8004a5c:	f7fb fdcc 	bl	80005f8 <__aeabi_dmul>
 8004a60:	4602      	mov	r2, r0
 8004a62:	460b      	mov	r3, r1
 8004a64:	4690      	mov	r8, r2
 8004a66:	4699      	mov	r9, r3
 8004a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a6a:	ee07 3a90 	vmov	s15, r3
 8004a6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004a72:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8004a76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8004a7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a82:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a8a:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8004a8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a92:	ee17 0a90 	vmov	r0, s15
 8004a96:	f7fb fd57 	bl	8000548 <__aeabi_f2d>
 8004a9a:	4604      	mov	r4, r0
 8004a9c:	460d      	mov	r5, r1
 8004a9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004aa0:	f7fb fd40 	bl	8000524 <__aeabi_i2d>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	ed9f 1b8d 	vldr	d1, [pc, #564]	; 8004ce0 <trajectory_left+0x550>
 8004aac:	ec43 2b10 	vmov	d0, r2, r3
 8004ab0:	f00b fb50 	bl	8010154 <pow>
 8004ab4:	ec53 2b10 	vmov	r2, r3, d0
 8004ab8:	4620      	mov	r0, r4
 8004aba:	4629      	mov	r1, r5
 8004abc:	f7fb fec6 	bl	800084c <__aeabi_ddiv>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	4614      	mov	r4, r2
 8004ac6:	461d      	mov	r5, r3
 8004ac8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7fb fd28 	bl	8000524 <__aeabi_i2d>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	ed9f 1b81 	vldr	d1, [pc, #516]	; 8004ce0 <trajectory_left+0x550>
 8004adc:	ec43 2b10 	vmov	d0, r2, r3
 8004ae0:	f00b fb38 	bl	8010154 <pow>
 8004ae4:	ec53 2b10 	vmov	r2, r3, d0
 8004ae8:	4620      	mov	r0, r4
 8004aea:	4629      	mov	r1, r5
 8004aec:	f7fb fd84 	bl	80005f8 <__aeabi_dmul>
 8004af0:	4602      	mov	r2, r0
 8004af2:	460b      	mov	r3, r1
 8004af4:	4640      	mov	r0, r8
 8004af6:	4649      	mov	r1, r9
 8004af8:	f7fb fbc8 	bl	800028c <__adddf3>
 8004afc:	4602      	mov	r2, r0
 8004afe:	460b      	mov	r3, r1
 8004b00:	4690      	mov	r8, r2
 8004b02:	4699      	mov	r9, r3
 8004b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b06:	ee07 3a90 	vmov	s15, r3
 8004b0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004b0e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8004b12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b16:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b26:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004b2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b2e:	ee17 0a90 	vmov	r0, s15
 8004b32:	f7fb fd09 	bl	8000548 <__aeabi_f2d>
 8004b36:	4604      	mov	r4, r0
 8004b38:	460d      	mov	r5, r1
 8004b3a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b3c:	f7fb fcf2 	bl	8000524 <__aeabi_i2d>
 8004b40:	4602      	mov	r2, r0
 8004b42:	460b      	mov	r3, r1
 8004b44:	ed9f 1b68 	vldr	d1, [pc, #416]	; 8004ce8 <trajectory_left+0x558>
 8004b48:	ec43 2b10 	vmov	d0, r2, r3
 8004b4c:	f00b fb02 	bl	8010154 <pow>
 8004b50:	ec53 2b10 	vmov	r2, r3, d0
 8004b54:	4620      	mov	r0, r4
 8004b56:	4629      	mov	r1, r5
 8004b58:	f7fb fe78 	bl	800084c <__aeabi_ddiv>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	460b      	mov	r3, r1
 8004b60:	4614      	mov	r4, r2
 8004b62:	461d      	mov	r5, r3
 8004b64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fb fcda 	bl	8000524 <__aeabi_i2d>
 8004b70:	4602      	mov	r2, r0
 8004b72:	460b      	mov	r3, r1
 8004b74:	ed9f 1b5c 	vldr	d1, [pc, #368]	; 8004ce8 <trajectory_left+0x558>
 8004b78:	ec43 2b10 	vmov	d0, r2, r3
 8004b7c:	f00b faea 	bl	8010154 <pow>
 8004b80:	ec53 2b10 	vmov	r2, r3, d0
 8004b84:	4620      	mov	r0, r4
 8004b86:	4629      	mov	r1, r5
 8004b88:	f7fb fd36 	bl	80005f8 <__aeabi_dmul>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	460b      	mov	r3, r1
 8004b90:	4640      	mov	r0, r8
 8004b92:	4649      	mov	r1, r9
 8004b94:	f7fb fb78 	bl	8000288 <__aeabi_dsub>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	460b      	mov	r3, r1
 8004b9c:	4614      	mov	r4, r2
 8004b9e:	461d      	mov	r5, r3
 8004ba0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	ee07 3a90 	vmov	s15, r3
 8004baa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004bae:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8004bb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bb6:	ee17 0a90 	vmov	r0, s15
 8004bba:	f7fb fcc5 	bl	8000548 <__aeabi_f2d>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	4620      	mov	r0, r4
 8004bc4:	4629      	mov	r1, r5
 8004bc6:	f7fb fb61 	bl	800028c <__adddf3>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	460b      	mov	r3, r1
 8004bce:	4614      	mov	r4, r2
 8004bd0:	461d      	mov	r5, r3
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f7fb fcb8 	bl	8000548 <__aeabi_f2d>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	460b      	mov	r3, r1
 8004bdc:	4620      	mov	r0, r4
 8004bde:	4629      	mov	r1, r5
 8004be0:	f7fb fb54 	bl	800028c <__adddf3>
 8004be4:	4602      	mov	r2, r0
 8004be6:	460b      	mov	r3, r1
 8004be8:	4610      	mov	r0, r2
 8004bea:	4619      	mov	r1, r3
 8004bec:	f7fb fffc 	bl	8000be8 <__aeabi_d2f>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	62bb      	str	r3, [r7, #40]	; 0x28
	    if(i<T/2){
 8004bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bf6:	0fda      	lsrs	r2, r3, #31
 8004bf8:	4413      	add	r3, r2
 8004bfa:	105b      	asrs	r3, r3, #1
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c00:	4293      	cmp	r3, r2
 8004c02:	da7d      	bge.n	8004d00 <trajectory_left+0x570>
	    	swing_y = -H + 2*HF*(1.0*i/T-0.25/PI*sin(4.0*PI*i/T));
 8004c04:	edd7 7a05 	vldr	s15, [r7, #20]
 8004c08:	eef1 7a67 	vneg.f32	s15, s15
 8004c0c:	ee17 3a90 	vmov	r3, s15
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7fb fc99 	bl	8000548 <__aeabi_f2d>
 8004c16:	4604      	mov	r4, r0
 8004c18:	460d      	mov	r5, r1
 8004c1a:	edd7 7a04 	vldr	s15, [r7, #16]
 8004c1e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004c22:	ee17 0a90 	vmov	r0, s15
 8004c26:	f7fb fc8f 	bl	8000548 <__aeabi_f2d>
 8004c2a:	4680      	mov	r8, r0
 8004c2c:	4689      	mov	r9, r1
 8004c2e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004c30:	f7fb fc78 	bl	8000524 <__aeabi_i2d>
 8004c34:	4682      	mov	sl, r0
 8004c36:	468b      	mov	fp, r1
 8004c38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c3a:	f7fb fc73 	bl	8000524 <__aeabi_i2d>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	460b      	mov	r3, r1
 8004c42:	4650      	mov	r0, sl
 8004c44:	4659      	mov	r1, fp
 8004c46:	f7fb fe01 	bl	800084c <__aeabi_ddiv>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	4692      	mov	sl, r2
 8004c50:	469b      	mov	fp, r3
 8004c52:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004c54:	f7fb fc66 	bl	8000524 <__aeabi_i2d>
 8004c58:	a325      	add	r3, pc, #148	; (adr r3, 8004cf0 <trajectory_left+0x560>)
 8004c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5e:	f7fb fccb 	bl	80005f8 <__aeabi_dmul>
 8004c62:	4602      	mov	r2, r0
 8004c64:	460b      	mov	r3, r1
 8004c66:	e9c7 2300 	strd	r2, r3, [r7]
 8004c6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c6c:	f7fb fc5a 	bl	8000524 <__aeabi_i2d>
 8004c70:	4602      	mov	r2, r0
 8004c72:	460b      	mov	r3, r1
 8004c74:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c78:	f7fb fde8 	bl	800084c <__aeabi_ddiv>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	460b      	mov	r3, r1
 8004c80:	ec43 2b17 	vmov	d7, r2, r3
 8004c84:	eeb0 0a47 	vmov.f32	s0, s14
 8004c88:	eef0 0a67 	vmov.f32	s1, s15
 8004c8c:	f00b f9b8 	bl	8010000 <sin>
 8004c90:	ec51 0b10 	vmov	r0, r1, d0
 8004c94:	a318      	add	r3, pc, #96	; (adr r3, 8004cf8 <trajectory_left+0x568>)
 8004c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9a:	f7fb fcad 	bl	80005f8 <__aeabi_dmul>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	4650      	mov	r0, sl
 8004ca4:	4659      	mov	r1, fp
 8004ca6:	f7fb faef 	bl	8000288 <__aeabi_dsub>
 8004caa:	4602      	mov	r2, r0
 8004cac:	460b      	mov	r3, r1
 8004cae:	4640      	mov	r0, r8
 8004cb0:	4649      	mov	r1, r9
 8004cb2:	f7fb fca1 	bl	80005f8 <__aeabi_dmul>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	460b      	mov	r3, r1
 8004cba:	4620      	mov	r0, r4
 8004cbc:	4629      	mov	r1, r5
 8004cbe:	f7fb fae5 	bl	800028c <__adddf3>
 8004cc2:	4602      	mov	r2, r0
 8004cc4:	460b      	mov	r3, r1
 8004cc6:	4610      	mov	r0, r2
 8004cc8:	4619      	mov	r1, r3
 8004cca:	f7fb ff8d 	bl	8000be8 <__aeabi_d2f>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cd2:	e083      	b.n	8004ddc <trajectory_left+0x64c>
 8004cd4:	f3af 8000 	nop.w
 8004cd8:	00000000 	.word	0x00000000
 8004cdc:	40140000 	.word	0x40140000
 8004ce0:	00000000 	.word	0x00000000
 8004ce4:	40100000 	.word	0x40100000
 8004ce8:	00000000 	.word	0x00000000
 8004cec:	40080000 	.word	0x40080000
 8004cf0:	54442d18 	.word	0x54442d18
 8004cf4:	402921fb 	.word	0x402921fb
 8004cf8:	6dc9c883 	.word	0x6dc9c883
 8004cfc:	3fb45f30 	.word	0x3fb45f30
	    }
	    else{
	    	swing_y = -H + 2*HF*(1.0-1.0*i/T+0.25/PI*sin(4.0*PI*i/T));
 8004d00:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d04:	eef1 7a67 	vneg.f32	s15, s15
 8004d08:	ee17 3a90 	vmov	r3, s15
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7fb fc1b 	bl	8000548 <__aeabi_f2d>
 8004d12:	4604      	mov	r4, r0
 8004d14:	460d      	mov	r5, r1
 8004d16:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d1a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004d1e:	ee17 0a90 	vmov	r0, s15
 8004d22:	f7fb fc11 	bl	8000548 <__aeabi_f2d>
 8004d26:	4680      	mov	r8, r0
 8004d28:	4689      	mov	r9, r1
 8004d2a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004d2c:	f7fb fbfa 	bl	8000524 <__aeabi_i2d>
 8004d30:	4682      	mov	sl, r0
 8004d32:	468b      	mov	fp, r1
 8004d34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d36:	f7fb fbf5 	bl	8000524 <__aeabi_i2d>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	4650      	mov	r0, sl
 8004d40:	4659      	mov	r1, fp
 8004d42:	f7fb fd83 	bl	800084c <__aeabi_ddiv>
 8004d46:	4602      	mov	r2, r0
 8004d48:	460b      	mov	r3, r1
 8004d4a:	f04f 0000 	mov.w	r0, #0
 8004d4e:	4970      	ldr	r1, [pc, #448]	; (8004f10 <trajectory_left+0x780>)
 8004d50:	f7fb fa9a 	bl	8000288 <__aeabi_dsub>
 8004d54:	4602      	mov	r2, r0
 8004d56:	460b      	mov	r3, r1
 8004d58:	4692      	mov	sl, r2
 8004d5a:	469b      	mov	fp, r3
 8004d5c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004d5e:	f7fb fbe1 	bl	8000524 <__aeabi_i2d>
 8004d62:	a365      	add	r3, pc, #404	; (adr r3, 8004ef8 <trajectory_left+0x768>)
 8004d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d68:	f7fb fc46 	bl	80005f8 <__aeabi_dmul>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	460b      	mov	r3, r1
 8004d70:	e9c7 2300 	strd	r2, r3, [r7]
 8004d74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d76:	f7fb fbd5 	bl	8000524 <__aeabi_i2d>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d82:	f7fb fd63 	bl	800084c <__aeabi_ddiv>
 8004d86:	4602      	mov	r2, r0
 8004d88:	460b      	mov	r3, r1
 8004d8a:	ec43 2b17 	vmov	d7, r2, r3
 8004d8e:	eeb0 0a47 	vmov.f32	s0, s14
 8004d92:	eef0 0a67 	vmov.f32	s1, s15
 8004d96:	f00b f933 	bl	8010000 <sin>
 8004d9a:	ec51 0b10 	vmov	r0, r1, d0
 8004d9e:	a358      	add	r3, pc, #352	; (adr r3, 8004f00 <trajectory_left+0x770>)
 8004da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da4:	f7fb fc28 	bl	80005f8 <__aeabi_dmul>
 8004da8:	4602      	mov	r2, r0
 8004daa:	460b      	mov	r3, r1
 8004dac:	4650      	mov	r0, sl
 8004dae:	4659      	mov	r1, fp
 8004db0:	f7fb fa6c 	bl	800028c <__adddf3>
 8004db4:	4602      	mov	r2, r0
 8004db6:	460b      	mov	r3, r1
 8004db8:	4640      	mov	r0, r8
 8004dba:	4649      	mov	r1, r9
 8004dbc:	f7fb fc1c 	bl	80005f8 <__aeabi_dmul>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	4620      	mov	r0, r4
 8004dc6:	4629      	mov	r1, r5
 8004dc8:	f7fb fa60 	bl	800028c <__adddf3>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	460b      	mov	r3, r1
 8004dd0:	4610      	mov	r0, r2
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	f7fb ff08 	bl	8000be8 <__aeabi_d2f>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	63fb      	str	r3, [r7, #60]	; 0x3c
	    }
	    swing_theta = IK(swing_x,swing_y);
 8004ddc:	edd7 0a0f 	vldr	s1, [r7, #60]	; 0x3c
 8004de0:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8004de4:	f7ff f914 	bl	8004010 <IK>
 8004de8:	6278      	str	r0, [r7, #36]	; 0x24
	    Leg_left.swing_trajectory[i][0] = swing_theta[0]-INIT_ANGLE_L1;
 8004dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4618      	mov	r0, r3
 8004df0:	f7fb fbaa 	bl	8000548 <__aeabi_f2d>
 8004df4:	a344      	add	r3, pc, #272	; (adr r3, 8004f08 <trajectory_left+0x778>)
 8004df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfa:	f7fb fa45 	bl	8000288 <__aeabi_dsub>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	460b      	mov	r3, r1
 8004e02:	4610      	mov	r0, r2
 8004e04:	4619      	mov	r1, r3
 8004e06:	f7fb feef 	bl	8000be8 <__aeabi_d2f>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	4941      	ldr	r1, [pc, #260]	; (8004f14 <trajectory_left+0x784>)
 8004e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e10:	33cc      	adds	r3, #204	; 0xcc
 8004e12:	00db      	lsls	r3, r3, #3
 8004e14:	440b      	add	r3, r1
 8004e16:	3304      	adds	r3, #4
 8004e18:	601a      	str	r2, [r3, #0]
	    Leg_left.swing_trajectory[i][1] = swing_theta[1]-INIT_ANGLE_L2 - Leg_left.swing_trajectory[i][0];
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e1c:	3304      	adds	r3, #4
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4618      	mov	r0, r3
 8004e22:	f7fb fb91 	bl	8000548 <__aeabi_f2d>
 8004e26:	a338      	add	r3, pc, #224	; (adr r3, 8004f08 <trajectory_left+0x778>)
 8004e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2c:	f7fb fa2c 	bl	8000288 <__aeabi_dsub>
 8004e30:	4602      	mov	r2, r0
 8004e32:	460b      	mov	r3, r1
 8004e34:	4614      	mov	r4, r2
 8004e36:	461d      	mov	r5, r3
 8004e38:	4a36      	ldr	r2, [pc, #216]	; (8004f14 <trajectory_left+0x784>)
 8004e3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e3c:	33cc      	adds	r3, #204	; 0xcc
 8004e3e:	00db      	lsls	r3, r3, #3
 8004e40:	4413      	add	r3, r2
 8004e42:	3304      	adds	r3, #4
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7fb fb7e 	bl	8000548 <__aeabi_f2d>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	460b      	mov	r3, r1
 8004e50:	4620      	mov	r0, r4
 8004e52:	4629      	mov	r1, r5
 8004e54:	f7fb fa18 	bl	8000288 <__aeabi_dsub>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	4610      	mov	r0, r2
 8004e5e:	4619      	mov	r1, r3
 8004e60:	f7fb fec2 	bl	8000be8 <__aeabi_d2f>
 8004e64:	4602      	mov	r2, r0
 8004e66:	492b      	ldr	r1, [pc, #172]	; (8004f14 <trajectory_left+0x784>)
 8004e68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e6a:	00db      	lsls	r3, r3, #3
 8004e6c:	440b      	add	r3, r1
 8004e6e:	f503 63cd 	add.w	r3, r3, #1640	; 0x668
 8004e72:	601a      	str	r2, [r3, #0]
//	    DmaPrintf("%d %f %f\n",i,Leg_left.swing_trajectory[i][0],Leg_left.swing_trajectory[i][1]);
//	    HAL_Delay(10);
	    if(i!=0){
 8004e74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d02f      	beq.n	8004eda <trajectory_left+0x74a>
			motor_limit(1, Leg_left.swing_trajectory[i-1][0], Leg_left.swing_trajectory[i][0]);
 8004e7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e7c:	3b01      	subs	r3, #1
 8004e7e:	4a25      	ldr	r2, [pc, #148]	; (8004f14 <trajectory_left+0x784>)
 8004e80:	33cc      	adds	r3, #204	; 0xcc
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	4413      	add	r3, r2
 8004e86:	3304      	adds	r3, #4
 8004e88:	edd3 7a00 	vldr	s15, [r3]
 8004e8c:	4a21      	ldr	r2, [pc, #132]	; (8004f14 <trajectory_left+0x784>)
 8004e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e90:	33cc      	adds	r3, #204	; 0xcc
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	4413      	add	r3, r2
 8004e96:	3304      	adds	r3, #4
 8004e98:	ed93 7a00 	vldr	s14, [r3]
 8004e9c:	eef0 0a47 	vmov.f32	s1, s14
 8004ea0:	eeb0 0a67 	vmov.f32	s0, s15
 8004ea4:	2001      	movs	r0, #1
 8004ea6:	f7fe fe6f 	bl	8003b88 <motor_limit>
			motor_limit(2, Leg_left.swing_trajectory[i-1][1], Leg_left.swing_trajectory[i][1]);
 8004eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004eac:	3b01      	subs	r3, #1
 8004eae:	4a19      	ldr	r2, [pc, #100]	; (8004f14 <trajectory_left+0x784>)
 8004eb0:	00db      	lsls	r3, r3, #3
 8004eb2:	4413      	add	r3, r2
 8004eb4:	f503 63cd 	add.w	r3, r3, #1640	; 0x668
 8004eb8:	edd3 7a00 	vldr	s15, [r3]
 8004ebc:	4a15      	ldr	r2, [pc, #84]	; (8004f14 <trajectory_left+0x784>)
 8004ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ec0:	00db      	lsls	r3, r3, #3
 8004ec2:	4413      	add	r3, r2
 8004ec4:	f503 63cd 	add.w	r3, r3, #1640	; 0x668
 8004ec8:	ed93 7a00 	vldr	s14, [r3]
 8004ecc:	eef0 0a47 	vmov.f32	s1, s14
 8004ed0:	eeb0 0a67 	vmov.f32	s0, s15
 8004ed4:	2002      	movs	r0, #2
 8004ed6:	f7fe fe57 	bl	8003b88 <motor_limit>
	for(int i = 0; i<T; i++){
 8004eda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004edc:	3301      	adds	r3, #1
 8004ede:	637b      	str	r3, [r7, #52]	; 0x34
 8004ee0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	f6ff ad77 	blt.w	80049d8 <trajectory_left+0x248>
	    }
	}

}
 8004eea:	bf00      	nop
 8004eec:	bf00      	nop
 8004eee:	3740      	adds	r7, #64	; 0x40
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ef6:	bf00      	nop
 8004ef8:	54442d18 	.word	0x54442d18
 8004efc:	402921fb 	.word	0x402921fb
 8004f00:	6dc9c883 	.word	0x6dc9c883
 8004f04:	3fb45f30 	.word	0x3fb45f30
 8004f08:	54442d18 	.word	0x54442d18
 8004f0c:	3fe921fb 	.word	0x3fe921fb
 8004f10:	3ff00000 	.word	0x3ff00000
 8004f14:	200012b4 	.word	0x200012b4

08004f18 <trajectory_right>:

void trajectory_right(float H, float HF, float LF, float LB)
{
 8004f18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f1c:	b092      	sub	sp, #72	; 0x48
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	ed87 0a07 	vstr	s0, [r7, #28]
 8004f24:	edc7 0a06 	vstr	s1, [r7, #24]
 8004f28:	ed87 1a05 	vstr	s2, [r7, #20]
 8004f2c:	edc7 1a04 	vstr	s3, [r7, #16]
	int T = 100;
 8004f30:	2364      	movs	r3, #100	; 0x64
 8004f32:	63bb      	str	r3, [r7, #56]	; 0x38
	float v = (LB+LF)/(T*BOTH_RATIO);
 8004f34:	ed97 7a04 	vldr	s14, [r7, #16]
 8004f38:	edd7 7a05 	vldr	s15, [r7, #20]
 8004f3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f40:	ee17 0a90 	vmov	r0, s15
 8004f44:	f7fb fb00 	bl	8000548 <__aeabi_f2d>
 8004f48:	4680      	mov	r8, r0
 8004f4a:	4689      	mov	r9, r1
 8004f4c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004f4e:	f7fb fae9 	bl	8000524 <__aeabi_i2d>
 8004f52:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8004f56:	4b84      	ldr	r3, [pc, #528]	; (8005168 <trajectory_right+0x250>)
 8004f58:	f7fb fb4e 	bl	80005f8 <__aeabi_dmul>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	460b      	mov	r3, r1
 8004f60:	4640      	mov	r0, r8
 8004f62:	4649      	mov	r1, r9
 8004f64:	f7fb fc72 	bl	800084c <__aeabi_ddiv>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	4610      	mov	r0, r2
 8004f6e:	4619      	mov	r1, r3
 8004f70:	f7fb fe3a 	bl	8000be8 <__aeabi_d2f>
 8004f74:	4603      	mov	r3, r0
 8004f76:	637b      	str	r3, [r7, #52]	; 0x34
	float stand_x;float stand_y;float swing_x;float swing_y;
	float* stand_theta; float* swing_theta;
	for (int i = 0; i<(int)(T*BOTH_RATIO); i++){
 8004f78:	2300      	movs	r3, #0
 8004f7a:	643b      	str	r3, [r7, #64]	; 0x40
 8004f7c:	e0d8      	b.n	8005130 <trajectory_right+0x218>
		//
	    //stand_x = (LB+LF)*((1.0*T*BOTH_RATIO-i)/(T*BOTH_RATIO)+0.5/PI*sin(2.0*PI*i/(T*BOTH_RATIO)))-LB;
		stand_x = (LB+LF)/(1.0*T*BOTH_RATIO)*((T*BOTH_RATIO)-i)-LB;
 8004f7e:	ed97 7a04 	vldr	s14, [r7, #16]
 8004f82:	edd7 7a05 	vldr	s15, [r7, #20]
 8004f86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f8a:	ee17 0a90 	vmov	r0, s15
 8004f8e:	f7fb fadb 	bl	8000548 <__aeabi_f2d>
 8004f92:	4680      	mov	r8, r0
 8004f94:	4689      	mov	r9, r1
 8004f96:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004f98:	f7fb fac4 	bl	8000524 <__aeabi_i2d>
 8004f9c:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8004fa0:	4b71      	ldr	r3, [pc, #452]	; (8005168 <trajectory_right+0x250>)
 8004fa2:	f7fb fb29 	bl	80005f8 <__aeabi_dmul>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	460b      	mov	r3, r1
 8004faa:	4640      	mov	r0, r8
 8004fac:	4649      	mov	r1, r9
 8004fae:	f7fb fc4d 	bl	800084c <__aeabi_ddiv>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	4690      	mov	r8, r2
 8004fb8:	4699      	mov	r9, r3
 8004fba:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004fbc:	f7fb fab2 	bl	8000524 <__aeabi_i2d>
 8004fc0:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8004fc4:	4b68      	ldr	r3, [pc, #416]	; (8005168 <trajectory_right+0x250>)
 8004fc6:	f7fb fb17 	bl	80005f8 <__aeabi_dmul>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	460b      	mov	r3, r1
 8004fce:	4692      	mov	sl, r2
 8004fd0:	469b      	mov	fp, r3
 8004fd2:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004fd4:	f7fb faa6 	bl	8000524 <__aeabi_i2d>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	4650      	mov	r0, sl
 8004fde:	4659      	mov	r1, fp
 8004fe0:	f7fb f952 	bl	8000288 <__aeabi_dsub>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	4640      	mov	r0, r8
 8004fea:	4649      	mov	r1, r9
 8004fec:	f7fb fb04 	bl	80005f8 <__aeabi_dmul>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	4690      	mov	r8, r2
 8004ff6:	4699      	mov	r9, r3
 8004ff8:	6938      	ldr	r0, [r7, #16]
 8004ffa:	f7fb faa5 	bl	8000548 <__aeabi_f2d>
 8004ffe:	4602      	mov	r2, r0
 8005000:	460b      	mov	r3, r1
 8005002:	4640      	mov	r0, r8
 8005004:	4649      	mov	r1, r9
 8005006:	f7fb f93f 	bl	8000288 <__aeabi_dsub>
 800500a:	4602      	mov	r2, r0
 800500c:	460b      	mov	r3, r1
 800500e:	4610      	mov	r0, r2
 8005010:	4619      	mov	r1, r3
 8005012:	f7fb fde9 	bl	8000be8 <__aeabi_d2f>
 8005016:	4603      	mov	r3, r0
 8005018:	62bb      	str	r3, [r7, #40]	; 0x28
		stand_y = -H;
 800501a:	edd7 7a07 	vldr	s15, [r7, #28]
 800501e:	eef1 7a67 	vneg.f32	s15, s15
 8005022:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	    stand_theta = IK(stand_x,stand_y);
 8005026:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 800502a:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 800502e:	f7fe ffef 	bl	8004010 <IK>
 8005032:	6238      	str	r0, [r7, #32]
	    Leg_right.stand_trajectory[i][0] = -(stand_theta[0]-INIT_ANGLE_R1);
 8005034:	6a3b      	ldr	r3, [r7, #32]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4618      	mov	r0, r3
 800503a:	f7fb fa85 	bl	8000548 <__aeabi_f2d>
 800503e:	a348      	add	r3, pc, #288	; (adr r3, 8005160 <trajectory_right+0x248>)
 8005040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005044:	f7fb f920 	bl	8000288 <__aeabi_dsub>
 8005048:	4602      	mov	r2, r0
 800504a:	460b      	mov	r3, r1
 800504c:	4610      	mov	r0, r2
 800504e:	4619      	mov	r1, r3
 8005050:	f7fb fdca 	bl	8000be8 <__aeabi_d2f>
 8005054:	4603      	mov	r3, r0
 8005056:	ee07 3a90 	vmov	s15, r3
 800505a:	eef1 7a67 	vneg.f32	s15, s15
 800505e:	4a43      	ldr	r2, [pc, #268]	; (800516c <trajectory_right+0x254>)
 8005060:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005062:	3304      	adds	r3, #4
 8005064:	00db      	lsls	r3, r3, #3
 8005066:	4413      	add	r3, r2
 8005068:	3304      	adds	r3, #4
 800506a:	edc3 7a00 	vstr	s15, [r3]
	    Leg_right.stand_trajectory[i][1] = -(stand_theta[1]-INIT_ANGLE_R2) - Leg_right.stand_trajectory[i][0];
 800506e:	6a3b      	ldr	r3, [r7, #32]
 8005070:	3304      	adds	r3, #4
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4618      	mov	r0, r3
 8005076:	f7fb fa67 	bl	8000548 <__aeabi_f2d>
 800507a:	a339      	add	r3, pc, #228	; (adr r3, 8005160 <trajectory_right+0x248>)
 800507c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005080:	f7fb f902 	bl	8000288 <__aeabi_dsub>
 8005084:	4602      	mov	r2, r0
 8005086:	460b      	mov	r3, r1
 8005088:	4614      	mov	r4, r2
 800508a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800508e:	4a37      	ldr	r2, [pc, #220]	; (800516c <trajectory_right+0x254>)
 8005090:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005092:	3304      	adds	r3, #4
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	4413      	add	r3, r2
 8005098:	3304      	adds	r3, #4
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4618      	mov	r0, r3
 800509e:	f7fb fa53 	bl	8000548 <__aeabi_f2d>
 80050a2:	4602      	mov	r2, r0
 80050a4:	460b      	mov	r3, r1
 80050a6:	4620      	mov	r0, r4
 80050a8:	4629      	mov	r1, r5
 80050aa:	f7fb f8ed 	bl	8000288 <__aeabi_dsub>
 80050ae:	4602      	mov	r2, r0
 80050b0:	460b      	mov	r3, r1
 80050b2:	4610      	mov	r0, r2
 80050b4:	4619      	mov	r1, r3
 80050b6:	f7fb fd97 	bl	8000be8 <__aeabi_d2f>
 80050ba:	4602      	mov	r2, r0
 80050bc:	492b      	ldr	r1, [pc, #172]	; (800516c <trajectory_right+0x254>)
 80050be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050c0:	00db      	lsls	r3, r3, #3
 80050c2:	440b      	add	r3, r1
 80050c4:	3328      	adds	r3, #40	; 0x28
 80050c6:	601a      	str	r2, [r3, #0]
//	    DmaPrintf("%d %f %f\n",i,Leg_right.stand_trajectory[i][0],Leg_right.stand_trajectory[i][1]);
//	    HAL_Delay(10);
	    if(i!=0){
 80050c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d02d      	beq.n	800512a <trajectory_right+0x212>
			motor_limit(3, Leg_right.stand_trajectory[i-1][0], Leg_right.stand_trajectory[i][0]);
 80050ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050d0:	3b01      	subs	r3, #1
 80050d2:	4a26      	ldr	r2, [pc, #152]	; (800516c <trajectory_right+0x254>)
 80050d4:	3304      	adds	r3, #4
 80050d6:	00db      	lsls	r3, r3, #3
 80050d8:	4413      	add	r3, r2
 80050da:	3304      	adds	r3, #4
 80050dc:	edd3 7a00 	vldr	s15, [r3]
 80050e0:	4a22      	ldr	r2, [pc, #136]	; (800516c <trajectory_right+0x254>)
 80050e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050e4:	3304      	adds	r3, #4
 80050e6:	00db      	lsls	r3, r3, #3
 80050e8:	4413      	add	r3, r2
 80050ea:	3304      	adds	r3, #4
 80050ec:	ed93 7a00 	vldr	s14, [r3]
 80050f0:	eef0 0a47 	vmov.f32	s1, s14
 80050f4:	eeb0 0a67 	vmov.f32	s0, s15
 80050f8:	2003      	movs	r0, #3
 80050fa:	f7fe fd45 	bl	8003b88 <motor_limit>
			motor_limit(4, Leg_right.stand_trajectory[i-1][1], Leg_right.stand_trajectory[i][1]);
 80050fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005100:	3b01      	subs	r3, #1
 8005102:	4a1a      	ldr	r2, [pc, #104]	; (800516c <trajectory_right+0x254>)
 8005104:	00db      	lsls	r3, r3, #3
 8005106:	4413      	add	r3, r2
 8005108:	3328      	adds	r3, #40	; 0x28
 800510a:	edd3 7a00 	vldr	s15, [r3]
 800510e:	4a17      	ldr	r2, [pc, #92]	; (800516c <trajectory_right+0x254>)
 8005110:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005112:	00db      	lsls	r3, r3, #3
 8005114:	4413      	add	r3, r2
 8005116:	3328      	adds	r3, #40	; 0x28
 8005118:	ed93 7a00 	vldr	s14, [r3]
 800511c:	eef0 0a47 	vmov.f32	s1, s14
 8005120:	eeb0 0a67 	vmov.f32	s0, s15
 8005124:	2004      	movs	r0, #4
 8005126:	f7fe fd2f 	bl	8003b88 <motor_limit>
	for (int i = 0; i<(int)(T*BOTH_RATIO); i++){
 800512a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800512c:	3301      	adds	r3, #1
 800512e:	643b      	str	r3, [r7, #64]	; 0x40
 8005130:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005132:	f7fb f9f7 	bl	8000524 <__aeabi_i2d>
 8005136:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 800513a:	4b0b      	ldr	r3, [pc, #44]	; (8005168 <trajectory_right+0x250>)
 800513c:	f7fb fa5c 	bl	80005f8 <__aeabi_dmul>
 8005140:	4602      	mov	r2, r0
 8005142:	460b      	mov	r3, r1
 8005144:	4610      	mov	r0, r2
 8005146:	4619      	mov	r1, r3
 8005148:	f7fb fd06 	bl	8000b58 <__aeabi_d2iz>
 800514c:	4602      	mov	r2, r0
 800514e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005150:	4293      	cmp	r3, r2
 8005152:	f6ff af14 	blt.w	8004f7e <trajectory_right+0x66>
	    }
	}
	for(int i = 0; i<T; i++){
 8005156:	2300      	movs	r3, #0
 8005158:	63fb      	str	r3, [r7, #60]	; 0x3c
 800515a:	e294      	b.n	8005686 <trajectory_right+0x76e>
 800515c:	f3af 8000 	nop.w
 8005160:	54442d18 	.word	0x54442d18
 8005164:	3fe921fb 	.word	0x3fe921fb
 8005168:	3ff33333 	.word	0x3ff33333
 800516c:	20000930 	.word	0x20000930
		//swing_x = (LB+LF)*(1.0*i/T-0.5/PI*sin(2.0*PI*i/T))-LB;
	    swing_x = -6*(v*T+LB+LF)/pow(T,5)*pow((T-i),5)+15*(v*T+LB+LF)/pow(T,4)*pow((T-i),4)-10*(v*T+LB+LF)/pow(T,3)*pow((T-i),3)+v*(T-i)+LF;
 8005170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005172:	ee07 3a90 	vmov	s15, r3
 8005176:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800517a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800517e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005182:	edd7 7a04 	vldr	s15, [r7, #16]
 8005186:	ee37 7a27 	vadd.f32	s14, s14, s15
 800518a:	edd7 7a05 	vldr	s15, [r7, #20]
 800518e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005192:	eeb9 7a08 	vmov.f32	s14, #152	; 0xc0c00000 -6.0
 8005196:	ee67 7a87 	vmul.f32	s15, s15, s14
 800519a:	ee17 0a90 	vmov	r0, s15
 800519e:	f7fb f9d3 	bl	8000548 <__aeabi_f2d>
 80051a2:	4604      	mov	r4, r0
 80051a4:	460d      	mov	r5, r1
 80051a6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80051a8:	f7fb f9bc 	bl	8000524 <__aeabi_i2d>
 80051ac:	4602      	mov	r2, r0
 80051ae:	460b      	mov	r3, r1
 80051b0:	ed9f 1baf 	vldr	d1, [pc, #700]	; 8005470 <trajectory_right+0x558>
 80051b4:	ec43 2b10 	vmov	d0, r2, r3
 80051b8:	f00a ffcc 	bl	8010154 <pow>
 80051bc:	ec53 2b10 	vmov	r2, r3, d0
 80051c0:	4620      	mov	r0, r4
 80051c2:	4629      	mov	r1, r5
 80051c4:	f7fb fb42 	bl	800084c <__aeabi_ddiv>
 80051c8:	4602      	mov	r2, r0
 80051ca:	460b      	mov	r3, r1
 80051cc:	4614      	mov	r4, r2
 80051ce:	461d      	mov	r5, r3
 80051d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	4618      	mov	r0, r3
 80051d8:	f7fb f9a4 	bl	8000524 <__aeabi_i2d>
 80051dc:	4602      	mov	r2, r0
 80051de:	460b      	mov	r3, r1
 80051e0:	ed9f 1ba3 	vldr	d1, [pc, #652]	; 8005470 <trajectory_right+0x558>
 80051e4:	ec43 2b10 	vmov	d0, r2, r3
 80051e8:	f00a ffb4 	bl	8010154 <pow>
 80051ec:	ec53 2b10 	vmov	r2, r3, d0
 80051f0:	4620      	mov	r0, r4
 80051f2:	4629      	mov	r1, r5
 80051f4:	f7fb fa00 	bl	80005f8 <__aeabi_dmul>
 80051f8:	4602      	mov	r2, r0
 80051fa:	460b      	mov	r3, r1
 80051fc:	4690      	mov	r8, r2
 80051fe:	4699      	mov	r9, r3
 8005200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005202:	ee07 3a90 	vmov	s15, r3
 8005206:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800520a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800520e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005212:	edd7 7a04 	vldr	s15, [r7, #16]
 8005216:	ee37 7a27 	vadd.f32	s14, s14, s15
 800521a:	edd7 7a05 	vldr	s15, [r7, #20]
 800521e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005222:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8005226:	ee67 7a87 	vmul.f32	s15, s15, s14
 800522a:	ee17 0a90 	vmov	r0, s15
 800522e:	f7fb f98b 	bl	8000548 <__aeabi_f2d>
 8005232:	4604      	mov	r4, r0
 8005234:	460d      	mov	r5, r1
 8005236:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005238:	f7fb f974 	bl	8000524 <__aeabi_i2d>
 800523c:	4602      	mov	r2, r0
 800523e:	460b      	mov	r3, r1
 8005240:	ed9f 1b8d 	vldr	d1, [pc, #564]	; 8005478 <trajectory_right+0x560>
 8005244:	ec43 2b10 	vmov	d0, r2, r3
 8005248:	f00a ff84 	bl	8010154 <pow>
 800524c:	ec53 2b10 	vmov	r2, r3, d0
 8005250:	4620      	mov	r0, r4
 8005252:	4629      	mov	r1, r5
 8005254:	f7fb fafa 	bl	800084c <__aeabi_ddiv>
 8005258:	4602      	mov	r2, r0
 800525a:	460b      	mov	r3, r1
 800525c:	4614      	mov	r4, r2
 800525e:	461d      	mov	r5, r3
 8005260:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005262:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	4618      	mov	r0, r3
 8005268:	f7fb f95c 	bl	8000524 <__aeabi_i2d>
 800526c:	4602      	mov	r2, r0
 800526e:	460b      	mov	r3, r1
 8005270:	ed9f 1b81 	vldr	d1, [pc, #516]	; 8005478 <trajectory_right+0x560>
 8005274:	ec43 2b10 	vmov	d0, r2, r3
 8005278:	f00a ff6c 	bl	8010154 <pow>
 800527c:	ec53 2b10 	vmov	r2, r3, d0
 8005280:	4620      	mov	r0, r4
 8005282:	4629      	mov	r1, r5
 8005284:	f7fb f9b8 	bl	80005f8 <__aeabi_dmul>
 8005288:	4602      	mov	r2, r0
 800528a:	460b      	mov	r3, r1
 800528c:	4640      	mov	r0, r8
 800528e:	4649      	mov	r1, r9
 8005290:	f7fa fffc 	bl	800028c <__adddf3>
 8005294:	4602      	mov	r2, r0
 8005296:	460b      	mov	r3, r1
 8005298:	4690      	mov	r8, r2
 800529a:	4699      	mov	r9, r3
 800529c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800529e:	ee07 3a90 	vmov	s15, r3
 80052a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80052a6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80052aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052ae:	edd7 7a04 	vldr	s15, [r7, #16]
 80052b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80052b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80052ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052be:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80052c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80052c6:	ee17 0a90 	vmov	r0, s15
 80052ca:	f7fb f93d 	bl	8000548 <__aeabi_f2d>
 80052ce:	4604      	mov	r4, r0
 80052d0:	460d      	mov	r5, r1
 80052d2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80052d4:	f7fb f926 	bl	8000524 <__aeabi_i2d>
 80052d8:	4602      	mov	r2, r0
 80052da:	460b      	mov	r3, r1
 80052dc:	ed9f 1b68 	vldr	d1, [pc, #416]	; 8005480 <trajectory_right+0x568>
 80052e0:	ec43 2b10 	vmov	d0, r2, r3
 80052e4:	f00a ff36 	bl	8010154 <pow>
 80052e8:	ec53 2b10 	vmov	r2, r3, d0
 80052ec:	4620      	mov	r0, r4
 80052ee:	4629      	mov	r1, r5
 80052f0:	f7fb faac 	bl	800084c <__aeabi_ddiv>
 80052f4:	4602      	mov	r2, r0
 80052f6:	460b      	mov	r3, r1
 80052f8:	4614      	mov	r4, r2
 80052fa:	461d      	mov	r5, r3
 80052fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	4618      	mov	r0, r3
 8005304:	f7fb f90e 	bl	8000524 <__aeabi_i2d>
 8005308:	4602      	mov	r2, r0
 800530a:	460b      	mov	r3, r1
 800530c:	ed9f 1b5c 	vldr	d1, [pc, #368]	; 8005480 <trajectory_right+0x568>
 8005310:	ec43 2b10 	vmov	d0, r2, r3
 8005314:	f00a ff1e 	bl	8010154 <pow>
 8005318:	ec53 2b10 	vmov	r2, r3, d0
 800531c:	4620      	mov	r0, r4
 800531e:	4629      	mov	r1, r5
 8005320:	f7fb f96a 	bl	80005f8 <__aeabi_dmul>
 8005324:	4602      	mov	r2, r0
 8005326:	460b      	mov	r3, r1
 8005328:	4640      	mov	r0, r8
 800532a:	4649      	mov	r1, r9
 800532c:	f7fa ffac 	bl	8000288 <__aeabi_dsub>
 8005330:	4602      	mov	r2, r0
 8005332:	460b      	mov	r3, r1
 8005334:	4614      	mov	r4, r2
 8005336:	461d      	mov	r5, r3
 8005338:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800533a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	ee07 3a90 	vmov	s15, r3
 8005342:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005346:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800534a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800534e:	ee17 0a90 	vmov	r0, s15
 8005352:	f7fb f8f9 	bl	8000548 <__aeabi_f2d>
 8005356:	4602      	mov	r2, r0
 8005358:	460b      	mov	r3, r1
 800535a:	4620      	mov	r0, r4
 800535c:	4629      	mov	r1, r5
 800535e:	f7fa ff95 	bl	800028c <__adddf3>
 8005362:	4602      	mov	r2, r0
 8005364:	460b      	mov	r3, r1
 8005366:	4614      	mov	r4, r2
 8005368:	461d      	mov	r5, r3
 800536a:	6978      	ldr	r0, [r7, #20]
 800536c:	f7fb f8ec 	bl	8000548 <__aeabi_f2d>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4620      	mov	r0, r4
 8005376:	4629      	mov	r1, r5
 8005378:	f7fa ff88 	bl	800028c <__adddf3>
 800537c:	4602      	mov	r2, r0
 800537e:	460b      	mov	r3, r1
 8005380:	4610      	mov	r0, r2
 8005382:	4619      	mov	r1, r3
 8005384:	f7fb fc30 	bl	8000be8 <__aeabi_d2f>
 8005388:	4603      	mov	r3, r0
 800538a:	633b      	str	r3, [r7, #48]	; 0x30
	    if(i<T/2){
 800538c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800538e:	0fda      	lsrs	r2, r3, #31
 8005390:	4413      	add	r3, r2
 8005392:	105b      	asrs	r3, r3, #1
 8005394:	461a      	mov	r2, r3
 8005396:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005398:	4293      	cmp	r3, r2
 800539a:	da7d      	bge.n	8005498 <trajectory_right+0x580>
	    	swing_y = -H + 2*HF*(1.0*i/T-0.25/PI*sin(4.0*PI*i/T));
 800539c:	edd7 7a07 	vldr	s15, [r7, #28]
 80053a0:	eef1 7a67 	vneg.f32	s15, s15
 80053a4:	ee17 3a90 	vmov	r3, s15
 80053a8:	4618      	mov	r0, r3
 80053aa:	f7fb f8cd 	bl	8000548 <__aeabi_f2d>
 80053ae:	4680      	mov	r8, r0
 80053b0:	4689      	mov	r9, r1
 80053b2:	edd7 7a06 	vldr	s15, [r7, #24]
 80053b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80053ba:	ee17 0a90 	vmov	r0, s15
 80053be:	f7fb f8c3 	bl	8000548 <__aeabi_f2d>
 80053c2:	4682      	mov	sl, r0
 80053c4:	468b      	mov	fp, r1
 80053c6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80053c8:	f7fb f8ac 	bl	8000524 <__aeabi_i2d>
 80053cc:	4604      	mov	r4, r0
 80053ce:	460d      	mov	r5, r1
 80053d0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80053d2:	f7fb f8a7 	bl	8000524 <__aeabi_i2d>
 80053d6:	4602      	mov	r2, r0
 80053d8:	460b      	mov	r3, r1
 80053da:	4620      	mov	r0, r4
 80053dc:	4629      	mov	r1, r5
 80053de:	f7fb fa35 	bl	800084c <__aeabi_ddiv>
 80053e2:	4602      	mov	r2, r0
 80053e4:	460b      	mov	r3, r1
 80053e6:	e9c7 2300 	strd	r2, r3, [r7]
 80053ea:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80053ec:	f7fb f89a 	bl	8000524 <__aeabi_i2d>
 80053f0:	a325      	add	r3, pc, #148	; (adr r3, 8005488 <trajectory_right+0x570>)
 80053f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f6:	f7fb f8ff 	bl	80005f8 <__aeabi_dmul>
 80053fa:	4602      	mov	r2, r0
 80053fc:	460b      	mov	r3, r1
 80053fe:	4614      	mov	r4, r2
 8005400:	461d      	mov	r5, r3
 8005402:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005404:	f7fb f88e 	bl	8000524 <__aeabi_i2d>
 8005408:	4602      	mov	r2, r0
 800540a:	460b      	mov	r3, r1
 800540c:	4620      	mov	r0, r4
 800540e:	4629      	mov	r1, r5
 8005410:	f7fb fa1c 	bl	800084c <__aeabi_ddiv>
 8005414:	4602      	mov	r2, r0
 8005416:	460b      	mov	r3, r1
 8005418:	ec43 2b17 	vmov	d7, r2, r3
 800541c:	eeb0 0a47 	vmov.f32	s0, s14
 8005420:	eef0 0a67 	vmov.f32	s1, s15
 8005424:	f00a fdec 	bl	8010000 <sin>
 8005428:	ec51 0b10 	vmov	r0, r1, d0
 800542c:	a318      	add	r3, pc, #96	; (adr r3, 8005490 <trajectory_right+0x578>)
 800542e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005432:	f7fb f8e1 	bl	80005f8 <__aeabi_dmul>
 8005436:	4602      	mov	r2, r0
 8005438:	460b      	mov	r3, r1
 800543a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800543e:	f7fa ff23 	bl	8000288 <__aeabi_dsub>
 8005442:	4602      	mov	r2, r0
 8005444:	460b      	mov	r3, r1
 8005446:	4650      	mov	r0, sl
 8005448:	4659      	mov	r1, fp
 800544a:	f7fb f8d5 	bl	80005f8 <__aeabi_dmul>
 800544e:	4602      	mov	r2, r0
 8005450:	460b      	mov	r3, r1
 8005452:	4640      	mov	r0, r8
 8005454:	4649      	mov	r1, r9
 8005456:	f7fa ff19 	bl	800028c <__adddf3>
 800545a:	4602      	mov	r2, r0
 800545c:	460b      	mov	r3, r1
 800545e:	4610      	mov	r0, r2
 8005460:	4619      	mov	r1, r3
 8005462:	f7fb fbc1 	bl	8000be8 <__aeabi_d2f>
 8005466:	4603      	mov	r3, r0
 8005468:	647b      	str	r3, [r7, #68]	; 0x44
 800546a:	e083      	b.n	8005574 <trajectory_right+0x65c>
 800546c:	f3af 8000 	nop.w
 8005470:	00000000 	.word	0x00000000
 8005474:	40140000 	.word	0x40140000
 8005478:	00000000 	.word	0x00000000
 800547c:	40100000 	.word	0x40100000
 8005480:	00000000 	.word	0x00000000
 8005484:	40080000 	.word	0x40080000
 8005488:	54442d18 	.word	0x54442d18
 800548c:	402921fb 	.word	0x402921fb
 8005490:	6dc9c883 	.word	0x6dc9c883
 8005494:	3fb45f30 	.word	0x3fb45f30
	    }
	    else{
	    	swing_y = -H + 2*HF*(1.0-1.0*i/T+0.25/PI*sin(4.0*PI*i/T));
 8005498:	edd7 7a07 	vldr	s15, [r7, #28]
 800549c:	eef1 7a67 	vneg.f32	s15, s15
 80054a0:	ee17 3a90 	vmov	r3, s15
 80054a4:	4618      	mov	r0, r3
 80054a6:	f7fb f84f 	bl	8000548 <__aeabi_f2d>
 80054aa:	4680      	mov	r8, r0
 80054ac:	4689      	mov	r9, r1
 80054ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80054b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80054b6:	ee17 0a90 	vmov	r0, s15
 80054ba:	f7fb f845 	bl	8000548 <__aeabi_f2d>
 80054be:	4682      	mov	sl, r0
 80054c0:	468b      	mov	fp, r1
 80054c2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80054c4:	f7fb f82e 	bl	8000524 <__aeabi_i2d>
 80054c8:	4604      	mov	r4, r0
 80054ca:	460d      	mov	r5, r1
 80054cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80054ce:	f7fb f829 	bl	8000524 <__aeabi_i2d>
 80054d2:	4602      	mov	r2, r0
 80054d4:	460b      	mov	r3, r1
 80054d6:	4620      	mov	r0, r4
 80054d8:	4629      	mov	r1, r5
 80054da:	f7fb f9b7 	bl	800084c <__aeabi_ddiv>
 80054de:	4602      	mov	r2, r0
 80054e0:	460b      	mov	r3, r1
 80054e2:	f04f 0000 	mov.w	r0, #0
 80054e6:	4974      	ldr	r1, [pc, #464]	; (80056b8 <trajectory_right+0x7a0>)
 80054e8:	f7fa fece 	bl	8000288 <__aeabi_dsub>
 80054ec:	4602      	mov	r2, r0
 80054ee:	460b      	mov	r3, r1
 80054f0:	e9c7 2300 	strd	r2, r3, [r7]
 80054f4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80054f6:	f7fb f815 	bl	8000524 <__aeabi_i2d>
 80054fa:	a369      	add	r3, pc, #420	; (adr r3, 80056a0 <trajectory_right+0x788>)
 80054fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005500:	f7fb f87a 	bl	80005f8 <__aeabi_dmul>
 8005504:	4602      	mov	r2, r0
 8005506:	460b      	mov	r3, r1
 8005508:	4614      	mov	r4, r2
 800550a:	461d      	mov	r5, r3
 800550c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800550e:	f7fb f809 	bl	8000524 <__aeabi_i2d>
 8005512:	4602      	mov	r2, r0
 8005514:	460b      	mov	r3, r1
 8005516:	4620      	mov	r0, r4
 8005518:	4629      	mov	r1, r5
 800551a:	f7fb f997 	bl	800084c <__aeabi_ddiv>
 800551e:	4602      	mov	r2, r0
 8005520:	460b      	mov	r3, r1
 8005522:	ec43 2b17 	vmov	d7, r2, r3
 8005526:	eeb0 0a47 	vmov.f32	s0, s14
 800552a:	eef0 0a67 	vmov.f32	s1, s15
 800552e:	f00a fd67 	bl	8010000 <sin>
 8005532:	ec51 0b10 	vmov	r0, r1, d0
 8005536:	a35c      	add	r3, pc, #368	; (adr r3, 80056a8 <trajectory_right+0x790>)
 8005538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553c:	f7fb f85c 	bl	80005f8 <__aeabi_dmul>
 8005540:	4602      	mov	r2, r0
 8005542:	460b      	mov	r3, r1
 8005544:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005548:	f7fa fea0 	bl	800028c <__adddf3>
 800554c:	4602      	mov	r2, r0
 800554e:	460b      	mov	r3, r1
 8005550:	4650      	mov	r0, sl
 8005552:	4659      	mov	r1, fp
 8005554:	f7fb f850 	bl	80005f8 <__aeabi_dmul>
 8005558:	4602      	mov	r2, r0
 800555a:	460b      	mov	r3, r1
 800555c:	4640      	mov	r0, r8
 800555e:	4649      	mov	r1, r9
 8005560:	f7fa fe94 	bl	800028c <__adddf3>
 8005564:	4602      	mov	r2, r0
 8005566:	460b      	mov	r3, r1
 8005568:	4610      	mov	r0, r2
 800556a:	4619      	mov	r1, r3
 800556c:	f7fb fb3c 	bl	8000be8 <__aeabi_d2f>
 8005570:	4603      	mov	r3, r0
 8005572:	647b      	str	r3, [r7, #68]	; 0x44
	    }
	    swing_theta = IK(swing_x,swing_y);
 8005574:	edd7 0a11 	vldr	s1, [r7, #68]	; 0x44
 8005578:	ed97 0a0c 	vldr	s0, [r7, #48]	; 0x30
 800557c:	f7fe fd48 	bl	8004010 <IK>
 8005580:	62f8      	str	r0, [r7, #44]	; 0x2c
	    Leg_right.swing_trajectory[i][0] = -(swing_theta[0]-INIT_ANGLE_R1);
 8005582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4618      	mov	r0, r3
 8005588:	f7fa ffde 	bl	8000548 <__aeabi_f2d>
 800558c:	a348      	add	r3, pc, #288	; (adr r3, 80056b0 <trajectory_right+0x798>)
 800558e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005592:	f7fa fe79 	bl	8000288 <__aeabi_dsub>
 8005596:	4602      	mov	r2, r0
 8005598:	460b      	mov	r3, r1
 800559a:	4610      	mov	r0, r2
 800559c:	4619      	mov	r1, r3
 800559e:	f7fb fb23 	bl	8000be8 <__aeabi_d2f>
 80055a2:	4603      	mov	r3, r0
 80055a4:	ee07 3a90 	vmov	s15, r3
 80055a8:	eef1 7a67 	vneg.f32	s15, s15
 80055ac:	4a43      	ldr	r2, [pc, #268]	; (80056bc <trajectory_right+0x7a4>)
 80055ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055b0:	33cc      	adds	r3, #204	; 0xcc
 80055b2:	00db      	lsls	r3, r3, #3
 80055b4:	4413      	add	r3, r2
 80055b6:	3304      	adds	r3, #4
 80055b8:	edc3 7a00 	vstr	s15, [r3]
	    Leg_right.swing_trajectory[i][1] = -(swing_theta[1]-INIT_ANGLE_R2) - Leg_right.swing_trajectory[i][0];
 80055bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055be:	3304      	adds	r3, #4
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4618      	mov	r0, r3
 80055c4:	f7fa ffc0 	bl	8000548 <__aeabi_f2d>
 80055c8:	a339      	add	r3, pc, #228	; (adr r3, 80056b0 <trajectory_right+0x798>)
 80055ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ce:	f7fa fe5b 	bl	8000288 <__aeabi_dsub>
 80055d2:	4602      	mov	r2, r0
 80055d4:	460b      	mov	r3, r1
 80055d6:	60ba      	str	r2, [r7, #8]
 80055d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80055dc:	60fb      	str	r3, [r7, #12]
 80055de:	4a37      	ldr	r2, [pc, #220]	; (80056bc <trajectory_right+0x7a4>)
 80055e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055e2:	33cc      	adds	r3, #204	; 0xcc
 80055e4:	00db      	lsls	r3, r3, #3
 80055e6:	4413      	add	r3, r2
 80055e8:	3304      	adds	r3, #4
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4618      	mov	r0, r3
 80055ee:	f7fa ffab 	bl	8000548 <__aeabi_f2d>
 80055f2:	4602      	mov	r2, r0
 80055f4:	460b      	mov	r3, r1
 80055f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80055fa:	f7fa fe45 	bl	8000288 <__aeabi_dsub>
 80055fe:	4602      	mov	r2, r0
 8005600:	460b      	mov	r3, r1
 8005602:	4610      	mov	r0, r2
 8005604:	4619      	mov	r1, r3
 8005606:	f7fb faef 	bl	8000be8 <__aeabi_d2f>
 800560a:	4602      	mov	r2, r0
 800560c:	492b      	ldr	r1, [pc, #172]	; (80056bc <trajectory_right+0x7a4>)
 800560e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005610:	00db      	lsls	r3, r3, #3
 8005612:	440b      	add	r3, r1
 8005614:	f503 63cd 	add.w	r3, r3, #1640	; 0x668
 8005618:	601a      	str	r2, [r3, #0]
//	    DmaPrintf("%d %f %f\n",i,Leg_right.swing_trajectory[i][0],Leg_right.swing_trajectory[i][1]);
//	    HAL_Delay(10);
	    if(i!=0){
 800561a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800561c:	2b00      	cmp	r3, #0
 800561e:	d02f      	beq.n	8005680 <trajectory_right+0x768>
			motor_limit(3, Leg_right.swing_trajectory[i-1][0], Leg_right.swing_trajectory[i][0]);
 8005620:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005622:	3b01      	subs	r3, #1
 8005624:	4a25      	ldr	r2, [pc, #148]	; (80056bc <trajectory_right+0x7a4>)
 8005626:	33cc      	adds	r3, #204	; 0xcc
 8005628:	00db      	lsls	r3, r3, #3
 800562a:	4413      	add	r3, r2
 800562c:	3304      	adds	r3, #4
 800562e:	edd3 7a00 	vldr	s15, [r3]
 8005632:	4a22      	ldr	r2, [pc, #136]	; (80056bc <trajectory_right+0x7a4>)
 8005634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005636:	33cc      	adds	r3, #204	; 0xcc
 8005638:	00db      	lsls	r3, r3, #3
 800563a:	4413      	add	r3, r2
 800563c:	3304      	adds	r3, #4
 800563e:	ed93 7a00 	vldr	s14, [r3]
 8005642:	eef0 0a47 	vmov.f32	s1, s14
 8005646:	eeb0 0a67 	vmov.f32	s0, s15
 800564a:	2003      	movs	r0, #3
 800564c:	f7fe fa9c 	bl	8003b88 <motor_limit>
			motor_limit(4, Leg_right.swing_trajectory[i-1][1], Leg_right.swing_trajectory[i][1]);
 8005650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005652:	3b01      	subs	r3, #1
 8005654:	4a19      	ldr	r2, [pc, #100]	; (80056bc <trajectory_right+0x7a4>)
 8005656:	00db      	lsls	r3, r3, #3
 8005658:	4413      	add	r3, r2
 800565a:	f503 63cd 	add.w	r3, r3, #1640	; 0x668
 800565e:	edd3 7a00 	vldr	s15, [r3]
 8005662:	4a16      	ldr	r2, [pc, #88]	; (80056bc <trajectory_right+0x7a4>)
 8005664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005666:	00db      	lsls	r3, r3, #3
 8005668:	4413      	add	r3, r2
 800566a:	f503 63cd 	add.w	r3, r3, #1640	; 0x668
 800566e:	ed93 7a00 	vldr	s14, [r3]
 8005672:	eef0 0a47 	vmov.f32	s1, s14
 8005676:	eeb0 0a67 	vmov.f32	s0, s15
 800567a:	2004      	movs	r0, #4
 800567c:	f7fe fa84 	bl	8003b88 <motor_limit>
	for(int i = 0; i<T; i++){
 8005680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005682:	3301      	adds	r3, #1
 8005684:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005686:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800568a:	429a      	cmp	r2, r3
 800568c:	f6ff ad70 	blt.w	8005170 <trajectory_right+0x258>
	    }
	}
}
 8005690:	bf00      	nop
 8005692:	bf00      	nop
 8005694:	3748      	adds	r7, #72	; 0x48
 8005696:	46bd      	mov	sp, r7
 8005698:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800569c:	f3af 8000 	nop.w
 80056a0:	54442d18 	.word	0x54442d18
 80056a4:	402921fb 	.word	0x402921fb
 80056a8:	6dc9c883 	.word	0x6dc9c883
 80056ac:	3fb45f30 	.word	0x3fb45f30
 80056b0:	54442d18 	.word	0x54442d18
 80056b4:	3fe921fb 	.word	0x3fe921fb
 80056b8:	3ff00000 	.word	0x3ff00000
 80056bc:	20000930 	.word	0x20000930

080056c0 <trajectory_walk>:
		Leg_left.swing_trajectory[i][1] -= motor2_offset[i];
		Leg_right.swing_trajectory[i][0] -= motor3_offset[i];
		Leg_right.swing_trajectory[i][1] -= motor4_offset[i];
	}
}
void trajectory_walk(){
 80056c0:	b580      	push	{r7, lr}
 80056c2:	af00      	add	r7, sp, #0
	trajectory_left(Leg_left.H,Leg_left.HF,Leg_left.LF,Leg_left.LB);
 80056c4:	4b16      	ldr	r3, [pc, #88]	; (8005720 <trajectory_walk+0x60>)
 80056c6:	edd3 7a04 	vldr	s15, [r3, #16]
 80056ca:	4b15      	ldr	r3, [pc, #84]	; (8005720 <trajectory_walk+0x60>)
 80056cc:	ed93 7a05 	vldr	s14, [r3, #20]
 80056d0:	4b13      	ldr	r3, [pc, #76]	; (8005720 <trajectory_walk+0x60>)
 80056d2:	edd3 6a06 	vldr	s13, [r3, #24]
 80056d6:	4b12      	ldr	r3, [pc, #72]	; (8005720 <trajectory_walk+0x60>)
 80056d8:	ed93 6a07 	vldr	s12, [r3, #28]
 80056dc:	eef0 1a46 	vmov.f32	s3, s12
 80056e0:	eeb0 1a66 	vmov.f32	s2, s13
 80056e4:	eef0 0a47 	vmov.f32	s1, s14
 80056e8:	eeb0 0a67 	vmov.f32	s0, s15
 80056ec:	f7ff f850 	bl	8004790 <trajectory_left>
	trajectory_right(Leg_right.H,Leg_right.HF,Leg_right.LF,Leg_right.LB);
 80056f0:	4b0c      	ldr	r3, [pc, #48]	; (8005724 <trajectory_walk+0x64>)
 80056f2:	edd3 7a04 	vldr	s15, [r3, #16]
 80056f6:	4b0b      	ldr	r3, [pc, #44]	; (8005724 <trajectory_walk+0x64>)
 80056f8:	ed93 7a05 	vldr	s14, [r3, #20]
 80056fc:	4b09      	ldr	r3, [pc, #36]	; (8005724 <trajectory_walk+0x64>)
 80056fe:	edd3 6a06 	vldr	s13, [r3, #24]
 8005702:	4b08      	ldr	r3, [pc, #32]	; (8005724 <trajectory_walk+0x64>)
 8005704:	ed93 6a07 	vldr	s12, [r3, #28]
 8005708:	eef0 1a46 	vmov.f32	s3, s12
 800570c:	eeb0 1a66 	vmov.f32	s2, s13
 8005710:	eef0 0a47 	vmov.f32	s1, s14
 8005714:	eeb0 0a67 	vmov.f32	s0, s15
 8005718:	f7ff fbfe 	bl	8004f18 <trajectory_right>
	//trajectory_offset();
}
 800571c:	bf00      	nop
 800571e:	bd80      	pop	{r7, pc}
 8005720:	200012b4 	.word	0x200012b4
 8005724:	20000930 	.word	0x20000930

08005728 <change_H>:

void change_H(){
 8005728:	b580      	push	{r7, lr}
 800572a:	b086      	sub	sp, #24
 800572c:	af00      	add	r7, sp, #0
	float H;
	float KP_H = 0.5;
 800572e:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8005732:	617b      	str	r3, [r7, #20]
	if(Leg_left.stand_flag&&!Leg_right.stand_flag){
 8005734:	4b77      	ldr	r3, [pc, #476]	; (8005914 <change_H+0x1ec>)
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d039      	beq.n	80057b0 <change_H+0x88>
 800573c:	4b76      	ldr	r3, [pc, #472]	; (8005918 <change_H+0x1f0>)
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d135      	bne.n	80057b0 <change_H+0x88>
		float* position;
		position = FK(motor[1].position,motor[2].position);
 8005744:	4b75      	ldr	r3, [pc, #468]	; (800591c <change_H+0x1f4>)
 8005746:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800574a:	4b74      	ldr	r3, [pc, #464]	; (800591c <change_H+0x1f4>)
 800574c:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8005750:	eef0 0a47 	vmov.f32	s1, s14
 8005754:	eeb0 0a67 	vmov.f32	s0, s15
 8005758:	f7fe fbaa 	bl	8003eb0 <FK>
 800575c:	6138      	str	r0, [r7, #16]
		H = Leg_left.H - KP_H * (-position[1]-Leg_left.H);
 800575e:	4b6d      	ldr	r3, [pc, #436]	; (8005914 <change_H+0x1ec>)
 8005760:	ed93 7a04 	vldr	s14, [r3, #16]
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	3304      	adds	r3, #4
 8005768:	edd3 7a00 	vldr	s15, [r3]
 800576c:	eef1 6a67 	vneg.f32	s13, s15
 8005770:	4b68      	ldr	r3, [pc, #416]	; (8005914 <change_H+0x1ec>)
 8005772:	edd3 7a04 	vldr	s15, [r3, #16]
 8005776:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800577a:	edd7 7a05 	vldr	s15, [r7, #20]
 800577e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005782:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005786:	edc7 7a03 	vstr	s15, [r7, #12]
		trajectory_left(H,Leg_left.HF,Leg_left.LF,Leg_left.LB);
 800578a:	4b62      	ldr	r3, [pc, #392]	; (8005914 <change_H+0x1ec>)
 800578c:	edd3 7a05 	vldr	s15, [r3, #20]
 8005790:	4b60      	ldr	r3, [pc, #384]	; (8005914 <change_H+0x1ec>)
 8005792:	ed93 7a06 	vldr	s14, [r3, #24]
 8005796:	4b5f      	ldr	r3, [pc, #380]	; (8005914 <change_H+0x1ec>)
 8005798:	edd3 6a07 	vldr	s13, [r3, #28]
 800579c:	eef0 1a66 	vmov.f32	s3, s13
 80057a0:	eeb0 1a47 	vmov.f32	s2, s14
 80057a4:	eef0 0a67 	vmov.f32	s1, s15
 80057a8:	ed97 0a03 	vldr	s0, [r7, #12]
 80057ac:	f7fe fff0 	bl	8004790 <trajectory_left>
	}
	if(Leg_right.stand_flag&&!Leg_left.stand_flag){
 80057b0:	4b59      	ldr	r3, [pc, #356]	; (8005918 <change_H+0x1f0>)
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d03d      	beq.n	8005834 <change_H+0x10c>
 80057b8:	4b56      	ldr	r3, [pc, #344]	; (8005914 <change_H+0x1ec>)
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d139      	bne.n	8005834 <change_H+0x10c>
		float* position;
		position = FK(-motor[3].position,-motor[4].position);
 80057c0:	4b56      	ldr	r3, [pc, #344]	; (800591c <change_H+0x1f4>)
 80057c2:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80057c6:	eeb1 7a67 	vneg.f32	s14, s15
 80057ca:	4b54      	ldr	r3, [pc, #336]	; (800591c <change_H+0x1f4>)
 80057cc:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 80057d0:	eef1 7a67 	vneg.f32	s15, s15
 80057d4:	eef0 0a67 	vmov.f32	s1, s15
 80057d8:	eeb0 0a47 	vmov.f32	s0, s14
 80057dc:	f7fe fb68 	bl	8003eb0 <FK>
 80057e0:	60b8      	str	r0, [r7, #8]
		H = Leg_right.H - KP_H * (-position[1]-Leg_right.H);
 80057e2:	4b4d      	ldr	r3, [pc, #308]	; (8005918 <change_H+0x1f0>)
 80057e4:	ed93 7a04 	vldr	s14, [r3, #16]
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	3304      	adds	r3, #4
 80057ec:	edd3 7a00 	vldr	s15, [r3]
 80057f0:	eef1 6a67 	vneg.f32	s13, s15
 80057f4:	4b48      	ldr	r3, [pc, #288]	; (8005918 <change_H+0x1f0>)
 80057f6:	edd3 7a04 	vldr	s15, [r3, #16]
 80057fa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80057fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8005802:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005806:	ee77 7a67 	vsub.f32	s15, s14, s15
 800580a:	edc7 7a03 	vstr	s15, [r7, #12]
		trajectory_right(H,Leg_right.HF,Leg_right.LF,Leg_right.LB);
 800580e:	4b42      	ldr	r3, [pc, #264]	; (8005918 <change_H+0x1f0>)
 8005810:	edd3 7a05 	vldr	s15, [r3, #20]
 8005814:	4b40      	ldr	r3, [pc, #256]	; (8005918 <change_H+0x1f0>)
 8005816:	ed93 7a06 	vldr	s14, [r3, #24]
 800581a:	4b3f      	ldr	r3, [pc, #252]	; (8005918 <change_H+0x1f0>)
 800581c:	edd3 6a07 	vldr	s13, [r3, #28]
 8005820:	eef0 1a66 	vmov.f32	s3, s13
 8005824:	eeb0 1a47 	vmov.f32	s2, s14
 8005828:	eef0 0a67 	vmov.f32	s1, s15
 800582c:	ed97 0a03 	vldr	s0, [r7, #12]
 8005830:	f7ff fb72 	bl	8004f18 <trajectory_right>
	}
	if(Leg_left.stand_flag&&Leg_right.stand_flag){
 8005834:	4b37      	ldr	r3, [pc, #220]	; (8005914 <change_H+0x1ec>)
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d067      	beq.n	800590c <change_H+0x1e4>
 800583c:	4b36      	ldr	r3, [pc, #216]	; (8005918 <change_H+0x1f0>)
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d063      	beq.n	800590c <change_H+0x1e4>
		float* position1;
		float* position2;
		position1 = FK(motor[1].position,motor[2].position);
 8005844:	4b35      	ldr	r3, [pc, #212]	; (800591c <change_H+0x1f4>)
 8005846:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800584a:	4b34      	ldr	r3, [pc, #208]	; (800591c <change_H+0x1f4>)
 800584c:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8005850:	eef0 0a47 	vmov.f32	s1, s14
 8005854:	eeb0 0a67 	vmov.f32	s0, s15
 8005858:	f7fe fb2a 	bl	8003eb0 <FK>
 800585c:	6078      	str	r0, [r7, #4]
		position2 = FK(-motor[3].position,-motor[4].position);
 800585e:	4b2f      	ldr	r3, [pc, #188]	; (800591c <change_H+0x1f4>)
 8005860:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8005864:	eeb1 7a67 	vneg.f32	s14, s15
 8005868:	4b2c      	ldr	r3, [pc, #176]	; (800591c <change_H+0x1f4>)
 800586a:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 800586e:	eef1 7a67 	vneg.f32	s15, s15
 8005872:	eef0 0a67 	vmov.f32	s1, s15
 8005876:	eeb0 0a47 	vmov.f32	s0, s14
 800587a:	f7fe fb19 	bl	8003eb0 <FK>
 800587e:	6038      	str	r0, [r7, #0]
		H = Leg_right.H - KP_H * (-(position1[1]+position2[1])/2-Leg_right.H);
 8005880:	4b25      	ldr	r3, [pc, #148]	; (8005918 <change_H+0x1f0>)
 8005882:	ed93 7a04 	vldr	s14, [r3, #16]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	3304      	adds	r3, #4
 800588a:	edd3 6a00 	vldr	s13, [r3]
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	3304      	adds	r3, #4
 8005892:	edd3 7a00 	vldr	s15, [r3]
 8005896:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800589a:	eef1 7a67 	vneg.f32	s15, s15
 800589e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80058a2:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80058a6:	4b1c      	ldr	r3, [pc, #112]	; (8005918 <change_H+0x1f0>)
 80058a8:	edd3 7a04 	vldr	s15, [r3, #16]
 80058ac:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80058b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80058b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058bc:	edc7 7a03 	vstr	s15, [r7, #12]
		trajectory_left(H,Leg_left.HF,Leg_left.LF,Leg_left.LB);
 80058c0:	4b14      	ldr	r3, [pc, #80]	; (8005914 <change_H+0x1ec>)
 80058c2:	edd3 7a05 	vldr	s15, [r3, #20]
 80058c6:	4b13      	ldr	r3, [pc, #76]	; (8005914 <change_H+0x1ec>)
 80058c8:	ed93 7a06 	vldr	s14, [r3, #24]
 80058cc:	4b11      	ldr	r3, [pc, #68]	; (8005914 <change_H+0x1ec>)
 80058ce:	edd3 6a07 	vldr	s13, [r3, #28]
 80058d2:	eef0 1a66 	vmov.f32	s3, s13
 80058d6:	eeb0 1a47 	vmov.f32	s2, s14
 80058da:	eef0 0a67 	vmov.f32	s1, s15
 80058de:	ed97 0a03 	vldr	s0, [r7, #12]
 80058e2:	f7fe ff55 	bl	8004790 <trajectory_left>
		trajectory_right(H,Leg_right.HF,Leg_right.LF,Leg_right.LB);
 80058e6:	4b0c      	ldr	r3, [pc, #48]	; (8005918 <change_H+0x1f0>)
 80058e8:	edd3 7a05 	vldr	s15, [r3, #20]
 80058ec:	4b0a      	ldr	r3, [pc, #40]	; (8005918 <change_H+0x1f0>)
 80058ee:	ed93 7a06 	vldr	s14, [r3, #24]
 80058f2:	4b09      	ldr	r3, [pc, #36]	; (8005918 <change_H+0x1f0>)
 80058f4:	edd3 6a07 	vldr	s13, [r3, #28]
 80058f8:	eef0 1a66 	vmov.f32	s3, s13
 80058fc:	eeb0 1a47 	vmov.f32	s2, s14
 8005900:	eef0 0a67 	vmov.f32	s1, s15
 8005904:	ed97 0a03 	vldr	s0, [r7, #12]
 8005908:	f7ff fb06 	bl	8004f18 <trajectory_right>
	}
}
 800590c:	bf00      	nop
 800590e:	3718      	adds	r7, #24
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	200012b4 	.word	0x200012b4
 8005918:	20000930 	.word	0x20000930
 800591c:	20001dd4 	.word	0x20001dd4

08005920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005924:	4b0e      	ldr	r3, [pc, #56]	; (8005960 <HAL_Init+0x40>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a0d      	ldr	r2, [pc, #52]	; (8005960 <HAL_Init+0x40>)
 800592a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800592e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005930:	4b0b      	ldr	r3, [pc, #44]	; (8005960 <HAL_Init+0x40>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a0a      	ldr	r2, [pc, #40]	; (8005960 <HAL_Init+0x40>)
 8005936:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800593a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800593c:	4b08      	ldr	r3, [pc, #32]	; (8005960 <HAL_Init+0x40>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a07      	ldr	r2, [pc, #28]	; (8005960 <HAL_Init+0x40>)
 8005942:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005946:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005948:	2003      	movs	r0, #3
 800594a:	f000 ff5e 	bl	800680a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800594e:	200f      	movs	r0, #15
 8005950:	f7fc fde6 	bl	8002520 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005954:	f7fc fdb8 	bl	80024c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	40023c00 	.word	0x40023c00

08005964 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005964:	b480      	push	{r7}
 8005966:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005968:	4b06      	ldr	r3, [pc, #24]	; (8005984 <HAL_IncTick+0x20>)
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	461a      	mov	r2, r3
 800596e:	4b06      	ldr	r3, [pc, #24]	; (8005988 <HAL_IncTick+0x24>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4413      	add	r3, r2
 8005974:	4a04      	ldr	r2, [pc, #16]	; (8005988 <HAL_IncTick+0x24>)
 8005976:	6013      	str	r3, [r2, #0]
}
 8005978:	bf00      	nop
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	20000008 	.word	0x20000008
 8005988:	200021d0 	.word	0x200021d0

0800598c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800598c:	b480      	push	{r7}
 800598e:	af00      	add	r7, sp, #0
  return uwTick;
 8005990:	4b03      	ldr	r3, [pc, #12]	; (80059a0 <HAL_GetTick+0x14>)
 8005992:	681b      	ldr	r3, [r3, #0]
}
 8005994:	4618      	mov	r0, r3
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
 800599e:	bf00      	nop
 80059a0:	200021d0 	.word	0x200021d0

080059a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b084      	sub	sp, #16
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80059ac:	f7ff ffee 	bl	800598c <HAL_GetTick>
 80059b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059bc:	d005      	beq.n	80059ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80059be:	4b0a      	ldr	r3, [pc, #40]	; (80059e8 <HAL_Delay+0x44>)
 80059c0:	781b      	ldrb	r3, [r3, #0]
 80059c2:	461a      	mov	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	4413      	add	r3, r2
 80059c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80059ca:	bf00      	nop
 80059cc:	f7ff ffde 	bl	800598c <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	429a      	cmp	r2, r3
 80059da:	d8f7      	bhi.n	80059cc <HAL_Delay+0x28>
  {
  }
}
 80059dc:	bf00      	nop
 80059de:	bf00      	nop
 80059e0:	3710      	adds	r7, #16
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	20000008 	.word	0x20000008

080059ec <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e0ed      	b.n	8005bda <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d102      	bne.n	8005a10 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f7fb fc00 	bl	8001210 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f042 0201 	orr.w	r2, r2, #1
 8005a1e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a20:	f7ff ffb4 	bl	800598c <HAL_GetTick>
 8005a24:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005a26:	e012      	b.n	8005a4e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005a28:	f7ff ffb0 	bl	800598c <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	2b0a      	cmp	r3, #10
 8005a34:	d90b      	bls.n	8005a4e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2205      	movs	r2, #5
 8005a46:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e0c5      	b.n	8005bda <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f003 0301 	and.w	r3, r3, #1
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d0e5      	beq.n	8005a28 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f022 0202 	bic.w	r2, r2, #2
 8005a6a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a6c:	f7ff ff8e 	bl	800598c <HAL_GetTick>
 8005a70:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005a72:	e012      	b.n	8005a9a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005a74:	f7ff ff8a 	bl	800598c <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b0a      	cmp	r3, #10
 8005a80:	d90b      	bls.n	8005a9a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a86:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2205      	movs	r2, #5
 8005a92:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e09f      	b.n	8005bda <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	f003 0302 	and.w	r3, r3, #2
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1e5      	bne.n	8005a74 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	7e1b      	ldrb	r3, [r3, #24]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d108      	bne.n	8005ac2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005abe:	601a      	str	r2, [r3, #0]
 8005ac0:	e007      	b.n	8005ad2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ad0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	7e5b      	ldrb	r3, [r3, #25]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d108      	bne.n	8005aec <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ae8:	601a      	str	r2, [r3, #0]
 8005aea:	e007      	b.n	8005afc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005afa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	7e9b      	ldrb	r3, [r3, #26]
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d108      	bne.n	8005b16 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f042 0220 	orr.w	r2, r2, #32
 8005b12:	601a      	str	r2, [r3, #0]
 8005b14:	e007      	b.n	8005b26 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f022 0220 	bic.w	r2, r2, #32
 8005b24:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	7edb      	ldrb	r3, [r3, #27]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d108      	bne.n	8005b40 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f022 0210 	bic.w	r2, r2, #16
 8005b3c:	601a      	str	r2, [r3, #0]
 8005b3e:	e007      	b.n	8005b50 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f042 0210 	orr.w	r2, r2, #16
 8005b4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	7f1b      	ldrb	r3, [r3, #28]
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d108      	bne.n	8005b6a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0208 	orr.w	r2, r2, #8
 8005b66:	601a      	str	r2, [r3, #0]
 8005b68:	e007      	b.n	8005b7a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f022 0208 	bic.w	r2, r2, #8
 8005b78:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	7f5b      	ldrb	r3, [r3, #29]
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d108      	bne.n	8005b94 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f042 0204 	orr.w	r2, r2, #4
 8005b90:	601a      	str	r2, [r3, #0]
 8005b92:	e007      	b.n	8005ba4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f022 0204 	bic.w	r2, r2, #4
 8005ba2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	689a      	ldr	r2, [r3, #8]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	431a      	orrs	r2, r3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	431a      	orrs	r2, r3
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	695b      	ldr	r3, [r3, #20]
 8005bb8:	ea42 0103 	orr.w	r1, r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	1e5a      	subs	r2, r3, #1
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005bd8:	2300      	movs	r3, #0
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3710      	adds	r7, #16
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}
	...

08005be4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bfa:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005bfc:	7cfb      	ldrb	r3, [r7, #19]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d003      	beq.n	8005c0a <HAL_CAN_ConfigFilter+0x26>
 8005c02:	7cfb      	ldrb	r3, [r7, #19]
 8005c04:	2b02      	cmp	r3, #2
 8005c06:	f040 80be 	bne.w	8005d86 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005c0a:	4b65      	ldr	r3, [pc, #404]	; (8005da0 <HAL_CAN_ConfigFilter+0x1bc>)
 8005c0c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005c14:	f043 0201 	orr.w	r2, r3, #1
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005c24:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c38:	021b      	lsls	r3, r3, #8
 8005c3a:	431a      	orrs	r2, r3
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	695b      	ldr	r3, [r3, #20]
 8005c46:	f003 031f 	and.w	r3, r3, #31
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c50:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	43db      	mvns	r3, r3
 8005c5c:	401a      	ands	r2, r3
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	69db      	ldr	r3, [r3, #28]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d123      	bne.n	8005cb4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	43db      	mvns	r3, r3
 8005c76:	401a      	ands	r2, r3
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005c8a:	683a      	ldr	r2, [r7, #0]
 8005c8c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005c8e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	3248      	adds	r2, #72	; 0x48
 8005c94:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005ca8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005caa:	6979      	ldr	r1, [r7, #20]
 8005cac:	3348      	adds	r3, #72	; 0x48
 8005cae:	00db      	lsls	r3, r3, #3
 8005cb0:	440b      	add	r3, r1
 8005cb2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	69db      	ldr	r3, [r3, #28]
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d122      	bne.n	8005d02 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	431a      	orrs	r2, r3
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005cd8:	683a      	ldr	r2, [r7, #0]
 8005cda:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005cdc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	3248      	adds	r2, #72	; 0x48
 8005ce2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	68db      	ldr	r3, [r3, #12]
 8005cf0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005cf6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005cf8:	6979      	ldr	r1, [r7, #20]
 8005cfa:	3348      	adds	r3, #72	; 0x48
 8005cfc:	00db      	lsls	r3, r3, #3
 8005cfe:	440b      	add	r3, r1
 8005d00:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	699b      	ldr	r3, [r3, #24]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d109      	bne.n	8005d1e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	43db      	mvns	r3, r3
 8005d14:	401a      	ands	r2, r3
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005d1c:	e007      	b.n	8005d2e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	431a      	orrs	r2, r3
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d109      	bne.n	8005d4a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	43db      	mvns	r3, r3
 8005d40:	401a      	ands	r2, r3
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005d48:	e007      	b.n	8005d5a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	431a      	orrs	r2, r3
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	6a1b      	ldr	r3, [r3, #32]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d107      	bne.n	8005d72 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	431a      	orrs	r2, r3
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005d78:	f023 0201 	bic.w	r2, r3, #1
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005d82:	2300      	movs	r3, #0
 8005d84:	e006      	b.n	8005d94 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
  }
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	371c      	adds	r7, #28
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr
 8005da0:	40006400 	.word	0x40006400

08005da4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d12e      	bne.n	8005e16 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2202      	movs	r2, #2
 8005dbc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f022 0201 	bic.w	r2, r2, #1
 8005dce:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005dd0:	f7ff fddc 	bl	800598c <HAL_GetTick>
 8005dd4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005dd6:	e012      	b.n	8005dfe <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005dd8:	f7ff fdd8 	bl	800598c <HAL_GetTick>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	2b0a      	cmp	r3, #10
 8005de4:	d90b      	bls.n	8005dfe <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2205      	movs	r2, #5
 8005df6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e012      	b.n	8005e24 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d1e5      	bne.n	8005dd8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005e12:	2300      	movs	r3, #0
 8005e14:	e006      	b.n	8005e24 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
  }
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3710      	adds	r7, #16
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b089      	sub	sp, #36	; 0x24
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]
 8005e38:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e40:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005e4a:	7ffb      	ldrb	r3, [r7, #31]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d003      	beq.n	8005e58 <HAL_CAN_AddTxMessage+0x2c>
 8005e50:	7ffb      	ldrb	r3, [r7, #31]
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	f040 80b8 	bne.w	8005fc8 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005e58:	69bb      	ldr	r3, [r7, #24]
 8005e5a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10a      	bne.n	8005e78 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d105      	bne.n	8005e78 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f000 80a0 	beq.w	8005fb8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	0e1b      	lsrs	r3, r3, #24
 8005e7c:	f003 0303 	and.w	r3, r3, #3
 8005e80:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	d907      	bls.n	8005e98 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e8c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	e09e      	b.n	8005fd6 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005e98:	2201      	movs	r2, #1
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	409a      	lsls	r2, r3
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d10d      	bne.n	8005ec6 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005eb4:	68f9      	ldr	r1, [r7, #12]
 8005eb6:	6809      	ldr	r1, [r1, #0]
 8005eb8:	431a      	orrs	r2, r3
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	3318      	adds	r3, #24
 8005ebe:	011b      	lsls	r3, r3, #4
 8005ec0:	440b      	add	r3, r1
 8005ec2:	601a      	str	r2, [r3, #0]
 8005ec4:	e00f      	b.n	8005ee6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005ed0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005ed6:	68f9      	ldr	r1, [r7, #12]
 8005ed8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005eda:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	3318      	adds	r3, #24
 8005ee0:	011b      	lsls	r3, r3, #4
 8005ee2:	440b      	add	r3, r1
 8005ee4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6819      	ldr	r1, [r3, #0]
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	691a      	ldr	r2, [r3, #16]
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	3318      	adds	r3, #24
 8005ef2:	011b      	lsls	r3, r3, #4
 8005ef4:	440b      	add	r3, r1
 8005ef6:	3304      	adds	r3, #4
 8005ef8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	7d1b      	ldrb	r3, [r3, #20]
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d111      	bne.n	8005f26 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	3318      	adds	r3, #24
 8005f0a:	011b      	lsls	r3, r3, #4
 8005f0c:	4413      	add	r3, r2
 8005f0e:	3304      	adds	r3, #4
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	6811      	ldr	r1, [r2, #0]
 8005f16:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	3318      	adds	r3, #24
 8005f1e:	011b      	lsls	r3, r3, #4
 8005f20:	440b      	add	r3, r1
 8005f22:	3304      	adds	r3, #4
 8005f24:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	3307      	adds	r3, #7
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	061a      	lsls	r2, r3, #24
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	3306      	adds	r3, #6
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	041b      	lsls	r3, r3, #16
 8005f36:	431a      	orrs	r2, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	3305      	adds	r3, #5
 8005f3c:	781b      	ldrb	r3, [r3, #0]
 8005f3e:	021b      	lsls	r3, r3, #8
 8005f40:	4313      	orrs	r3, r2
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	3204      	adds	r2, #4
 8005f46:	7812      	ldrb	r2, [r2, #0]
 8005f48:	4610      	mov	r0, r2
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	6811      	ldr	r1, [r2, #0]
 8005f4e:	ea43 0200 	orr.w	r2, r3, r0
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	011b      	lsls	r3, r3, #4
 8005f56:	440b      	add	r3, r1
 8005f58:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005f5c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	3303      	adds	r3, #3
 8005f62:	781b      	ldrb	r3, [r3, #0]
 8005f64:	061a      	lsls	r2, r3, #24
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	3302      	adds	r3, #2
 8005f6a:	781b      	ldrb	r3, [r3, #0]
 8005f6c:	041b      	lsls	r3, r3, #16
 8005f6e:	431a      	orrs	r2, r3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	3301      	adds	r3, #1
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	021b      	lsls	r3, r3, #8
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	7812      	ldrb	r2, [r2, #0]
 8005f7e:	4610      	mov	r0, r2
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	6811      	ldr	r1, [r2, #0]
 8005f84:	ea43 0200 	orr.w	r2, r3, r0
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	011b      	lsls	r3, r3, #4
 8005f8c:	440b      	add	r3, r1
 8005f8e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005f92:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	3318      	adds	r3, #24
 8005f9c:	011b      	lsls	r3, r3, #4
 8005f9e:	4413      	add	r3, r2
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	6811      	ldr	r1, [r2, #0]
 8005fa6:	f043 0201 	orr.w	r2, r3, #1
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	3318      	adds	r3, #24
 8005fae:	011b      	lsls	r3, r3, #4
 8005fb0:	440b      	add	r3, r1
 8005fb2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	e00e      	b.n	8005fd6 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fbc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e006      	b.n	8005fd6 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fcc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
  }
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3724      	adds	r7, #36	; 0x24
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr

08005fe2 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005fe2:	b480      	push	{r7}
 8005fe4:	b087      	sub	sp, #28
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	60f8      	str	r0, [r7, #12]
 8005fea:	60b9      	str	r1, [r7, #8]
 8005fec:	607a      	str	r2, [r7, #4]
 8005fee:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ff6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005ff8:	7dfb      	ldrb	r3, [r7, #23]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d003      	beq.n	8006006 <HAL_CAN_GetRxMessage+0x24>
 8005ffe:	7dfb      	ldrb	r3, [r7, #23]
 8006000:	2b02      	cmp	r3, #2
 8006002:	f040 80f3 	bne.w	80061ec <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d10e      	bne.n	800602a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	f003 0303 	and.w	r3, r3, #3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d116      	bne.n	8006048 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800601e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e0e7      	b.n	80061fa <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	f003 0303 	and.w	r3, r3, #3
 8006034:	2b00      	cmp	r3, #0
 8006036:	d107      	bne.n	8006048 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800603c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e0d8      	b.n	80061fa <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	331b      	adds	r3, #27
 8006050:	011b      	lsls	r3, r3, #4
 8006052:	4413      	add	r3, r2
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f003 0204 	and.w	r2, r3, #4
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d10c      	bne.n	8006080 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	331b      	adds	r3, #27
 800606e:	011b      	lsls	r3, r3, #4
 8006070:	4413      	add	r3, r2
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	0d5b      	lsrs	r3, r3, #21
 8006076:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	601a      	str	r2, [r3, #0]
 800607e:	e00b      	b.n	8006098 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	331b      	adds	r3, #27
 8006088:	011b      	lsls	r3, r3, #4
 800608a:	4413      	add	r3, r2
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	08db      	lsrs	r3, r3, #3
 8006090:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	331b      	adds	r3, #27
 80060a0:	011b      	lsls	r3, r3, #4
 80060a2:	4413      	add	r3, r2
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0202 	and.w	r2, r3, #2
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	331b      	adds	r3, #27
 80060b6:	011b      	lsls	r3, r3, #4
 80060b8:	4413      	add	r3, r2
 80060ba:	3304      	adds	r3, #4
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 020f 	and.w	r2, r3, #15
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	331b      	adds	r3, #27
 80060ce:	011b      	lsls	r3, r3, #4
 80060d0:	4413      	add	r3, r2
 80060d2:	3304      	adds	r3, #4
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	0a1b      	lsrs	r3, r3, #8
 80060d8:	b2da      	uxtb	r2, r3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	331b      	adds	r3, #27
 80060e6:	011b      	lsls	r3, r3, #4
 80060e8:	4413      	add	r3, r2
 80060ea:	3304      	adds	r3, #4
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	0c1b      	lsrs	r3, r3, #16
 80060f0:	b29a      	uxth	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	011b      	lsls	r3, r3, #4
 80060fe:	4413      	add	r3, r2
 8006100:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	b2da      	uxtb	r2, r3
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	011b      	lsls	r3, r3, #4
 8006114:	4413      	add	r3, r2
 8006116:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	0a1a      	lsrs	r2, r3, #8
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	3301      	adds	r3, #1
 8006122:	b2d2      	uxtb	r2, r2
 8006124:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	011b      	lsls	r3, r3, #4
 800612e:	4413      	add	r3, r2
 8006130:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	0c1a      	lsrs	r2, r3, #16
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	3302      	adds	r3, #2
 800613c:	b2d2      	uxtb	r2, r2
 800613e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	011b      	lsls	r3, r3, #4
 8006148:	4413      	add	r3, r2
 800614a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	0e1a      	lsrs	r2, r3, #24
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	3303      	adds	r3, #3
 8006156:	b2d2      	uxtb	r2, r2
 8006158:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	011b      	lsls	r3, r3, #4
 8006162:	4413      	add	r3, r2
 8006164:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	3304      	adds	r3, #4
 800616e:	b2d2      	uxtb	r2, r2
 8006170:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	011b      	lsls	r3, r3, #4
 800617a:	4413      	add	r3, r2
 800617c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	0a1a      	lsrs	r2, r3, #8
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	3305      	adds	r3, #5
 8006188:	b2d2      	uxtb	r2, r2
 800618a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	011b      	lsls	r3, r3, #4
 8006194:	4413      	add	r3, r2
 8006196:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	0c1a      	lsrs	r2, r3, #16
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	3306      	adds	r3, #6
 80061a2:	b2d2      	uxtb	r2, r2
 80061a4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	011b      	lsls	r3, r3, #4
 80061ae:	4413      	add	r3, r2
 80061b0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	0e1a      	lsrs	r2, r3, #24
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	3307      	adds	r3, #7
 80061bc:	b2d2      	uxtb	r2, r2
 80061be:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d108      	bne.n	80061d8 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	68da      	ldr	r2, [r3, #12]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f042 0220 	orr.w	r2, r2, #32
 80061d4:	60da      	str	r2, [r3, #12]
 80061d6:	e007      	b.n	80061e8 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	691a      	ldr	r2, [r3, #16]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f042 0220 	orr.w	r2, r2, #32
 80061e6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80061e8:	2300      	movs	r3, #0
 80061ea:	e006      	b.n	80061fa <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
  }
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	371c      	adds	r7, #28
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr

08006206 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006206:	b480      	push	{r7}
 8006208:	b085      	sub	sp, #20
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
 800620e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006216:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006218:	7bfb      	ldrb	r3, [r7, #15]
 800621a:	2b01      	cmp	r3, #1
 800621c:	d002      	beq.n	8006224 <HAL_CAN_ActivateNotification+0x1e>
 800621e:	7bfb      	ldrb	r3, [r7, #15]
 8006220:	2b02      	cmp	r3, #2
 8006222:	d109      	bne.n	8006238 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	6959      	ldr	r1, [r3, #20]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	683a      	ldr	r2, [r7, #0]
 8006230:	430a      	orrs	r2, r1
 8006232:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006234:	2300      	movs	r3, #0
 8006236:	e006      	b.n	8006246 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800623c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
  }
}
 8006246:	4618      	mov	r0, r3
 8006248:	3714      	adds	r7, #20
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr

08006252 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006252:	b580      	push	{r7, lr}
 8006254:	b08a      	sub	sp, #40	; 0x28
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800625a:	2300      	movs	r3, #0
 800625c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	695b      	ldr	r3, [r3, #20]
 8006264:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	699b      	ldr	r3, [r3, #24]
 800628c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800628e:	6a3b      	ldr	r3, [r7, #32]
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	2b00      	cmp	r3, #0
 8006296:	d07c      	beq.n	8006392 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8006298:	69bb      	ldr	r3, [r7, #24]
 800629a:	f003 0301 	and.w	r3, r3, #1
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d023      	beq.n	80062ea <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	2201      	movs	r2, #1
 80062a8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	f003 0302 	and.w	r3, r3, #2
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d003      	beq.n	80062bc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f000 f983 	bl	80065c0 <HAL_CAN_TxMailbox0CompleteCallback>
 80062ba:	e016      	b.n	80062ea <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80062bc:	69bb      	ldr	r3, [r7, #24]
 80062be:	f003 0304 	and.w	r3, r3, #4
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d004      	beq.n	80062d0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80062c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80062cc:	627b      	str	r3, [r7, #36]	; 0x24
 80062ce:	e00c      	b.n	80062ea <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	f003 0308 	and.w	r3, r3, #8
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d004      	beq.n	80062e4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80062da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80062e0:	627b      	str	r3, [r7, #36]	; 0x24
 80062e2:	e002      	b.n	80062ea <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f000 f989 	bl	80065fc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d024      	beq.n	800633e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80062fc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80062fe:	69bb      	ldr	r3, [r7, #24]
 8006300:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006304:	2b00      	cmp	r3, #0
 8006306:	d003      	beq.n	8006310 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f000 f963 	bl	80065d4 <HAL_CAN_TxMailbox1CompleteCallback>
 800630e:	e016      	b.n	800633e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006316:	2b00      	cmp	r3, #0
 8006318:	d004      	beq.n	8006324 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800631a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006320:	627b      	str	r3, [r7, #36]	; 0x24
 8006322:	e00c      	b.n	800633e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006324:	69bb      	ldr	r3, [r7, #24]
 8006326:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800632a:	2b00      	cmp	r3, #0
 800632c:	d004      	beq.n	8006338 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800632e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006330:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006334:	627b      	str	r3, [r7, #36]	; 0x24
 8006336:	e002      	b.n	800633e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 f969 	bl	8006610 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800633e:	69bb      	ldr	r3, [r7, #24]
 8006340:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d024      	beq.n	8006392 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006350:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006352:	69bb      	ldr	r3, [r7, #24]
 8006354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006358:	2b00      	cmp	r3, #0
 800635a:	d003      	beq.n	8006364 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f000 f943 	bl	80065e8 <HAL_CAN_TxMailbox2CompleteCallback>
 8006362:	e016      	b.n	8006392 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800636a:	2b00      	cmp	r3, #0
 800636c:	d004      	beq.n	8006378 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800636e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006370:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006374:	627b      	str	r3, [r7, #36]	; 0x24
 8006376:	e00c      	b.n	8006392 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d004      	beq.n	800638c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006384:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006388:	627b      	str	r3, [r7, #36]	; 0x24
 800638a:	e002      	b.n	8006392 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f000 f949 	bl	8006624 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8006392:	6a3b      	ldr	r3, [r7, #32]
 8006394:	f003 0308 	and.w	r3, r3, #8
 8006398:	2b00      	cmp	r3, #0
 800639a:	d00c      	beq.n	80063b6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	f003 0310 	and.w	r3, r3, #16
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d007      	beq.n	80063b6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80063a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80063ac:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2210      	movs	r2, #16
 80063b4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80063b6:	6a3b      	ldr	r3, [r7, #32]
 80063b8:	f003 0304 	and.w	r3, r3, #4
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d00b      	beq.n	80063d8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	f003 0308 	and.w	r3, r3, #8
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d006      	beq.n	80063d8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	2208      	movs	r2, #8
 80063d0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 f930 	bl	8006638 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80063d8:	6a3b      	ldr	r3, [r7, #32]
 80063da:	f003 0302 	and.w	r3, r3, #2
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d009      	beq.n	80063f6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	f003 0303 	and.w	r3, r3, #3
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d002      	beq.n	80063f6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f7fa ffcb 	bl	800138c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80063f6:	6a3b      	ldr	r3, [r7, #32]
 80063f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d00c      	beq.n	800641a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	f003 0310 	and.w	r3, r3, #16
 8006406:	2b00      	cmp	r3, #0
 8006408:	d007      	beq.n	800641a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800640a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006410:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2210      	movs	r2, #16
 8006418:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800641a:	6a3b      	ldr	r3, [r7, #32]
 800641c:	f003 0320 	and.w	r3, r3, #32
 8006420:	2b00      	cmp	r3, #0
 8006422:	d00b      	beq.n	800643c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	f003 0308 	and.w	r3, r3, #8
 800642a:	2b00      	cmp	r3, #0
 800642c:	d006      	beq.n	800643c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2208      	movs	r2, #8
 8006434:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 f912 	bl	8006660 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800643c:	6a3b      	ldr	r3, [r7, #32]
 800643e:	f003 0310 	and.w	r3, r3, #16
 8006442:	2b00      	cmp	r3, #0
 8006444:	d009      	beq.n	800645a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	691b      	ldr	r3, [r3, #16]
 800644c:	f003 0303 	and.w	r3, r3, #3
 8006450:	2b00      	cmp	r3, #0
 8006452:	d002      	beq.n	800645a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 f8f9 	bl	800664c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800645a:	6a3b      	ldr	r3, [r7, #32]
 800645c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006460:	2b00      	cmp	r3, #0
 8006462:	d00b      	beq.n	800647c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	f003 0310 	and.w	r3, r3, #16
 800646a:	2b00      	cmp	r3, #0
 800646c:	d006      	beq.n	800647c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2210      	movs	r2, #16
 8006474:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 f8fc 	bl	8006674 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800647c:	6a3b      	ldr	r3, [r7, #32]
 800647e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006482:	2b00      	cmp	r3, #0
 8006484:	d00b      	beq.n	800649e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	f003 0308 	and.w	r3, r3, #8
 800648c:	2b00      	cmp	r3, #0
 800648e:	d006      	beq.n	800649e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2208      	movs	r2, #8
 8006496:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 f8f5 	bl	8006688 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800649e:	6a3b      	ldr	r3, [r7, #32]
 80064a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d07b      	beq.n	80065a0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	f003 0304 	and.w	r3, r3, #4
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d072      	beq.n	8006598 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80064b2:	6a3b      	ldr	r3, [r7, #32]
 80064b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d008      	beq.n	80064ce <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d003      	beq.n	80064ce <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80064c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c8:	f043 0301 	orr.w	r3, r3, #1
 80064cc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80064ce:	6a3b      	ldr	r3, [r7, #32]
 80064d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d008      	beq.n	80064ea <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d003      	beq.n	80064ea <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80064e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e4:	f043 0302 	orr.w	r3, r3, #2
 80064e8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80064ea:	6a3b      	ldr	r3, [r7, #32]
 80064ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d008      	beq.n	8006506 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d003      	beq.n	8006506 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80064fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006500:	f043 0304 	orr.w	r3, r3, #4
 8006504:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006506:	6a3b      	ldr	r3, [r7, #32]
 8006508:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800650c:	2b00      	cmp	r3, #0
 800650e:	d043      	beq.n	8006598 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006516:	2b00      	cmp	r3, #0
 8006518:	d03e      	beq.n	8006598 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006520:	2b60      	cmp	r3, #96	; 0x60
 8006522:	d02b      	beq.n	800657c <HAL_CAN_IRQHandler+0x32a>
 8006524:	2b60      	cmp	r3, #96	; 0x60
 8006526:	d82e      	bhi.n	8006586 <HAL_CAN_IRQHandler+0x334>
 8006528:	2b50      	cmp	r3, #80	; 0x50
 800652a:	d022      	beq.n	8006572 <HAL_CAN_IRQHandler+0x320>
 800652c:	2b50      	cmp	r3, #80	; 0x50
 800652e:	d82a      	bhi.n	8006586 <HAL_CAN_IRQHandler+0x334>
 8006530:	2b40      	cmp	r3, #64	; 0x40
 8006532:	d019      	beq.n	8006568 <HAL_CAN_IRQHandler+0x316>
 8006534:	2b40      	cmp	r3, #64	; 0x40
 8006536:	d826      	bhi.n	8006586 <HAL_CAN_IRQHandler+0x334>
 8006538:	2b30      	cmp	r3, #48	; 0x30
 800653a:	d010      	beq.n	800655e <HAL_CAN_IRQHandler+0x30c>
 800653c:	2b30      	cmp	r3, #48	; 0x30
 800653e:	d822      	bhi.n	8006586 <HAL_CAN_IRQHandler+0x334>
 8006540:	2b10      	cmp	r3, #16
 8006542:	d002      	beq.n	800654a <HAL_CAN_IRQHandler+0x2f8>
 8006544:	2b20      	cmp	r3, #32
 8006546:	d005      	beq.n	8006554 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006548:	e01d      	b.n	8006586 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800654a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800654c:	f043 0308 	orr.w	r3, r3, #8
 8006550:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006552:	e019      	b.n	8006588 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006556:	f043 0310 	orr.w	r3, r3, #16
 800655a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800655c:	e014      	b.n	8006588 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800655e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006560:	f043 0320 	orr.w	r3, r3, #32
 8006564:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006566:	e00f      	b.n	8006588 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800656e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006570:	e00a      	b.n	8006588 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006574:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006578:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800657a:	e005      	b.n	8006588 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006582:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006584:	e000      	b.n	8006588 <HAL_CAN_IRQHandler+0x336>
            break;
 8006586:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	699a      	ldr	r2, [r3, #24]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006596:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	2204      	movs	r2, #4
 800659e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80065a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d008      	beq.n	80065b8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ac:	431a      	orrs	r2, r3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 f872 	bl	800669c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80065b8:	bf00      	nop
 80065ba:	3728      	adds	r7, #40	; 0x28
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80065c8:	bf00      	nop
 80065ca:	370c      	adds	r7, #12
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80065dc:	bf00      	nop
 80065de:	370c      	adds	r7, #12
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr

080065e8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b083      	sub	sp, #12
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80065f0:	bf00      	nop
 80065f2:	370c      	adds	r7, #12
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b083      	sub	sp, #12
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006604:	bf00      	nop
 8006606:	370c      	adds	r7, #12
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr

08006610 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006610:	b480      	push	{r7}
 8006612:	b083      	sub	sp, #12
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006618:	bf00      	nop
 800661a:	370c      	adds	r7, #12
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800662c:	bf00      	nop
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006638:	b480      	push	{r7}
 800663a:	b083      	sub	sp, #12
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006640:	bf00      	nop
 8006642:	370c      	adds	r7, #12
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr

0800664c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800664c:	b480      	push	{r7}
 800664e:	b083      	sub	sp, #12
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006654:	bf00      	nop
 8006656:	370c      	adds	r7, #12
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006668:	bf00      	nop
 800666a:	370c      	adds	r7, #12
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr

08006674 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800667c:	bf00      	nop
 800667e:	370c      	adds	r7, #12
 8006680:	46bd      	mov	sp, r7
 8006682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006686:	4770      	bx	lr

08006688 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006688:	b480      	push	{r7}
 800668a:	b083      	sub	sp, #12
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006690:	bf00      	nop
 8006692:	370c      	adds	r7, #12
 8006694:	46bd      	mov	sp, r7
 8006696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669a:	4770      	bx	lr

0800669c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800669c:	b480      	push	{r7}
 800669e:	b083      	sub	sp, #12
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80066a4:	bf00      	nop
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr

080066b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f003 0307 	and.w	r3, r3, #7
 80066be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80066c0:	4b0c      	ldr	r3, [pc, #48]	; (80066f4 <__NVIC_SetPriorityGrouping+0x44>)
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80066c6:	68ba      	ldr	r2, [r7, #8]
 80066c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80066cc:	4013      	ands	r3, r2
 80066ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80066d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80066dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80066e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80066e2:	4a04      	ldr	r2, [pc, #16]	; (80066f4 <__NVIC_SetPriorityGrouping+0x44>)
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	60d3      	str	r3, [r2, #12]
}
 80066e8:	bf00      	nop
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr
 80066f4:	e000ed00 	.word	0xe000ed00

080066f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80066f8:	b480      	push	{r7}
 80066fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80066fc:	4b04      	ldr	r3, [pc, #16]	; (8006710 <__NVIC_GetPriorityGrouping+0x18>)
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	0a1b      	lsrs	r3, r3, #8
 8006702:	f003 0307 	and.w	r3, r3, #7
}
 8006706:	4618      	mov	r0, r3
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr
 8006710:	e000ed00 	.word	0xe000ed00

08006714 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	4603      	mov	r3, r0
 800671c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800671e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006722:	2b00      	cmp	r3, #0
 8006724:	db0b      	blt.n	800673e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006726:	79fb      	ldrb	r3, [r7, #7]
 8006728:	f003 021f 	and.w	r2, r3, #31
 800672c:	4907      	ldr	r1, [pc, #28]	; (800674c <__NVIC_EnableIRQ+0x38>)
 800672e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006732:	095b      	lsrs	r3, r3, #5
 8006734:	2001      	movs	r0, #1
 8006736:	fa00 f202 	lsl.w	r2, r0, r2
 800673a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800673e:	bf00      	nop
 8006740:	370c      	adds	r7, #12
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	e000e100 	.word	0xe000e100

08006750 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006750:	b480      	push	{r7}
 8006752:	b083      	sub	sp, #12
 8006754:	af00      	add	r7, sp, #0
 8006756:	4603      	mov	r3, r0
 8006758:	6039      	str	r1, [r7, #0]
 800675a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800675c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006760:	2b00      	cmp	r3, #0
 8006762:	db0a      	blt.n	800677a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	b2da      	uxtb	r2, r3
 8006768:	490c      	ldr	r1, [pc, #48]	; (800679c <__NVIC_SetPriority+0x4c>)
 800676a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800676e:	0112      	lsls	r2, r2, #4
 8006770:	b2d2      	uxtb	r2, r2
 8006772:	440b      	add	r3, r1
 8006774:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006778:	e00a      	b.n	8006790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	b2da      	uxtb	r2, r3
 800677e:	4908      	ldr	r1, [pc, #32]	; (80067a0 <__NVIC_SetPriority+0x50>)
 8006780:	79fb      	ldrb	r3, [r7, #7]
 8006782:	f003 030f 	and.w	r3, r3, #15
 8006786:	3b04      	subs	r3, #4
 8006788:	0112      	lsls	r2, r2, #4
 800678a:	b2d2      	uxtb	r2, r2
 800678c:	440b      	add	r3, r1
 800678e:	761a      	strb	r2, [r3, #24]
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr
 800679c:	e000e100 	.word	0xe000e100
 80067a0:	e000ed00 	.word	0xe000ed00

080067a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b089      	sub	sp, #36	; 0x24
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f003 0307 	and.w	r3, r3, #7
 80067b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	f1c3 0307 	rsb	r3, r3, #7
 80067be:	2b04      	cmp	r3, #4
 80067c0:	bf28      	it	cs
 80067c2:	2304      	movcs	r3, #4
 80067c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	3304      	adds	r3, #4
 80067ca:	2b06      	cmp	r3, #6
 80067cc:	d902      	bls.n	80067d4 <NVIC_EncodePriority+0x30>
 80067ce:	69fb      	ldr	r3, [r7, #28]
 80067d0:	3b03      	subs	r3, #3
 80067d2:	e000      	b.n	80067d6 <NVIC_EncodePriority+0x32>
 80067d4:	2300      	movs	r3, #0
 80067d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80067d8:	f04f 32ff 	mov.w	r2, #4294967295
 80067dc:	69bb      	ldr	r3, [r7, #24]
 80067de:	fa02 f303 	lsl.w	r3, r2, r3
 80067e2:	43da      	mvns	r2, r3
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	401a      	ands	r2, r3
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80067ec:	f04f 31ff 	mov.w	r1, #4294967295
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	fa01 f303 	lsl.w	r3, r1, r3
 80067f6:	43d9      	mvns	r1, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80067fc:	4313      	orrs	r3, r2
         );
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3724      	adds	r7, #36	; 0x24
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800680a:	b580      	push	{r7, lr}
 800680c:	b082      	sub	sp, #8
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f7ff ff4c 	bl	80066b0 <__NVIC_SetPriorityGrouping>
}
 8006818:	bf00      	nop
 800681a:	3708      	adds	r7, #8
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}

08006820 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006820:	b580      	push	{r7, lr}
 8006822:	b086      	sub	sp, #24
 8006824:	af00      	add	r7, sp, #0
 8006826:	4603      	mov	r3, r0
 8006828:	60b9      	str	r1, [r7, #8]
 800682a:	607a      	str	r2, [r7, #4]
 800682c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800682e:	2300      	movs	r3, #0
 8006830:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006832:	f7ff ff61 	bl	80066f8 <__NVIC_GetPriorityGrouping>
 8006836:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	68b9      	ldr	r1, [r7, #8]
 800683c:	6978      	ldr	r0, [r7, #20]
 800683e:	f7ff ffb1 	bl	80067a4 <NVIC_EncodePriority>
 8006842:	4602      	mov	r2, r0
 8006844:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006848:	4611      	mov	r1, r2
 800684a:	4618      	mov	r0, r3
 800684c:	f7ff ff80 	bl	8006750 <__NVIC_SetPriority>
}
 8006850:	bf00      	nop
 8006852:	3718      	adds	r7, #24
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
 800685e:	4603      	mov	r3, r0
 8006860:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006866:	4618      	mov	r0, r3
 8006868:	f7ff ff54 	bl	8006714 <__NVIC_EnableIRQ>
}
 800686c:	bf00      	nop
 800686e:	3708      	adds	r7, #8
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b086      	sub	sp, #24
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800687c:	2300      	movs	r3, #0
 800687e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006880:	f7ff f884 	bl	800598c <HAL_GetTick>
 8006884:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d101      	bne.n	8006890 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e099      	b.n	80069c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2202      	movs	r2, #2
 8006894:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f022 0201 	bic.w	r2, r2, #1
 80068ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80068b0:	e00f      	b.n	80068d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80068b2:	f7ff f86b 	bl	800598c <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	2b05      	cmp	r3, #5
 80068be:	d908      	bls.n	80068d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2220      	movs	r2, #32
 80068c4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2203      	movs	r2, #3
 80068ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e078      	b.n	80069c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 0301 	and.w	r3, r3, #1
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1e8      	bne.n	80068b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80068e8:	697a      	ldr	r2, [r7, #20]
 80068ea:	4b38      	ldr	r3, [pc, #224]	; (80069cc <HAL_DMA_Init+0x158>)
 80068ec:	4013      	ands	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	685a      	ldr	r2, [r3, #4]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80068fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800690a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	699b      	ldr	r3, [r3, #24]
 8006910:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006916:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a1b      	ldr	r3, [r3, #32]
 800691c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800691e:	697a      	ldr	r2, [r7, #20]
 8006920:	4313      	orrs	r3, r2
 8006922:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006928:	2b04      	cmp	r3, #4
 800692a:	d107      	bne.n	800693c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006934:	4313      	orrs	r3, r2
 8006936:	697a      	ldr	r2, [r7, #20]
 8006938:	4313      	orrs	r3, r2
 800693a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	f023 0307 	bic.w	r3, r3, #7
 8006952:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006958:	697a      	ldr	r2, [r7, #20]
 800695a:	4313      	orrs	r3, r2
 800695c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006962:	2b04      	cmp	r3, #4
 8006964:	d117      	bne.n	8006996 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800696a:	697a      	ldr	r2, [r7, #20]
 800696c:	4313      	orrs	r3, r2
 800696e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006974:	2b00      	cmp	r3, #0
 8006976:	d00e      	beq.n	8006996 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f000 fb01 	bl	8006f80 <DMA_CheckFifoParam>
 800697e:	4603      	mov	r3, r0
 8006980:	2b00      	cmp	r3, #0
 8006982:	d008      	beq.n	8006996 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2240      	movs	r2, #64	; 0x40
 8006988:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2201      	movs	r2, #1
 800698e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006992:	2301      	movs	r3, #1
 8006994:	e016      	b.n	80069c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	697a      	ldr	r2, [r7, #20]
 800699c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 fab8 	bl	8006f14 <DMA_CalcBaseAndBitshift>
 80069a4:	4603      	mov	r3, r0
 80069a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069ac:	223f      	movs	r2, #63	; 0x3f
 80069ae:	409a      	lsls	r2, r3
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2201      	movs	r2, #1
 80069be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80069c2:	2300      	movs	r3, #0
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3718      	adds	r7, #24
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	f010803f 	.word	0xf010803f

080069d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b086      	sub	sp, #24
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	607a      	str	r2, [r7, #4]
 80069dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069de:	2300      	movs	r3, #0
 80069e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d101      	bne.n	80069f6 <HAL_DMA_Start_IT+0x26>
 80069f2:	2302      	movs	r3, #2
 80069f4:	e040      	b.n	8006a78 <HAL_DMA_Start_IT+0xa8>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2201      	movs	r2, #1
 80069fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d12f      	bne.n	8006a6a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2202      	movs	r2, #2
 8006a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2200      	movs	r2, #0
 8006a16:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	68b9      	ldr	r1, [r7, #8]
 8006a1e:	68f8      	ldr	r0, [r7, #12]
 8006a20:	f000 fa4a 	bl	8006eb8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a28:	223f      	movs	r2, #63	; 0x3f
 8006a2a:	409a      	lsls	r2, r3
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f042 0216 	orr.w	r2, r2, #22
 8006a3e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d007      	beq.n	8006a58 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f042 0208 	orr.w	r2, r2, #8
 8006a56:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f042 0201 	orr.w	r2, r2, #1
 8006a66:	601a      	str	r2, [r3, #0]
 8006a68:	e005      	b.n	8006a76 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006a72:	2302      	movs	r3, #2
 8006a74:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006a76:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3718      	adds	r7, #24
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b084      	sub	sp, #16
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006a8e:	f7fe ff7d 	bl	800598c <HAL_GetTick>
 8006a92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	d008      	beq.n	8006ab2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2280      	movs	r2, #128	; 0x80
 8006aa4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e052      	b.n	8006b58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f022 0216 	bic.w	r2, r2, #22
 8006ac0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	695a      	ldr	r2, [r3, #20]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ad0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d103      	bne.n	8006ae2 <HAL_DMA_Abort+0x62>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d007      	beq.n	8006af2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f022 0208 	bic.w	r2, r2, #8
 8006af0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	681a      	ldr	r2, [r3, #0]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f022 0201 	bic.w	r2, r2, #1
 8006b00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006b02:	e013      	b.n	8006b2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006b04:	f7fe ff42 	bl	800598c <HAL_GetTick>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	1ad3      	subs	r3, r2, r3
 8006b0e:	2b05      	cmp	r3, #5
 8006b10:	d90c      	bls.n	8006b2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2220      	movs	r2, #32
 8006b16:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2203      	movs	r2, #3
 8006b1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2200      	movs	r2, #0
 8006b24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006b28:	2303      	movs	r3, #3
 8006b2a:	e015      	b.n	8006b58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 0301 	and.w	r3, r3, #1
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d1e4      	bne.n	8006b04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b3e:	223f      	movs	r2, #63	; 0x3f
 8006b40:	409a      	lsls	r2, r3
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006b56:	2300      	movs	r3, #0
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3710      	adds	r7, #16
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	2b02      	cmp	r3, #2
 8006b72:	d004      	beq.n	8006b7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2280      	movs	r2, #128	; 0x80
 8006b78:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e00c      	b.n	8006b98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2205      	movs	r2, #5
 8006b82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f022 0201 	bic.w	r2, r2, #1
 8006b94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006b96:	2300      	movs	r3, #0
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	370c      	adds	r7, #12
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b086      	sub	sp, #24
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006bac:	2300      	movs	r3, #0
 8006bae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006bb0:	4b8e      	ldr	r3, [pc, #568]	; (8006dec <HAL_DMA_IRQHandler+0x248>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a8e      	ldr	r2, [pc, #568]	; (8006df0 <HAL_DMA_IRQHandler+0x24c>)
 8006bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006bba:	0a9b      	lsrs	r3, r3, #10
 8006bbc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bc2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bce:	2208      	movs	r2, #8
 8006bd0:	409a      	lsls	r2, r3
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d01a      	beq.n	8006c10 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f003 0304 	and.w	r3, r3, #4
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d013      	beq.n	8006c10 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f022 0204 	bic.w	r2, r2, #4
 8006bf6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bfc:	2208      	movs	r2, #8
 8006bfe:	409a      	lsls	r2, r3
 8006c00:	693b      	ldr	r3, [r7, #16]
 8006c02:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c08:	f043 0201 	orr.w	r2, r3, #1
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c14:	2201      	movs	r2, #1
 8006c16:	409a      	lsls	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	4013      	ands	r3, r2
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d012      	beq.n	8006c46 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00b      	beq.n	8006c46 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c32:	2201      	movs	r2, #1
 8006c34:	409a      	lsls	r2, r3
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c3e:	f043 0202 	orr.w	r2, r3, #2
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c4a:	2204      	movs	r2, #4
 8006c4c:	409a      	lsls	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	4013      	ands	r3, r2
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d012      	beq.n	8006c7c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 0302 	and.w	r3, r3, #2
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d00b      	beq.n	8006c7c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c68:	2204      	movs	r2, #4
 8006c6a:	409a      	lsls	r2, r3
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c74:	f043 0204 	orr.w	r2, r3, #4
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c80:	2210      	movs	r2, #16
 8006c82:	409a      	lsls	r2, r3
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	4013      	ands	r3, r2
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d043      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f003 0308 	and.w	r3, r3, #8
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d03c      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c9e:	2210      	movs	r2, #16
 8006ca0:	409a      	lsls	r2, r3
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d018      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d108      	bne.n	8006cd4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d024      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	4798      	blx	r3
 8006cd2:	e01f      	b.n	8006d14 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d01b      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	4798      	blx	r3
 8006ce4:	e016      	b.n	8006d14 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d107      	bne.n	8006d04 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f022 0208 	bic.w	r2, r2, #8
 8006d02:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d003      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d18:	2220      	movs	r2, #32
 8006d1a:	409a      	lsls	r2, r3
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	4013      	ands	r3, r2
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 808f 	beq.w	8006e44 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0310 	and.w	r3, r3, #16
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	f000 8087 	beq.w	8006e44 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d3a:	2220      	movs	r2, #32
 8006d3c:	409a      	lsls	r2, r3
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b05      	cmp	r3, #5
 8006d4c:	d136      	bne.n	8006dbc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f022 0216 	bic.w	r2, r2, #22
 8006d5c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	695a      	ldr	r2, [r3, #20]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006d6c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d103      	bne.n	8006d7e <HAL_DMA_IRQHandler+0x1da>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d007      	beq.n	8006d8e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f022 0208 	bic.w	r2, r2, #8
 8006d8c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d92:	223f      	movs	r2, #63	; 0x3f
 8006d94:	409a      	lsls	r2, r3
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d07e      	beq.n	8006eb0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	4798      	blx	r3
        }
        return;
 8006dba:	e079      	b.n	8006eb0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d01d      	beq.n	8006e06 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d10d      	bne.n	8006df4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d031      	beq.n	8006e44 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	4798      	blx	r3
 8006de8:	e02c      	b.n	8006e44 <HAL_DMA_IRQHandler+0x2a0>
 8006dea:	bf00      	nop
 8006dec:	20000000 	.word	0x20000000
 8006df0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d023      	beq.n	8006e44 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	4798      	blx	r3
 8006e04:	e01e      	b.n	8006e44 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d10f      	bne.n	8006e34 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f022 0210 	bic.w	r2, r2, #16
 8006e22:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d003      	beq.n	8006e44 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d032      	beq.n	8006eb2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e50:	f003 0301 	and.w	r3, r3, #1
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d022      	beq.n	8006e9e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2205      	movs	r2, #5
 8006e5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f022 0201 	bic.w	r2, r2, #1
 8006e6e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	3301      	adds	r3, #1
 8006e74:	60bb      	str	r3, [r7, #8]
 8006e76:	697a      	ldr	r2, [r7, #20]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d307      	bcc.n	8006e8c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f003 0301 	and.w	r3, r3, #1
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d1f2      	bne.n	8006e70 <HAL_DMA_IRQHandler+0x2cc>
 8006e8a:	e000      	b.n	8006e8e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006e8c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2201      	movs	r2, #1
 8006e92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d005      	beq.n	8006eb2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	4798      	blx	r3
 8006eae:	e000      	b.n	8006eb2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006eb0:	bf00      	nop
    }
  }
}
 8006eb2:	3718      	adds	r7, #24
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}

08006eb8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b085      	sub	sp, #20
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]
 8006ec4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006ed4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	683a      	ldr	r2, [r7, #0]
 8006edc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	2b40      	cmp	r3, #64	; 0x40
 8006ee4:	d108      	bne.n	8006ef8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	68ba      	ldr	r2, [r7, #8]
 8006ef4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006ef6:	e007      	b.n	8006f08 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	68ba      	ldr	r2, [r7, #8]
 8006efe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	60da      	str	r2, [r3, #12]
}
 8006f08:	bf00      	nop
 8006f0a:	3714      	adds	r7, #20
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr

08006f14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b085      	sub	sp, #20
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	3b10      	subs	r3, #16
 8006f24:	4a14      	ldr	r2, [pc, #80]	; (8006f78 <DMA_CalcBaseAndBitshift+0x64>)
 8006f26:	fba2 2303 	umull	r2, r3, r2, r3
 8006f2a:	091b      	lsrs	r3, r3, #4
 8006f2c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006f2e:	4a13      	ldr	r2, [pc, #76]	; (8006f7c <DMA_CalcBaseAndBitshift+0x68>)
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	4413      	add	r3, r2
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	461a      	mov	r2, r3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2b03      	cmp	r3, #3
 8006f40:	d909      	bls.n	8006f56 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006f4a:	f023 0303 	bic.w	r3, r3, #3
 8006f4e:	1d1a      	adds	r2, r3, #4
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	659a      	str	r2, [r3, #88]	; 0x58
 8006f54:	e007      	b.n	8006f66 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006f5e:	f023 0303 	bic.w	r3, r3, #3
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3714      	adds	r7, #20
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr
 8006f76:	bf00      	nop
 8006f78:	aaaaaaab 	.word	0xaaaaaaab
 8006f7c:	0801219c 	.word	0x0801219c

08006f80 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b085      	sub	sp, #20
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f90:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d11f      	bne.n	8006fda <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	2b03      	cmp	r3, #3
 8006f9e:	d856      	bhi.n	800704e <DMA_CheckFifoParam+0xce>
 8006fa0:	a201      	add	r2, pc, #4	; (adr r2, 8006fa8 <DMA_CheckFifoParam+0x28>)
 8006fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fa6:	bf00      	nop
 8006fa8:	08006fb9 	.word	0x08006fb9
 8006fac:	08006fcb 	.word	0x08006fcb
 8006fb0:	08006fb9 	.word	0x08006fb9
 8006fb4:	0800704f 	.word	0x0800704f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fbc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d046      	beq.n	8007052 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006fc8:	e043      	b.n	8007052 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fce:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006fd2:	d140      	bne.n	8007056 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006fd8:	e03d      	b.n	8007056 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	699b      	ldr	r3, [r3, #24]
 8006fde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fe2:	d121      	bne.n	8007028 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	2b03      	cmp	r3, #3
 8006fe8:	d837      	bhi.n	800705a <DMA_CheckFifoParam+0xda>
 8006fea:	a201      	add	r2, pc, #4	; (adr r2, 8006ff0 <DMA_CheckFifoParam+0x70>)
 8006fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ff0:	08007001 	.word	0x08007001
 8006ff4:	08007007 	.word	0x08007007
 8006ff8:	08007001 	.word	0x08007001
 8006ffc:	08007019 	.word	0x08007019
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	73fb      	strb	r3, [r7, #15]
      break;
 8007004:	e030      	b.n	8007068 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800700a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d025      	beq.n	800705e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007016:	e022      	b.n	800705e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800701c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007020:	d11f      	bne.n	8007062 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007026:	e01c      	b.n	8007062 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	2b02      	cmp	r3, #2
 800702c:	d903      	bls.n	8007036 <DMA_CheckFifoParam+0xb6>
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	2b03      	cmp	r3, #3
 8007032:	d003      	beq.n	800703c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007034:	e018      	b.n	8007068 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	73fb      	strb	r3, [r7, #15]
      break;
 800703a:	e015      	b.n	8007068 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007040:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007044:	2b00      	cmp	r3, #0
 8007046:	d00e      	beq.n	8007066 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007048:	2301      	movs	r3, #1
 800704a:	73fb      	strb	r3, [r7, #15]
      break;
 800704c:	e00b      	b.n	8007066 <DMA_CheckFifoParam+0xe6>
      break;
 800704e:	bf00      	nop
 8007050:	e00a      	b.n	8007068 <DMA_CheckFifoParam+0xe8>
      break;
 8007052:	bf00      	nop
 8007054:	e008      	b.n	8007068 <DMA_CheckFifoParam+0xe8>
      break;
 8007056:	bf00      	nop
 8007058:	e006      	b.n	8007068 <DMA_CheckFifoParam+0xe8>
      break;
 800705a:	bf00      	nop
 800705c:	e004      	b.n	8007068 <DMA_CheckFifoParam+0xe8>
      break;
 800705e:	bf00      	nop
 8007060:	e002      	b.n	8007068 <DMA_CheckFifoParam+0xe8>
      break;   
 8007062:	bf00      	nop
 8007064:	e000      	b.n	8007068 <DMA_CheckFifoParam+0xe8>
      break;
 8007066:	bf00      	nop
    }
  } 
  
  return status; 
 8007068:	7bfb      	ldrb	r3, [r7, #15]
}
 800706a:	4618      	mov	r0, r3
 800706c:	3714      	adds	r7, #20
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr
 8007076:	bf00      	nop

08007078 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007078:	b480      	push	{r7}
 800707a:	b089      	sub	sp, #36	; 0x24
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007082:	2300      	movs	r3, #0
 8007084:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007086:	2300      	movs	r3, #0
 8007088:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800708a:	2300      	movs	r3, #0
 800708c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800708e:	2300      	movs	r3, #0
 8007090:	61fb      	str	r3, [r7, #28]
 8007092:	e16b      	b.n	800736c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007094:	2201      	movs	r2, #1
 8007096:	69fb      	ldr	r3, [r7, #28]
 8007098:	fa02 f303 	lsl.w	r3, r2, r3
 800709c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	697a      	ldr	r2, [r7, #20]
 80070a4:	4013      	ands	r3, r2
 80070a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80070a8:	693a      	ldr	r2, [r7, #16]
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	f040 815a 	bne.w	8007366 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	f003 0303 	and.w	r3, r3, #3
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d005      	beq.n	80070ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d130      	bne.n	800712c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	005b      	lsls	r3, r3, #1
 80070d4:	2203      	movs	r2, #3
 80070d6:	fa02 f303 	lsl.w	r3, r2, r3
 80070da:	43db      	mvns	r3, r3
 80070dc:	69ba      	ldr	r2, [r7, #24]
 80070de:	4013      	ands	r3, r2
 80070e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	68da      	ldr	r2, [r3, #12]
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	005b      	lsls	r3, r3, #1
 80070ea:	fa02 f303 	lsl.w	r3, r2, r3
 80070ee:	69ba      	ldr	r2, [r7, #24]
 80070f0:	4313      	orrs	r3, r2
 80070f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	69ba      	ldr	r2, [r7, #24]
 80070f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007100:	2201      	movs	r2, #1
 8007102:	69fb      	ldr	r3, [r7, #28]
 8007104:	fa02 f303 	lsl.w	r3, r2, r3
 8007108:	43db      	mvns	r3, r3
 800710a:	69ba      	ldr	r2, [r7, #24]
 800710c:	4013      	ands	r3, r2
 800710e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	091b      	lsrs	r3, r3, #4
 8007116:	f003 0201 	and.w	r2, r3, #1
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	fa02 f303 	lsl.w	r3, r2, r3
 8007120:	69ba      	ldr	r2, [r7, #24]
 8007122:	4313      	orrs	r3, r2
 8007124:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	69ba      	ldr	r2, [r7, #24]
 800712a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	f003 0303 	and.w	r3, r3, #3
 8007134:	2b03      	cmp	r3, #3
 8007136:	d017      	beq.n	8007168 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	005b      	lsls	r3, r3, #1
 8007142:	2203      	movs	r2, #3
 8007144:	fa02 f303 	lsl.w	r3, r2, r3
 8007148:	43db      	mvns	r3, r3
 800714a:	69ba      	ldr	r2, [r7, #24]
 800714c:	4013      	ands	r3, r2
 800714e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	689a      	ldr	r2, [r3, #8]
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	005b      	lsls	r3, r3, #1
 8007158:	fa02 f303 	lsl.w	r3, r2, r3
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	4313      	orrs	r3, r2
 8007160:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	69ba      	ldr	r2, [r7, #24]
 8007166:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f003 0303 	and.w	r3, r3, #3
 8007170:	2b02      	cmp	r3, #2
 8007172:	d123      	bne.n	80071bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	08da      	lsrs	r2, r3, #3
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	3208      	adds	r2, #8
 800717c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007180:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007182:	69fb      	ldr	r3, [r7, #28]
 8007184:	f003 0307 	and.w	r3, r3, #7
 8007188:	009b      	lsls	r3, r3, #2
 800718a:	220f      	movs	r2, #15
 800718c:	fa02 f303 	lsl.w	r3, r2, r3
 8007190:	43db      	mvns	r3, r3
 8007192:	69ba      	ldr	r2, [r7, #24]
 8007194:	4013      	ands	r3, r2
 8007196:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	691a      	ldr	r2, [r3, #16]
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	f003 0307 	and.w	r3, r3, #7
 80071a2:	009b      	lsls	r3, r3, #2
 80071a4:	fa02 f303 	lsl.w	r3, r2, r3
 80071a8:	69ba      	ldr	r2, [r7, #24]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	08da      	lsrs	r2, r3, #3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	3208      	adds	r2, #8
 80071b6:	69b9      	ldr	r1, [r7, #24]
 80071b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	005b      	lsls	r3, r3, #1
 80071c6:	2203      	movs	r2, #3
 80071c8:	fa02 f303 	lsl.w	r3, r2, r3
 80071cc:	43db      	mvns	r3, r3
 80071ce:	69ba      	ldr	r2, [r7, #24]
 80071d0:	4013      	ands	r3, r2
 80071d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	f003 0203 	and.w	r2, r3, #3
 80071dc:	69fb      	ldr	r3, [r7, #28]
 80071de:	005b      	lsls	r3, r3, #1
 80071e0:	fa02 f303 	lsl.w	r3, r2, r3
 80071e4:	69ba      	ldr	r2, [r7, #24]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	69ba      	ldr	r2, [r7, #24]
 80071ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f000 80b4 	beq.w	8007366 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071fe:	2300      	movs	r3, #0
 8007200:	60fb      	str	r3, [r7, #12]
 8007202:	4b60      	ldr	r3, [pc, #384]	; (8007384 <HAL_GPIO_Init+0x30c>)
 8007204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007206:	4a5f      	ldr	r2, [pc, #380]	; (8007384 <HAL_GPIO_Init+0x30c>)
 8007208:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800720c:	6453      	str	r3, [r2, #68]	; 0x44
 800720e:	4b5d      	ldr	r3, [pc, #372]	; (8007384 <HAL_GPIO_Init+0x30c>)
 8007210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007212:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007216:	60fb      	str	r3, [r7, #12]
 8007218:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800721a:	4a5b      	ldr	r2, [pc, #364]	; (8007388 <HAL_GPIO_Init+0x310>)
 800721c:	69fb      	ldr	r3, [r7, #28]
 800721e:	089b      	lsrs	r3, r3, #2
 8007220:	3302      	adds	r3, #2
 8007222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007226:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	f003 0303 	and.w	r3, r3, #3
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	220f      	movs	r2, #15
 8007232:	fa02 f303 	lsl.w	r3, r2, r3
 8007236:	43db      	mvns	r3, r3
 8007238:	69ba      	ldr	r2, [r7, #24]
 800723a:	4013      	ands	r3, r2
 800723c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4a52      	ldr	r2, [pc, #328]	; (800738c <HAL_GPIO_Init+0x314>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d02b      	beq.n	800729e <HAL_GPIO_Init+0x226>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4a51      	ldr	r2, [pc, #324]	; (8007390 <HAL_GPIO_Init+0x318>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d025      	beq.n	800729a <HAL_GPIO_Init+0x222>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	4a50      	ldr	r2, [pc, #320]	; (8007394 <HAL_GPIO_Init+0x31c>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d01f      	beq.n	8007296 <HAL_GPIO_Init+0x21e>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	4a4f      	ldr	r2, [pc, #316]	; (8007398 <HAL_GPIO_Init+0x320>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d019      	beq.n	8007292 <HAL_GPIO_Init+0x21a>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4a4e      	ldr	r2, [pc, #312]	; (800739c <HAL_GPIO_Init+0x324>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d013      	beq.n	800728e <HAL_GPIO_Init+0x216>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a4d      	ldr	r2, [pc, #308]	; (80073a0 <HAL_GPIO_Init+0x328>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d00d      	beq.n	800728a <HAL_GPIO_Init+0x212>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a4c      	ldr	r2, [pc, #304]	; (80073a4 <HAL_GPIO_Init+0x32c>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d007      	beq.n	8007286 <HAL_GPIO_Init+0x20e>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a4b      	ldr	r2, [pc, #300]	; (80073a8 <HAL_GPIO_Init+0x330>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d101      	bne.n	8007282 <HAL_GPIO_Init+0x20a>
 800727e:	2307      	movs	r3, #7
 8007280:	e00e      	b.n	80072a0 <HAL_GPIO_Init+0x228>
 8007282:	2308      	movs	r3, #8
 8007284:	e00c      	b.n	80072a0 <HAL_GPIO_Init+0x228>
 8007286:	2306      	movs	r3, #6
 8007288:	e00a      	b.n	80072a0 <HAL_GPIO_Init+0x228>
 800728a:	2305      	movs	r3, #5
 800728c:	e008      	b.n	80072a0 <HAL_GPIO_Init+0x228>
 800728e:	2304      	movs	r3, #4
 8007290:	e006      	b.n	80072a0 <HAL_GPIO_Init+0x228>
 8007292:	2303      	movs	r3, #3
 8007294:	e004      	b.n	80072a0 <HAL_GPIO_Init+0x228>
 8007296:	2302      	movs	r3, #2
 8007298:	e002      	b.n	80072a0 <HAL_GPIO_Init+0x228>
 800729a:	2301      	movs	r3, #1
 800729c:	e000      	b.n	80072a0 <HAL_GPIO_Init+0x228>
 800729e:	2300      	movs	r3, #0
 80072a0:	69fa      	ldr	r2, [r7, #28]
 80072a2:	f002 0203 	and.w	r2, r2, #3
 80072a6:	0092      	lsls	r2, r2, #2
 80072a8:	4093      	lsls	r3, r2
 80072aa:	69ba      	ldr	r2, [r7, #24]
 80072ac:	4313      	orrs	r3, r2
 80072ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80072b0:	4935      	ldr	r1, [pc, #212]	; (8007388 <HAL_GPIO_Init+0x310>)
 80072b2:	69fb      	ldr	r3, [r7, #28]
 80072b4:	089b      	lsrs	r3, r3, #2
 80072b6:	3302      	adds	r3, #2
 80072b8:	69ba      	ldr	r2, [r7, #24]
 80072ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80072be:	4b3b      	ldr	r3, [pc, #236]	; (80073ac <HAL_GPIO_Init+0x334>)
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	43db      	mvns	r3, r3
 80072c8:	69ba      	ldr	r2, [r7, #24]
 80072ca:	4013      	ands	r3, r2
 80072cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d003      	beq.n	80072e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80072da:	69ba      	ldr	r2, [r7, #24]
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	4313      	orrs	r3, r2
 80072e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80072e2:	4a32      	ldr	r2, [pc, #200]	; (80073ac <HAL_GPIO_Init+0x334>)
 80072e4:	69bb      	ldr	r3, [r7, #24]
 80072e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80072e8:	4b30      	ldr	r3, [pc, #192]	; (80073ac <HAL_GPIO_Init+0x334>)
 80072ea:	68db      	ldr	r3, [r3, #12]
 80072ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	43db      	mvns	r3, r3
 80072f2:	69ba      	ldr	r2, [r7, #24]
 80072f4:	4013      	ands	r3, r2
 80072f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007300:	2b00      	cmp	r3, #0
 8007302:	d003      	beq.n	800730c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007304:	69ba      	ldr	r2, [r7, #24]
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	4313      	orrs	r3, r2
 800730a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800730c:	4a27      	ldr	r2, [pc, #156]	; (80073ac <HAL_GPIO_Init+0x334>)
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007312:	4b26      	ldr	r3, [pc, #152]	; (80073ac <HAL_GPIO_Init+0x334>)
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	43db      	mvns	r3, r3
 800731c:	69ba      	ldr	r2, [r7, #24]
 800731e:	4013      	ands	r3, r2
 8007320:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800732a:	2b00      	cmp	r3, #0
 800732c:	d003      	beq.n	8007336 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800732e:	69ba      	ldr	r2, [r7, #24]
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	4313      	orrs	r3, r2
 8007334:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007336:	4a1d      	ldr	r2, [pc, #116]	; (80073ac <HAL_GPIO_Init+0x334>)
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800733c:	4b1b      	ldr	r3, [pc, #108]	; (80073ac <HAL_GPIO_Init+0x334>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	43db      	mvns	r3, r3
 8007346:	69ba      	ldr	r2, [r7, #24]
 8007348:	4013      	ands	r3, r2
 800734a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007354:	2b00      	cmp	r3, #0
 8007356:	d003      	beq.n	8007360 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007358:	69ba      	ldr	r2, [r7, #24]
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	4313      	orrs	r3, r2
 800735e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007360:	4a12      	ldr	r2, [pc, #72]	; (80073ac <HAL_GPIO_Init+0x334>)
 8007362:	69bb      	ldr	r3, [r7, #24]
 8007364:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	3301      	adds	r3, #1
 800736a:	61fb      	str	r3, [r7, #28]
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	2b0f      	cmp	r3, #15
 8007370:	f67f ae90 	bls.w	8007094 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007374:	bf00      	nop
 8007376:	bf00      	nop
 8007378:	3724      	adds	r7, #36	; 0x24
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr
 8007382:	bf00      	nop
 8007384:	40023800 	.word	0x40023800
 8007388:	40013800 	.word	0x40013800
 800738c:	40020000 	.word	0x40020000
 8007390:	40020400 	.word	0x40020400
 8007394:	40020800 	.word	0x40020800
 8007398:	40020c00 	.word	0x40020c00
 800739c:	40021000 	.word	0x40021000
 80073a0:	40021400 	.word	0x40021400
 80073a4:	40021800 	.word	0x40021800
 80073a8:	40021c00 	.word	0x40021c00
 80073ac:	40013c00 	.word	0x40013c00

080073b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	460b      	mov	r3, r1
 80073ba:	807b      	strh	r3, [r7, #2]
 80073bc:	4613      	mov	r3, r2
 80073be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80073c0:	787b      	ldrb	r3, [r7, #1]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d003      	beq.n	80073ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80073c6:	887a      	ldrh	r2, [r7, #2]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80073cc:	e003      	b.n	80073d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80073ce:	887b      	ldrh	r3, [r7, #2]
 80073d0:	041a      	lsls	r2, r3, #16
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	619a      	str	r2, [r3, #24]
}
 80073d6:	bf00      	nop
 80073d8:	370c      	adds	r7, #12
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr
	...

080073e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b086      	sub	sp, #24
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d101      	bne.n	80073f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	e267      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f003 0301 	and.w	r3, r3, #1
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d075      	beq.n	80074ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007402:	4b88      	ldr	r3, [pc, #544]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	f003 030c 	and.w	r3, r3, #12
 800740a:	2b04      	cmp	r3, #4
 800740c:	d00c      	beq.n	8007428 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800740e:	4b85      	ldr	r3, [pc, #532]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007410:	689b      	ldr	r3, [r3, #8]
 8007412:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007416:	2b08      	cmp	r3, #8
 8007418:	d112      	bne.n	8007440 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800741a:	4b82      	ldr	r3, [pc, #520]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007422:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007426:	d10b      	bne.n	8007440 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007428:	4b7e      	ldr	r3, [pc, #504]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007430:	2b00      	cmp	r3, #0
 8007432:	d05b      	beq.n	80074ec <HAL_RCC_OscConfig+0x108>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d157      	bne.n	80074ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	e242      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007448:	d106      	bne.n	8007458 <HAL_RCC_OscConfig+0x74>
 800744a:	4b76      	ldr	r3, [pc, #472]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a75      	ldr	r2, [pc, #468]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007450:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007454:	6013      	str	r3, [r2, #0]
 8007456:	e01d      	b.n	8007494 <HAL_RCC_OscConfig+0xb0>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007460:	d10c      	bne.n	800747c <HAL_RCC_OscConfig+0x98>
 8007462:	4b70      	ldr	r3, [pc, #448]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a6f      	ldr	r2, [pc, #444]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007468:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800746c:	6013      	str	r3, [r2, #0]
 800746e:	4b6d      	ldr	r3, [pc, #436]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a6c      	ldr	r2, [pc, #432]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007474:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007478:	6013      	str	r3, [r2, #0]
 800747a:	e00b      	b.n	8007494 <HAL_RCC_OscConfig+0xb0>
 800747c:	4b69      	ldr	r3, [pc, #420]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a68      	ldr	r2, [pc, #416]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007482:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007486:	6013      	str	r3, [r2, #0]
 8007488:	4b66      	ldr	r3, [pc, #408]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a65      	ldr	r2, [pc, #404]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 800748e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007492:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d013      	beq.n	80074c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800749c:	f7fe fa76 	bl	800598c <HAL_GetTick>
 80074a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074a2:	e008      	b.n	80074b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80074a4:	f7fe fa72 	bl	800598c <HAL_GetTick>
 80074a8:	4602      	mov	r2, r0
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	2b64      	cmp	r3, #100	; 0x64
 80074b0:	d901      	bls.n	80074b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80074b2:	2303      	movs	r3, #3
 80074b4:	e207      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074b6:	4b5b      	ldr	r3, [pc, #364]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d0f0      	beq.n	80074a4 <HAL_RCC_OscConfig+0xc0>
 80074c2:	e014      	b.n	80074ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074c4:	f7fe fa62 	bl	800598c <HAL_GetTick>
 80074c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80074ca:	e008      	b.n	80074de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80074cc:	f7fe fa5e 	bl	800598c <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	1ad3      	subs	r3, r2, r3
 80074d6:	2b64      	cmp	r3, #100	; 0x64
 80074d8:	d901      	bls.n	80074de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80074da:	2303      	movs	r3, #3
 80074dc:	e1f3      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80074de:	4b51      	ldr	r3, [pc, #324]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d1f0      	bne.n	80074cc <HAL_RCC_OscConfig+0xe8>
 80074ea:	e000      	b.n	80074ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f003 0302 	and.w	r3, r3, #2
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d063      	beq.n	80075c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80074fa:	4b4a      	ldr	r3, [pc, #296]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	f003 030c 	and.w	r3, r3, #12
 8007502:	2b00      	cmp	r3, #0
 8007504:	d00b      	beq.n	800751e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007506:	4b47      	ldr	r3, [pc, #284]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800750e:	2b08      	cmp	r3, #8
 8007510:	d11c      	bne.n	800754c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007512:	4b44      	ldr	r3, [pc, #272]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d116      	bne.n	800754c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800751e:	4b41      	ldr	r3, [pc, #260]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0302 	and.w	r3, r3, #2
 8007526:	2b00      	cmp	r3, #0
 8007528:	d005      	beq.n	8007536 <HAL_RCC_OscConfig+0x152>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	68db      	ldr	r3, [r3, #12]
 800752e:	2b01      	cmp	r3, #1
 8007530:	d001      	beq.n	8007536 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e1c7      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007536:	4b3b      	ldr	r3, [pc, #236]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	691b      	ldr	r3, [r3, #16]
 8007542:	00db      	lsls	r3, r3, #3
 8007544:	4937      	ldr	r1, [pc, #220]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007546:	4313      	orrs	r3, r2
 8007548:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800754a:	e03a      	b.n	80075c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	68db      	ldr	r3, [r3, #12]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d020      	beq.n	8007596 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007554:	4b34      	ldr	r3, [pc, #208]	; (8007628 <HAL_RCC_OscConfig+0x244>)
 8007556:	2201      	movs	r2, #1
 8007558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800755a:	f7fe fa17 	bl	800598c <HAL_GetTick>
 800755e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007560:	e008      	b.n	8007574 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007562:	f7fe fa13 	bl	800598c <HAL_GetTick>
 8007566:	4602      	mov	r2, r0
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	1ad3      	subs	r3, r2, r3
 800756c:	2b02      	cmp	r3, #2
 800756e:	d901      	bls.n	8007574 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007570:	2303      	movs	r3, #3
 8007572:	e1a8      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007574:	4b2b      	ldr	r3, [pc, #172]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 0302 	and.w	r3, r3, #2
 800757c:	2b00      	cmp	r3, #0
 800757e:	d0f0      	beq.n	8007562 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007580:	4b28      	ldr	r3, [pc, #160]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	691b      	ldr	r3, [r3, #16]
 800758c:	00db      	lsls	r3, r3, #3
 800758e:	4925      	ldr	r1, [pc, #148]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 8007590:	4313      	orrs	r3, r2
 8007592:	600b      	str	r3, [r1, #0]
 8007594:	e015      	b.n	80075c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007596:	4b24      	ldr	r3, [pc, #144]	; (8007628 <HAL_RCC_OscConfig+0x244>)
 8007598:	2200      	movs	r2, #0
 800759a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800759c:	f7fe f9f6 	bl	800598c <HAL_GetTick>
 80075a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075a2:	e008      	b.n	80075b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80075a4:	f7fe f9f2 	bl	800598c <HAL_GetTick>
 80075a8:	4602      	mov	r2, r0
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	1ad3      	subs	r3, r2, r3
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d901      	bls.n	80075b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80075b2:	2303      	movs	r3, #3
 80075b4:	e187      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075b6:	4b1b      	ldr	r3, [pc, #108]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f003 0302 	and.w	r3, r3, #2
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d1f0      	bne.n	80075a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f003 0308 	and.w	r3, r3, #8
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d036      	beq.n	800763c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	695b      	ldr	r3, [r3, #20]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d016      	beq.n	8007604 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80075d6:	4b15      	ldr	r3, [pc, #84]	; (800762c <HAL_RCC_OscConfig+0x248>)
 80075d8:	2201      	movs	r2, #1
 80075da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075dc:	f7fe f9d6 	bl	800598c <HAL_GetTick>
 80075e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075e2:	e008      	b.n	80075f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80075e4:	f7fe f9d2 	bl	800598c <HAL_GetTick>
 80075e8:	4602      	mov	r2, r0
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	1ad3      	subs	r3, r2, r3
 80075ee:	2b02      	cmp	r3, #2
 80075f0:	d901      	bls.n	80075f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80075f2:	2303      	movs	r3, #3
 80075f4:	e167      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075f6:	4b0b      	ldr	r3, [pc, #44]	; (8007624 <HAL_RCC_OscConfig+0x240>)
 80075f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075fa:	f003 0302 	and.w	r3, r3, #2
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d0f0      	beq.n	80075e4 <HAL_RCC_OscConfig+0x200>
 8007602:	e01b      	b.n	800763c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007604:	4b09      	ldr	r3, [pc, #36]	; (800762c <HAL_RCC_OscConfig+0x248>)
 8007606:	2200      	movs	r2, #0
 8007608:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800760a:	f7fe f9bf 	bl	800598c <HAL_GetTick>
 800760e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007610:	e00e      	b.n	8007630 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007612:	f7fe f9bb 	bl	800598c <HAL_GetTick>
 8007616:	4602      	mov	r2, r0
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	1ad3      	subs	r3, r2, r3
 800761c:	2b02      	cmp	r3, #2
 800761e:	d907      	bls.n	8007630 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007620:	2303      	movs	r3, #3
 8007622:	e150      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
 8007624:	40023800 	.word	0x40023800
 8007628:	42470000 	.word	0x42470000
 800762c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007630:	4b88      	ldr	r3, [pc, #544]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 8007632:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007634:	f003 0302 	and.w	r3, r3, #2
 8007638:	2b00      	cmp	r3, #0
 800763a:	d1ea      	bne.n	8007612 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0304 	and.w	r3, r3, #4
 8007644:	2b00      	cmp	r3, #0
 8007646:	f000 8097 	beq.w	8007778 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800764a:	2300      	movs	r3, #0
 800764c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800764e:	4b81      	ldr	r3, [pc, #516]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 8007650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007656:	2b00      	cmp	r3, #0
 8007658:	d10f      	bne.n	800767a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800765a:	2300      	movs	r3, #0
 800765c:	60bb      	str	r3, [r7, #8]
 800765e:	4b7d      	ldr	r3, [pc, #500]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 8007660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007662:	4a7c      	ldr	r2, [pc, #496]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 8007664:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007668:	6413      	str	r3, [r2, #64]	; 0x40
 800766a:	4b7a      	ldr	r3, [pc, #488]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 800766c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800766e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007672:	60bb      	str	r3, [r7, #8]
 8007674:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007676:	2301      	movs	r3, #1
 8007678:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800767a:	4b77      	ldr	r3, [pc, #476]	; (8007858 <HAL_RCC_OscConfig+0x474>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007682:	2b00      	cmp	r3, #0
 8007684:	d118      	bne.n	80076b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007686:	4b74      	ldr	r3, [pc, #464]	; (8007858 <HAL_RCC_OscConfig+0x474>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a73      	ldr	r2, [pc, #460]	; (8007858 <HAL_RCC_OscConfig+0x474>)
 800768c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007690:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007692:	f7fe f97b 	bl	800598c <HAL_GetTick>
 8007696:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007698:	e008      	b.n	80076ac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800769a:	f7fe f977 	bl	800598c <HAL_GetTick>
 800769e:	4602      	mov	r2, r0
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	1ad3      	subs	r3, r2, r3
 80076a4:	2b02      	cmp	r3, #2
 80076a6:	d901      	bls.n	80076ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80076a8:	2303      	movs	r3, #3
 80076aa:	e10c      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076ac:	4b6a      	ldr	r3, [pc, #424]	; (8007858 <HAL_RCC_OscConfig+0x474>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d0f0      	beq.n	800769a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d106      	bne.n	80076ce <HAL_RCC_OscConfig+0x2ea>
 80076c0:	4b64      	ldr	r3, [pc, #400]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 80076c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076c4:	4a63      	ldr	r2, [pc, #396]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 80076c6:	f043 0301 	orr.w	r3, r3, #1
 80076ca:	6713      	str	r3, [r2, #112]	; 0x70
 80076cc:	e01c      	b.n	8007708 <HAL_RCC_OscConfig+0x324>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	2b05      	cmp	r3, #5
 80076d4:	d10c      	bne.n	80076f0 <HAL_RCC_OscConfig+0x30c>
 80076d6:	4b5f      	ldr	r3, [pc, #380]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 80076d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076da:	4a5e      	ldr	r2, [pc, #376]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 80076dc:	f043 0304 	orr.w	r3, r3, #4
 80076e0:	6713      	str	r3, [r2, #112]	; 0x70
 80076e2:	4b5c      	ldr	r3, [pc, #368]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 80076e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076e6:	4a5b      	ldr	r2, [pc, #364]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 80076e8:	f043 0301 	orr.w	r3, r3, #1
 80076ec:	6713      	str	r3, [r2, #112]	; 0x70
 80076ee:	e00b      	b.n	8007708 <HAL_RCC_OscConfig+0x324>
 80076f0:	4b58      	ldr	r3, [pc, #352]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 80076f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076f4:	4a57      	ldr	r2, [pc, #348]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 80076f6:	f023 0301 	bic.w	r3, r3, #1
 80076fa:	6713      	str	r3, [r2, #112]	; 0x70
 80076fc:	4b55      	ldr	r3, [pc, #340]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 80076fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007700:	4a54      	ldr	r2, [pc, #336]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 8007702:	f023 0304 	bic.w	r3, r3, #4
 8007706:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	689b      	ldr	r3, [r3, #8]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d015      	beq.n	800773c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007710:	f7fe f93c 	bl	800598c <HAL_GetTick>
 8007714:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007716:	e00a      	b.n	800772e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007718:	f7fe f938 	bl	800598c <HAL_GetTick>
 800771c:	4602      	mov	r2, r0
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	1ad3      	subs	r3, r2, r3
 8007722:	f241 3288 	movw	r2, #5000	; 0x1388
 8007726:	4293      	cmp	r3, r2
 8007728:	d901      	bls.n	800772e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800772a:	2303      	movs	r3, #3
 800772c:	e0cb      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800772e:	4b49      	ldr	r3, [pc, #292]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 8007730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007732:	f003 0302 	and.w	r3, r3, #2
 8007736:	2b00      	cmp	r3, #0
 8007738:	d0ee      	beq.n	8007718 <HAL_RCC_OscConfig+0x334>
 800773a:	e014      	b.n	8007766 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800773c:	f7fe f926 	bl	800598c <HAL_GetTick>
 8007740:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007742:	e00a      	b.n	800775a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007744:	f7fe f922 	bl	800598c <HAL_GetTick>
 8007748:	4602      	mov	r2, r0
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	1ad3      	subs	r3, r2, r3
 800774e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007752:	4293      	cmp	r3, r2
 8007754:	d901      	bls.n	800775a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007756:	2303      	movs	r3, #3
 8007758:	e0b5      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800775a:	4b3e      	ldr	r3, [pc, #248]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 800775c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800775e:	f003 0302 	and.w	r3, r3, #2
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1ee      	bne.n	8007744 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007766:	7dfb      	ldrb	r3, [r7, #23]
 8007768:	2b01      	cmp	r3, #1
 800776a:	d105      	bne.n	8007778 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800776c:	4b39      	ldr	r3, [pc, #228]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 800776e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007770:	4a38      	ldr	r2, [pc, #224]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 8007772:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007776:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	699b      	ldr	r3, [r3, #24]
 800777c:	2b00      	cmp	r3, #0
 800777e:	f000 80a1 	beq.w	80078c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007782:	4b34      	ldr	r3, [pc, #208]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	f003 030c 	and.w	r3, r3, #12
 800778a:	2b08      	cmp	r3, #8
 800778c:	d05c      	beq.n	8007848 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	699b      	ldr	r3, [r3, #24]
 8007792:	2b02      	cmp	r3, #2
 8007794:	d141      	bne.n	800781a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007796:	4b31      	ldr	r3, [pc, #196]	; (800785c <HAL_RCC_OscConfig+0x478>)
 8007798:	2200      	movs	r2, #0
 800779a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800779c:	f7fe f8f6 	bl	800598c <HAL_GetTick>
 80077a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077a2:	e008      	b.n	80077b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077a4:	f7fe f8f2 	bl	800598c <HAL_GetTick>
 80077a8:	4602      	mov	r2, r0
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	1ad3      	subs	r3, r2, r3
 80077ae:	2b02      	cmp	r3, #2
 80077b0:	d901      	bls.n	80077b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80077b2:	2303      	movs	r3, #3
 80077b4:	e087      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077b6:	4b27      	ldr	r3, [pc, #156]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d1f0      	bne.n	80077a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	69da      	ldr	r2, [r3, #28]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6a1b      	ldr	r3, [r3, #32]
 80077ca:	431a      	orrs	r2, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d0:	019b      	lsls	r3, r3, #6
 80077d2:	431a      	orrs	r2, r3
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077d8:	085b      	lsrs	r3, r3, #1
 80077da:	3b01      	subs	r3, #1
 80077dc:	041b      	lsls	r3, r3, #16
 80077de:	431a      	orrs	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077e4:	061b      	lsls	r3, r3, #24
 80077e6:	491b      	ldr	r1, [pc, #108]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 80077e8:	4313      	orrs	r3, r2
 80077ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80077ec:	4b1b      	ldr	r3, [pc, #108]	; (800785c <HAL_RCC_OscConfig+0x478>)
 80077ee:	2201      	movs	r2, #1
 80077f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077f2:	f7fe f8cb 	bl	800598c <HAL_GetTick>
 80077f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077f8:	e008      	b.n	800780c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077fa:	f7fe f8c7 	bl	800598c <HAL_GetTick>
 80077fe:	4602      	mov	r2, r0
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	1ad3      	subs	r3, r2, r3
 8007804:	2b02      	cmp	r3, #2
 8007806:	d901      	bls.n	800780c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007808:	2303      	movs	r3, #3
 800780a:	e05c      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800780c:	4b11      	ldr	r3, [pc, #68]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007814:	2b00      	cmp	r3, #0
 8007816:	d0f0      	beq.n	80077fa <HAL_RCC_OscConfig+0x416>
 8007818:	e054      	b.n	80078c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800781a:	4b10      	ldr	r3, [pc, #64]	; (800785c <HAL_RCC_OscConfig+0x478>)
 800781c:	2200      	movs	r2, #0
 800781e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007820:	f7fe f8b4 	bl	800598c <HAL_GetTick>
 8007824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007826:	e008      	b.n	800783a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007828:	f7fe f8b0 	bl	800598c <HAL_GetTick>
 800782c:	4602      	mov	r2, r0
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	1ad3      	subs	r3, r2, r3
 8007832:	2b02      	cmp	r3, #2
 8007834:	d901      	bls.n	800783a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007836:	2303      	movs	r3, #3
 8007838:	e045      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800783a:	4b06      	ldr	r3, [pc, #24]	; (8007854 <HAL_RCC_OscConfig+0x470>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007842:	2b00      	cmp	r3, #0
 8007844:	d1f0      	bne.n	8007828 <HAL_RCC_OscConfig+0x444>
 8007846:	e03d      	b.n	80078c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	699b      	ldr	r3, [r3, #24]
 800784c:	2b01      	cmp	r3, #1
 800784e:	d107      	bne.n	8007860 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	e038      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
 8007854:	40023800 	.word	0x40023800
 8007858:	40007000 	.word	0x40007000
 800785c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007860:	4b1b      	ldr	r3, [pc, #108]	; (80078d0 <HAL_RCC_OscConfig+0x4ec>)
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	699b      	ldr	r3, [r3, #24]
 800786a:	2b01      	cmp	r3, #1
 800786c:	d028      	beq.n	80078c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007878:	429a      	cmp	r2, r3
 800787a:	d121      	bne.n	80078c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007886:	429a      	cmp	r2, r3
 8007888:	d11a      	bne.n	80078c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800788a:	68fa      	ldr	r2, [r7, #12]
 800788c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007890:	4013      	ands	r3, r2
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007896:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007898:	4293      	cmp	r3, r2
 800789a:	d111      	bne.n	80078c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078a6:	085b      	lsrs	r3, r3, #1
 80078a8:	3b01      	subs	r3, #1
 80078aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d107      	bne.n	80078c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80078bc:	429a      	cmp	r2, r3
 80078be:	d001      	beq.n	80078c4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e000      	b.n	80078c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80078c4:	2300      	movs	r3, #0
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3718      	adds	r7, #24
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop
 80078d0:	40023800 	.word	0x40023800

080078d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
 80078dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d101      	bne.n	80078e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e0cc      	b.n	8007a82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80078e8:	4b68      	ldr	r3, [pc, #416]	; (8007a8c <HAL_RCC_ClockConfig+0x1b8>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0307 	and.w	r3, r3, #7
 80078f0:	683a      	ldr	r2, [r7, #0]
 80078f2:	429a      	cmp	r2, r3
 80078f4:	d90c      	bls.n	8007910 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078f6:	4b65      	ldr	r3, [pc, #404]	; (8007a8c <HAL_RCC_ClockConfig+0x1b8>)
 80078f8:	683a      	ldr	r2, [r7, #0]
 80078fa:	b2d2      	uxtb	r2, r2
 80078fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078fe:	4b63      	ldr	r3, [pc, #396]	; (8007a8c <HAL_RCC_ClockConfig+0x1b8>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f003 0307 	and.w	r3, r3, #7
 8007906:	683a      	ldr	r2, [r7, #0]
 8007908:	429a      	cmp	r2, r3
 800790a:	d001      	beq.n	8007910 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	e0b8      	b.n	8007a82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f003 0302 	and.w	r3, r3, #2
 8007918:	2b00      	cmp	r3, #0
 800791a:	d020      	beq.n	800795e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f003 0304 	and.w	r3, r3, #4
 8007924:	2b00      	cmp	r3, #0
 8007926:	d005      	beq.n	8007934 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007928:	4b59      	ldr	r3, [pc, #356]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	4a58      	ldr	r2, [pc, #352]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 800792e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007932:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f003 0308 	and.w	r3, r3, #8
 800793c:	2b00      	cmp	r3, #0
 800793e:	d005      	beq.n	800794c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007940:	4b53      	ldr	r3, [pc, #332]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	4a52      	ldr	r2, [pc, #328]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 8007946:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800794a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800794c:	4b50      	ldr	r3, [pc, #320]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	689b      	ldr	r3, [r3, #8]
 8007958:	494d      	ldr	r1, [pc, #308]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 800795a:	4313      	orrs	r3, r2
 800795c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f003 0301 	and.w	r3, r3, #1
 8007966:	2b00      	cmp	r3, #0
 8007968:	d044      	beq.n	80079f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	2b01      	cmp	r3, #1
 8007970:	d107      	bne.n	8007982 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007972:	4b47      	ldr	r3, [pc, #284]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800797a:	2b00      	cmp	r3, #0
 800797c:	d119      	bne.n	80079b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	e07f      	b.n	8007a82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	2b02      	cmp	r3, #2
 8007988:	d003      	beq.n	8007992 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800798e:	2b03      	cmp	r3, #3
 8007990:	d107      	bne.n	80079a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007992:	4b3f      	ldr	r3, [pc, #252]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800799a:	2b00      	cmp	r3, #0
 800799c:	d109      	bne.n	80079b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e06f      	b.n	8007a82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079a2:	4b3b      	ldr	r3, [pc, #236]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 0302 	and.w	r3, r3, #2
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d101      	bne.n	80079b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	e067      	b.n	8007a82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80079b2:	4b37      	ldr	r3, [pc, #220]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	f023 0203 	bic.w	r2, r3, #3
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	4934      	ldr	r1, [pc, #208]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 80079c0:	4313      	orrs	r3, r2
 80079c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80079c4:	f7fd ffe2 	bl	800598c <HAL_GetTick>
 80079c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079ca:	e00a      	b.n	80079e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079cc:	f7fd ffde 	bl	800598c <HAL_GetTick>
 80079d0:	4602      	mov	r2, r0
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	1ad3      	subs	r3, r2, r3
 80079d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80079da:	4293      	cmp	r3, r2
 80079dc:	d901      	bls.n	80079e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80079de:	2303      	movs	r3, #3
 80079e0:	e04f      	b.n	8007a82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079e2:	4b2b      	ldr	r3, [pc, #172]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	f003 020c 	and.w	r2, r3, #12
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d1eb      	bne.n	80079cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80079f4:	4b25      	ldr	r3, [pc, #148]	; (8007a8c <HAL_RCC_ClockConfig+0x1b8>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f003 0307 	and.w	r3, r3, #7
 80079fc:	683a      	ldr	r2, [r7, #0]
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d20c      	bcs.n	8007a1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a02:	4b22      	ldr	r3, [pc, #136]	; (8007a8c <HAL_RCC_ClockConfig+0x1b8>)
 8007a04:	683a      	ldr	r2, [r7, #0]
 8007a06:	b2d2      	uxtb	r2, r2
 8007a08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a0a:	4b20      	ldr	r3, [pc, #128]	; (8007a8c <HAL_RCC_ClockConfig+0x1b8>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f003 0307 	and.w	r3, r3, #7
 8007a12:	683a      	ldr	r2, [r7, #0]
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d001      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e032      	b.n	8007a82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f003 0304 	and.w	r3, r3, #4
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d008      	beq.n	8007a3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a28:	4b19      	ldr	r3, [pc, #100]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	68db      	ldr	r3, [r3, #12]
 8007a34:	4916      	ldr	r1, [pc, #88]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 8007a36:	4313      	orrs	r3, r2
 8007a38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 0308 	and.w	r3, r3, #8
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d009      	beq.n	8007a5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a46:	4b12      	ldr	r3, [pc, #72]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	691b      	ldr	r3, [r3, #16]
 8007a52:	00db      	lsls	r3, r3, #3
 8007a54:	490e      	ldr	r1, [pc, #56]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 8007a56:	4313      	orrs	r3, r2
 8007a58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007a5a:	f000 f821 	bl	8007aa0 <HAL_RCC_GetSysClockFreq>
 8007a5e:	4602      	mov	r2, r0
 8007a60:	4b0b      	ldr	r3, [pc, #44]	; (8007a90 <HAL_RCC_ClockConfig+0x1bc>)
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	091b      	lsrs	r3, r3, #4
 8007a66:	f003 030f 	and.w	r3, r3, #15
 8007a6a:	490a      	ldr	r1, [pc, #40]	; (8007a94 <HAL_RCC_ClockConfig+0x1c0>)
 8007a6c:	5ccb      	ldrb	r3, [r1, r3]
 8007a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8007a72:	4a09      	ldr	r2, [pc, #36]	; (8007a98 <HAL_RCC_ClockConfig+0x1c4>)
 8007a74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007a76:	4b09      	ldr	r3, [pc, #36]	; (8007a9c <HAL_RCC_ClockConfig+0x1c8>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f7fa fd50 	bl	8002520 <HAL_InitTick>

  return HAL_OK;
 8007a80:	2300      	movs	r3, #0
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3710      	adds	r7, #16
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	40023c00 	.word	0x40023c00
 8007a90:	40023800 	.word	0x40023800
 8007a94:	08012184 	.word	0x08012184
 8007a98:	20000000 	.word	0x20000000
 8007a9c:	20000004 	.word	0x20000004

08007aa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007aa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007aa4:	b094      	sub	sp, #80	; 0x50
 8007aa6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	647b      	str	r3, [r7, #68]	; 0x44
 8007aac:	2300      	movs	r3, #0
 8007aae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007ab8:	4b79      	ldr	r3, [pc, #484]	; (8007ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	f003 030c 	and.w	r3, r3, #12
 8007ac0:	2b08      	cmp	r3, #8
 8007ac2:	d00d      	beq.n	8007ae0 <HAL_RCC_GetSysClockFreq+0x40>
 8007ac4:	2b08      	cmp	r3, #8
 8007ac6:	f200 80e1 	bhi.w	8007c8c <HAL_RCC_GetSysClockFreq+0x1ec>
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d002      	beq.n	8007ad4 <HAL_RCC_GetSysClockFreq+0x34>
 8007ace:	2b04      	cmp	r3, #4
 8007ad0:	d003      	beq.n	8007ada <HAL_RCC_GetSysClockFreq+0x3a>
 8007ad2:	e0db      	b.n	8007c8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007ad4:	4b73      	ldr	r3, [pc, #460]	; (8007ca4 <HAL_RCC_GetSysClockFreq+0x204>)
 8007ad6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007ad8:	e0db      	b.n	8007c92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007ada:	4b73      	ldr	r3, [pc, #460]	; (8007ca8 <HAL_RCC_GetSysClockFreq+0x208>)
 8007adc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007ade:	e0d8      	b.n	8007c92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ae0:	4b6f      	ldr	r3, [pc, #444]	; (8007ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ae8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007aea:	4b6d      	ldr	r3, [pc, #436]	; (8007ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d063      	beq.n	8007bbe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007af6:	4b6a      	ldr	r3, [pc, #424]	; (8007ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	099b      	lsrs	r3, r3, #6
 8007afc:	2200      	movs	r2, #0
 8007afe:	63bb      	str	r3, [r7, #56]	; 0x38
 8007b00:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b08:	633b      	str	r3, [r7, #48]	; 0x30
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	637b      	str	r3, [r7, #52]	; 0x34
 8007b0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007b12:	4622      	mov	r2, r4
 8007b14:	462b      	mov	r3, r5
 8007b16:	f04f 0000 	mov.w	r0, #0
 8007b1a:	f04f 0100 	mov.w	r1, #0
 8007b1e:	0159      	lsls	r1, r3, #5
 8007b20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007b24:	0150      	lsls	r0, r2, #5
 8007b26:	4602      	mov	r2, r0
 8007b28:	460b      	mov	r3, r1
 8007b2a:	4621      	mov	r1, r4
 8007b2c:	1a51      	subs	r1, r2, r1
 8007b2e:	6139      	str	r1, [r7, #16]
 8007b30:	4629      	mov	r1, r5
 8007b32:	eb63 0301 	sbc.w	r3, r3, r1
 8007b36:	617b      	str	r3, [r7, #20]
 8007b38:	f04f 0200 	mov.w	r2, #0
 8007b3c:	f04f 0300 	mov.w	r3, #0
 8007b40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007b44:	4659      	mov	r1, fp
 8007b46:	018b      	lsls	r3, r1, #6
 8007b48:	4651      	mov	r1, sl
 8007b4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007b4e:	4651      	mov	r1, sl
 8007b50:	018a      	lsls	r2, r1, #6
 8007b52:	4651      	mov	r1, sl
 8007b54:	ebb2 0801 	subs.w	r8, r2, r1
 8007b58:	4659      	mov	r1, fp
 8007b5a:	eb63 0901 	sbc.w	r9, r3, r1
 8007b5e:	f04f 0200 	mov.w	r2, #0
 8007b62:	f04f 0300 	mov.w	r3, #0
 8007b66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b72:	4690      	mov	r8, r2
 8007b74:	4699      	mov	r9, r3
 8007b76:	4623      	mov	r3, r4
 8007b78:	eb18 0303 	adds.w	r3, r8, r3
 8007b7c:	60bb      	str	r3, [r7, #8]
 8007b7e:	462b      	mov	r3, r5
 8007b80:	eb49 0303 	adc.w	r3, r9, r3
 8007b84:	60fb      	str	r3, [r7, #12]
 8007b86:	f04f 0200 	mov.w	r2, #0
 8007b8a:	f04f 0300 	mov.w	r3, #0
 8007b8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007b92:	4629      	mov	r1, r5
 8007b94:	024b      	lsls	r3, r1, #9
 8007b96:	4621      	mov	r1, r4
 8007b98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007b9c:	4621      	mov	r1, r4
 8007b9e:	024a      	lsls	r2, r1, #9
 8007ba0:	4610      	mov	r0, r2
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007baa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007bac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007bb0:	f7f9 f86a 	bl	8000c88 <__aeabi_uldivmod>
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	460b      	mov	r3, r1
 8007bb8:	4613      	mov	r3, r2
 8007bba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007bbc:	e058      	b.n	8007c70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007bbe:	4b38      	ldr	r3, [pc, #224]	; (8007ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	099b      	lsrs	r3, r3, #6
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	4611      	mov	r1, r2
 8007bca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007bce:	623b      	str	r3, [r7, #32]
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	627b      	str	r3, [r7, #36]	; 0x24
 8007bd4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007bd8:	4642      	mov	r2, r8
 8007bda:	464b      	mov	r3, r9
 8007bdc:	f04f 0000 	mov.w	r0, #0
 8007be0:	f04f 0100 	mov.w	r1, #0
 8007be4:	0159      	lsls	r1, r3, #5
 8007be6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007bea:	0150      	lsls	r0, r2, #5
 8007bec:	4602      	mov	r2, r0
 8007bee:	460b      	mov	r3, r1
 8007bf0:	4641      	mov	r1, r8
 8007bf2:	ebb2 0a01 	subs.w	sl, r2, r1
 8007bf6:	4649      	mov	r1, r9
 8007bf8:	eb63 0b01 	sbc.w	fp, r3, r1
 8007bfc:	f04f 0200 	mov.w	r2, #0
 8007c00:	f04f 0300 	mov.w	r3, #0
 8007c04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007c08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007c0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007c10:	ebb2 040a 	subs.w	r4, r2, sl
 8007c14:	eb63 050b 	sbc.w	r5, r3, fp
 8007c18:	f04f 0200 	mov.w	r2, #0
 8007c1c:	f04f 0300 	mov.w	r3, #0
 8007c20:	00eb      	lsls	r3, r5, #3
 8007c22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c26:	00e2      	lsls	r2, r4, #3
 8007c28:	4614      	mov	r4, r2
 8007c2a:	461d      	mov	r5, r3
 8007c2c:	4643      	mov	r3, r8
 8007c2e:	18e3      	adds	r3, r4, r3
 8007c30:	603b      	str	r3, [r7, #0]
 8007c32:	464b      	mov	r3, r9
 8007c34:	eb45 0303 	adc.w	r3, r5, r3
 8007c38:	607b      	str	r3, [r7, #4]
 8007c3a:	f04f 0200 	mov.w	r2, #0
 8007c3e:	f04f 0300 	mov.w	r3, #0
 8007c42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007c46:	4629      	mov	r1, r5
 8007c48:	028b      	lsls	r3, r1, #10
 8007c4a:	4621      	mov	r1, r4
 8007c4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007c50:	4621      	mov	r1, r4
 8007c52:	028a      	lsls	r2, r1, #10
 8007c54:	4610      	mov	r0, r2
 8007c56:	4619      	mov	r1, r3
 8007c58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	61bb      	str	r3, [r7, #24]
 8007c5e:	61fa      	str	r2, [r7, #28]
 8007c60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c64:	f7f9 f810 	bl	8000c88 <__aeabi_uldivmod>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	4613      	mov	r3, r2
 8007c6e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007c70:	4b0b      	ldr	r3, [pc, #44]	; (8007ca0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	0c1b      	lsrs	r3, r3, #16
 8007c76:	f003 0303 	and.w	r3, r3, #3
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	005b      	lsls	r3, r3, #1
 8007c7e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007c80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007c82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007c8a:	e002      	b.n	8007c92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007c8c:	4b05      	ldr	r3, [pc, #20]	; (8007ca4 <HAL_RCC_GetSysClockFreq+0x204>)
 8007c8e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007c90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007c92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3750      	adds	r7, #80	; 0x50
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c9e:	bf00      	nop
 8007ca0:	40023800 	.word	0x40023800
 8007ca4:	00f42400 	.word	0x00f42400
 8007ca8:	007a1200 	.word	0x007a1200

08007cac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007cac:	b480      	push	{r7}
 8007cae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007cb0:	4b03      	ldr	r3, [pc, #12]	; (8007cc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbc:	4770      	bx	lr
 8007cbe:	bf00      	nop
 8007cc0:	20000000 	.word	0x20000000

08007cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007cc8:	f7ff fff0 	bl	8007cac <HAL_RCC_GetHCLKFreq>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	4b05      	ldr	r3, [pc, #20]	; (8007ce4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007cd0:	689b      	ldr	r3, [r3, #8]
 8007cd2:	0a9b      	lsrs	r3, r3, #10
 8007cd4:	f003 0307 	and.w	r3, r3, #7
 8007cd8:	4903      	ldr	r1, [pc, #12]	; (8007ce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007cda:	5ccb      	ldrb	r3, [r1, r3]
 8007cdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	bd80      	pop	{r7, pc}
 8007ce4:	40023800 	.word	0x40023800
 8007ce8:	08012194 	.word	0x08012194

08007cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007cf0:	f7ff ffdc 	bl	8007cac <HAL_RCC_GetHCLKFreq>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	4b05      	ldr	r3, [pc, #20]	; (8007d0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	0b5b      	lsrs	r3, r3, #13
 8007cfc:	f003 0307 	and.w	r3, r3, #7
 8007d00:	4903      	ldr	r1, [pc, #12]	; (8007d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d02:	5ccb      	ldrb	r3, [r1, r3]
 8007d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	bd80      	pop	{r7, pc}
 8007d0c:	40023800 	.word	0x40023800
 8007d10:	08012194 	.word	0x08012194

08007d14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	220f      	movs	r2, #15
 8007d22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007d24:	4b12      	ldr	r3, [pc, #72]	; (8007d70 <HAL_RCC_GetClockConfig+0x5c>)
 8007d26:	689b      	ldr	r3, [r3, #8]
 8007d28:	f003 0203 	and.w	r2, r3, #3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007d30:	4b0f      	ldr	r3, [pc, #60]	; (8007d70 <HAL_RCC_GetClockConfig+0x5c>)
 8007d32:	689b      	ldr	r3, [r3, #8]
 8007d34:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007d3c:	4b0c      	ldr	r3, [pc, #48]	; (8007d70 <HAL_RCC_GetClockConfig+0x5c>)
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007d48:	4b09      	ldr	r3, [pc, #36]	; (8007d70 <HAL_RCC_GetClockConfig+0x5c>)
 8007d4a:	689b      	ldr	r3, [r3, #8]
 8007d4c:	08db      	lsrs	r3, r3, #3
 8007d4e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007d56:	4b07      	ldr	r3, [pc, #28]	; (8007d74 <HAL_RCC_GetClockConfig+0x60>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f003 0207 	and.w	r2, r3, #7
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	601a      	str	r2, [r3, #0]
}
 8007d62:	bf00      	nop
 8007d64:	370c      	adds	r7, #12
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr
 8007d6e:	bf00      	nop
 8007d70:	40023800 	.word	0x40023800
 8007d74:	40023c00 	.word	0x40023c00

08007d78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b082      	sub	sp, #8
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d101      	bne.n	8007d8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e07b      	b.n	8007e82 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d108      	bne.n	8007da4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d9a:	d009      	beq.n	8007db0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	61da      	str	r2, [r3, #28]
 8007da2:	e005      	b.n	8007db0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2200      	movs	r2, #0
 8007dae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2200      	movs	r2, #0
 8007db4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d106      	bne.n	8007dd0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f7fa fa40 	bl	8002250 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2202      	movs	r2, #2
 8007dd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007de6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007df8:	431a      	orrs	r2, r3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	68db      	ldr	r3, [r3, #12]
 8007dfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e02:	431a      	orrs	r2, r3
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	691b      	ldr	r3, [r3, #16]
 8007e08:	f003 0302 	and.w	r3, r3, #2
 8007e0c:	431a      	orrs	r2, r3
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	695b      	ldr	r3, [r3, #20]
 8007e12:	f003 0301 	and.w	r3, r3, #1
 8007e16:	431a      	orrs	r2, r3
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	699b      	ldr	r3, [r3, #24]
 8007e1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e20:	431a      	orrs	r2, r3
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	69db      	ldr	r3, [r3, #28]
 8007e26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007e2a:	431a      	orrs	r2, r3
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6a1b      	ldr	r3, [r3, #32]
 8007e30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e34:	ea42 0103 	orr.w	r1, r2, r3
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e3c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	430a      	orrs	r2, r1
 8007e46:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	699b      	ldr	r3, [r3, #24]
 8007e4c:	0c1b      	lsrs	r3, r3, #16
 8007e4e:	f003 0104 	and.w	r1, r3, #4
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e56:	f003 0210 	and.w	r2, r3, #16
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	430a      	orrs	r2, r1
 8007e60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	69da      	ldr	r2, [r3, #28]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007e70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007e80:	2300      	movs	r3, #0
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3708      	adds	r7, #8
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}

08007e8a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007e8a:	b580      	push	{r7, lr}
 8007e8c:	b08c      	sub	sp, #48	; 0x30
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	60f8      	str	r0, [r7, #12]
 8007e92:	60b9      	str	r1, [r7, #8]
 8007e94:	607a      	str	r2, [r7, #4]
 8007e96:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d101      	bne.n	8007eb0 <HAL_SPI_TransmitReceive+0x26>
 8007eac:	2302      	movs	r3, #2
 8007eae:	e18a      	b.n	80081c6 <HAL_SPI_TransmitReceive+0x33c>
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007eb8:	f7fd fd68 	bl	800598c <HAL_GetTick>
 8007ebc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ec4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007ece:	887b      	ldrh	r3, [r7, #2]
 8007ed0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007ed2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d00f      	beq.n	8007efa <HAL_SPI_TransmitReceive+0x70>
 8007eda:	69fb      	ldr	r3, [r7, #28]
 8007edc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ee0:	d107      	bne.n	8007ef2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	689b      	ldr	r3, [r3, #8]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d103      	bne.n	8007ef2 <HAL_SPI_TransmitReceive+0x68>
 8007eea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007eee:	2b04      	cmp	r3, #4
 8007ef0:	d003      	beq.n	8007efa <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007ef2:	2302      	movs	r3, #2
 8007ef4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007ef8:	e15b      	b.n	80081b2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d005      	beq.n	8007f0c <HAL_SPI_TransmitReceive+0x82>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d002      	beq.n	8007f0c <HAL_SPI_TransmitReceive+0x82>
 8007f06:	887b      	ldrh	r3, [r7, #2]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d103      	bne.n	8007f14 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007f12:	e14e      	b.n	80081b2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	2b04      	cmp	r3, #4
 8007f1e:	d003      	beq.n	8007f28 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2205      	movs	r2, #5
 8007f24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	687a      	ldr	r2, [r7, #4]
 8007f32:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	887a      	ldrh	r2, [r7, #2]
 8007f38:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	887a      	ldrh	r2, [r7, #2]
 8007f3e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	68ba      	ldr	r2, [r7, #8]
 8007f44:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	887a      	ldrh	r2, [r7, #2]
 8007f4a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	887a      	ldrh	r2, [r7, #2]
 8007f50:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2200      	movs	r2, #0
 8007f56:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f68:	2b40      	cmp	r3, #64	; 0x40
 8007f6a:	d007      	beq.n	8007f7c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	68db      	ldr	r3, [r3, #12]
 8007f80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f84:	d178      	bne.n	8008078 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d002      	beq.n	8007f94 <HAL_SPI_TransmitReceive+0x10a>
 8007f8e:	8b7b      	ldrh	r3, [r7, #26]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d166      	bne.n	8008062 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f98:	881a      	ldrh	r2, [r3, #0]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fa4:	1c9a      	adds	r2, r3, #2
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	3b01      	subs	r3, #1
 8007fb2:	b29a      	uxth	r2, r3
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fb8:	e053      	b.n	8008062 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	f003 0302 	and.w	r3, r3, #2
 8007fc4:	2b02      	cmp	r3, #2
 8007fc6:	d11b      	bne.n	8008000 <HAL_SPI_TransmitReceive+0x176>
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fcc:	b29b      	uxth	r3, r3
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d016      	beq.n	8008000 <HAL_SPI_TransmitReceive+0x176>
 8007fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	d113      	bne.n	8008000 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fdc:	881a      	ldrh	r2, [r3, #0]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fe8:	1c9a      	adds	r2, r3, #2
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ff2:	b29b      	uxth	r3, r3
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	b29a      	uxth	r2, r3
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	f003 0301 	and.w	r3, r3, #1
 800800a:	2b01      	cmp	r3, #1
 800800c:	d119      	bne.n	8008042 <HAL_SPI_TransmitReceive+0x1b8>
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008012:	b29b      	uxth	r3, r3
 8008014:	2b00      	cmp	r3, #0
 8008016:	d014      	beq.n	8008042 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	68da      	ldr	r2, [r3, #12]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008022:	b292      	uxth	r2, r2
 8008024:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800802a:	1c9a      	adds	r2, r3, #2
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008034:	b29b      	uxth	r3, r3
 8008036:	3b01      	subs	r3, #1
 8008038:	b29a      	uxth	r2, r3
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800803e:	2301      	movs	r3, #1
 8008040:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008042:	f7fd fca3 	bl	800598c <HAL_GetTick>
 8008046:	4602      	mov	r2, r0
 8008048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800804a:	1ad3      	subs	r3, r2, r3
 800804c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800804e:	429a      	cmp	r2, r3
 8008050:	d807      	bhi.n	8008062 <HAL_SPI_TransmitReceive+0x1d8>
 8008052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008058:	d003      	beq.n	8008062 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800805a:	2303      	movs	r3, #3
 800805c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008060:	e0a7      	b.n	80081b2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008066:	b29b      	uxth	r3, r3
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1a6      	bne.n	8007fba <HAL_SPI_TransmitReceive+0x130>
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008070:	b29b      	uxth	r3, r3
 8008072:	2b00      	cmp	r3, #0
 8008074:	d1a1      	bne.n	8007fba <HAL_SPI_TransmitReceive+0x130>
 8008076:	e07c      	b.n	8008172 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d002      	beq.n	8008086 <HAL_SPI_TransmitReceive+0x1fc>
 8008080:	8b7b      	ldrh	r3, [r7, #26]
 8008082:	2b01      	cmp	r3, #1
 8008084:	d16b      	bne.n	800815e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	330c      	adds	r3, #12
 8008090:	7812      	ldrb	r2, [r2, #0]
 8008092:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008098:	1c5a      	adds	r2, r3, #1
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	3b01      	subs	r3, #1
 80080a6:	b29a      	uxth	r2, r3
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080ac:	e057      	b.n	800815e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	f003 0302 	and.w	r3, r3, #2
 80080b8:	2b02      	cmp	r3, #2
 80080ba:	d11c      	bne.n	80080f6 <HAL_SPI_TransmitReceive+0x26c>
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d017      	beq.n	80080f6 <HAL_SPI_TransmitReceive+0x26c>
 80080c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d114      	bne.n	80080f6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	330c      	adds	r3, #12
 80080d6:	7812      	ldrb	r2, [r2, #0]
 80080d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080de:	1c5a      	adds	r2, r3, #1
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	3b01      	subs	r3, #1
 80080ec:	b29a      	uxth	r2, r3
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80080f2:	2300      	movs	r3, #0
 80080f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	f003 0301 	and.w	r3, r3, #1
 8008100:	2b01      	cmp	r3, #1
 8008102:	d119      	bne.n	8008138 <HAL_SPI_TransmitReceive+0x2ae>
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008108:	b29b      	uxth	r3, r3
 800810a:	2b00      	cmp	r3, #0
 800810c:	d014      	beq.n	8008138 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68da      	ldr	r2, [r3, #12]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008118:	b2d2      	uxtb	r2, r2
 800811a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008120:	1c5a      	adds	r2, r3, #1
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800812a:	b29b      	uxth	r3, r3
 800812c:	3b01      	subs	r3, #1
 800812e:	b29a      	uxth	r2, r3
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008134:	2301      	movs	r3, #1
 8008136:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008138:	f7fd fc28 	bl	800598c <HAL_GetTick>
 800813c:	4602      	mov	r2, r0
 800813e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008140:	1ad3      	subs	r3, r2, r3
 8008142:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008144:	429a      	cmp	r2, r3
 8008146:	d803      	bhi.n	8008150 <HAL_SPI_TransmitReceive+0x2c6>
 8008148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800814a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800814e:	d102      	bne.n	8008156 <HAL_SPI_TransmitReceive+0x2cc>
 8008150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008152:	2b00      	cmp	r3, #0
 8008154:	d103      	bne.n	800815e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008156:	2303      	movs	r3, #3
 8008158:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800815c:	e029      	b.n	80081b2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008162:	b29b      	uxth	r3, r3
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1a2      	bne.n	80080ae <HAL_SPI_TransmitReceive+0x224>
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800816c:	b29b      	uxth	r3, r3
 800816e:	2b00      	cmp	r3, #0
 8008170:	d19d      	bne.n	80080ae <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008172:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008174:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f000 f9d0 	bl	800851c <SPI_EndRxTxTransaction>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d006      	beq.n	8008190 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008182:	2301      	movs	r3, #1
 8008184:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	2220      	movs	r2, #32
 800818c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800818e:	e010      	b.n	80081b2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d10b      	bne.n	80081b0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008198:	2300      	movs	r3, #0
 800819a:	617b      	str	r3, [r7, #20]
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	68db      	ldr	r3, [r3, #12]
 80081a2:	617b      	str	r3, [r7, #20]
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	617b      	str	r3, [r7, #20]
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	e000      	b.n	80081b2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80081b0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2201      	movs	r2, #1
 80081b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2200      	movs	r2, #0
 80081be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80081c2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3730      	adds	r7, #48	; 0x30
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
	...

080081d0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b088      	sub	sp, #32
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80081e8:	69bb      	ldr	r3, [r7, #24]
 80081ea:	099b      	lsrs	r3, r3, #6
 80081ec:	f003 0301 	and.w	r3, r3, #1
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d10f      	bne.n	8008214 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80081f4:	69bb      	ldr	r3, [r7, #24]
 80081f6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d00a      	beq.n	8008214 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	099b      	lsrs	r3, r3, #6
 8008202:	f003 0301 	and.w	r3, r3, #1
 8008206:	2b00      	cmp	r3, #0
 8008208:	d004      	beq.n	8008214 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	4798      	blx	r3
    return;
 8008212:	e0d7      	b.n	80083c4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008214:	69bb      	ldr	r3, [r7, #24]
 8008216:	085b      	lsrs	r3, r3, #1
 8008218:	f003 0301 	and.w	r3, r3, #1
 800821c:	2b00      	cmp	r3, #0
 800821e:	d00a      	beq.n	8008236 <HAL_SPI_IRQHandler+0x66>
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	09db      	lsrs	r3, r3, #7
 8008224:	f003 0301 	and.w	r3, r3, #1
 8008228:	2b00      	cmp	r3, #0
 800822a:	d004      	beq.n	8008236 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	4798      	blx	r3
    return;
 8008234:	e0c6      	b.n	80083c4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008236:	69bb      	ldr	r3, [r7, #24]
 8008238:	095b      	lsrs	r3, r3, #5
 800823a:	f003 0301 	and.w	r3, r3, #1
 800823e:	2b00      	cmp	r3, #0
 8008240:	d10c      	bne.n	800825c <HAL_SPI_IRQHandler+0x8c>
 8008242:	69bb      	ldr	r3, [r7, #24]
 8008244:	099b      	lsrs	r3, r3, #6
 8008246:	f003 0301 	and.w	r3, r3, #1
 800824a:	2b00      	cmp	r3, #0
 800824c:	d106      	bne.n	800825c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800824e:	69bb      	ldr	r3, [r7, #24]
 8008250:	0a1b      	lsrs	r3, r3, #8
 8008252:	f003 0301 	and.w	r3, r3, #1
 8008256:	2b00      	cmp	r3, #0
 8008258:	f000 80b4 	beq.w	80083c4 <HAL_SPI_IRQHandler+0x1f4>
 800825c:	69fb      	ldr	r3, [r7, #28]
 800825e:	095b      	lsrs	r3, r3, #5
 8008260:	f003 0301 	and.w	r3, r3, #1
 8008264:	2b00      	cmp	r3, #0
 8008266:	f000 80ad 	beq.w	80083c4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800826a:	69bb      	ldr	r3, [r7, #24]
 800826c:	099b      	lsrs	r3, r3, #6
 800826e:	f003 0301 	and.w	r3, r3, #1
 8008272:	2b00      	cmp	r3, #0
 8008274:	d023      	beq.n	80082be <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800827c:	b2db      	uxtb	r3, r3
 800827e:	2b03      	cmp	r3, #3
 8008280:	d011      	beq.n	80082a6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008286:	f043 0204 	orr.w	r2, r3, #4
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800828e:	2300      	movs	r3, #0
 8008290:	617b      	str	r3, [r7, #20]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	617b      	str	r3, [r7, #20]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	617b      	str	r3, [r7, #20]
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	e00b      	b.n	80082be <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80082a6:	2300      	movs	r3, #0
 80082a8:	613b      	str	r3, [r7, #16]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	613b      	str	r3, [r7, #16]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	613b      	str	r3, [r7, #16]
 80082ba:	693b      	ldr	r3, [r7, #16]
        return;
 80082bc:	e082      	b.n	80083c4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80082be:	69bb      	ldr	r3, [r7, #24]
 80082c0:	095b      	lsrs	r3, r3, #5
 80082c2:	f003 0301 	and.w	r3, r3, #1
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d014      	beq.n	80082f4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082ce:	f043 0201 	orr.w	r2, r3, #1
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80082d6:	2300      	movs	r3, #0
 80082d8:	60fb      	str	r3, [r7, #12]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	60fb      	str	r3, [r7, #12]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082f0:	601a      	str	r2, [r3, #0]
 80082f2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	0a1b      	lsrs	r3, r3, #8
 80082f8:	f003 0301 	and.w	r3, r3, #1
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d00c      	beq.n	800831a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008304:	f043 0208 	orr.w	r2, r3, #8
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800830c:	2300      	movs	r3, #0
 800830e:	60bb      	str	r3, [r7, #8]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	689b      	ldr	r3, [r3, #8]
 8008316:	60bb      	str	r3, [r7, #8]
 8008318:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800831e:	2b00      	cmp	r3, #0
 8008320:	d04f      	beq.n	80083c2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	685a      	ldr	r2, [r3, #4]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008330:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2201      	movs	r2, #1
 8008336:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800833a:	69fb      	ldr	r3, [r7, #28]
 800833c:	f003 0302 	and.w	r3, r3, #2
 8008340:	2b00      	cmp	r3, #0
 8008342:	d104      	bne.n	800834e <HAL_SPI_IRQHandler+0x17e>
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	f003 0301 	and.w	r3, r3, #1
 800834a:	2b00      	cmp	r3, #0
 800834c:	d034      	beq.n	80083b8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	685a      	ldr	r2, [r3, #4]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f022 0203 	bic.w	r2, r2, #3
 800835c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008362:	2b00      	cmp	r3, #0
 8008364:	d011      	beq.n	800838a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800836a:	4a18      	ldr	r2, [pc, #96]	; (80083cc <HAL_SPI_IRQHandler+0x1fc>)
 800836c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008372:	4618      	mov	r0, r3
 8008374:	f7fe fbf4 	bl	8006b60 <HAL_DMA_Abort_IT>
 8008378:	4603      	mov	r3, r0
 800837a:	2b00      	cmp	r3, #0
 800837c:	d005      	beq.n	800838a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008382:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800838e:	2b00      	cmp	r3, #0
 8008390:	d016      	beq.n	80083c0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008396:	4a0d      	ldr	r2, [pc, #52]	; (80083cc <HAL_SPI_IRQHandler+0x1fc>)
 8008398:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800839e:	4618      	mov	r0, r3
 80083a0:	f7fe fbde 	bl	8006b60 <HAL_DMA_Abort_IT>
 80083a4:	4603      	mov	r3, r0
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00a      	beq.n	80083c0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80083b6:	e003      	b.n	80083c0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f000 f809 	bl	80083d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80083be:	e000      	b.n	80083c2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80083c0:	bf00      	nop
    return;
 80083c2:	bf00      	nop
  }
}
 80083c4:	3720      	adds	r7, #32
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	080083e5 	.word	0x080083e5

080083d0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b083      	sub	sp, #12
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80083d8:	bf00      	nop
 80083da:	370c      	adds	r7, #12
 80083dc:	46bd      	mov	sp, r7
 80083de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e2:	4770      	bx	lr

080083e4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b084      	sub	sp, #16
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083f0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2200      	movs	r2, #0
 80083f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2200      	movs	r2, #0
 80083fc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80083fe:	68f8      	ldr	r0, [r7, #12]
 8008400:	f7ff ffe6 	bl	80083d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008404:	bf00      	nop
 8008406:	3710      	adds	r7, #16
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b088      	sub	sp, #32
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	603b      	str	r3, [r7, #0]
 8008418:	4613      	mov	r3, r2
 800841a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800841c:	f7fd fab6 	bl	800598c <HAL_GetTick>
 8008420:	4602      	mov	r2, r0
 8008422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008424:	1a9b      	subs	r3, r3, r2
 8008426:	683a      	ldr	r2, [r7, #0]
 8008428:	4413      	add	r3, r2
 800842a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800842c:	f7fd faae 	bl	800598c <HAL_GetTick>
 8008430:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008432:	4b39      	ldr	r3, [pc, #228]	; (8008518 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	015b      	lsls	r3, r3, #5
 8008438:	0d1b      	lsrs	r3, r3, #20
 800843a:	69fa      	ldr	r2, [r7, #28]
 800843c:	fb02 f303 	mul.w	r3, r2, r3
 8008440:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008442:	e054      	b.n	80084ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800844a:	d050      	beq.n	80084ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800844c:	f7fd fa9e 	bl	800598c <HAL_GetTick>
 8008450:	4602      	mov	r2, r0
 8008452:	69bb      	ldr	r3, [r7, #24]
 8008454:	1ad3      	subs	r3, r2, r3
 8008456:	69fa      	ldr	r2, [r7, #28]
 8008458:	429a      	cmp	r2, r3
 800845a:	d902      	bls.n	8008462 <SPI_WaitFlagStateUntilTimeout+0x56>
 800845c:	69fb      	ldr	r3, [r7, #28]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d13d      	bne.n	80084de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	685a      	ldr	r2, [r3, #4]
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008470:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800847a:	d111      	bne.n	80084a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008484:	d004      	beq.n	8008490 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800848e:	d107      	bne.n	80084a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800849e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084a8:	d10f      	bne.n	80084ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80084b8:	601a      	str	r2, [r3, #0]
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	681a      	ldr	r2, [r3, #0]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80084c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2201      	movs	r2, #1
 80084ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2200      	movs	r2, #0
 80084d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80084da:	2303      	movs	r3, #3
 80084dc:	e017      	b.n	800850e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d101      	bne.n	80084e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80084e4:	2300      	movs	r3, #0
 80084e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	3b01      	subs	r3, #1
 80084ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	689a      	ldr	r2, [r3, #8]
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	4013      	ands	r3, r2
 80084f8:	68ba      	ldr	r2, [r7, #8]
 80084fa:	429a      	cmp	r2, r3
 80084fc:	bf0c      	ite	eq
 80084fe:	2301      	moveq	r3, #1
 8008500:	2300      	movne	r3, #0
 8008502:	b2db      	uxtb	r3, r3
 8008504:	461a      	mov	r2, r3
 8008506:	79fb      	ldrb	r3, [r7, #7]
 8008508:	429a      	cmp	r2, r3
 800850a:	d19b      	bne.n	8008444 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800850c:	2300      	movs	r3, #0
}
 800850e:	4618      	mov	r0, r3
 8008510:	3720      	adds	r7, #32
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
 8008516:	bf00      	nop
 8008518:	20000000 	.word	0x20000000

0800851c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b088      	sub	sp, #32
 8008520:	af02      	add	r7, sp, #8
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008528:	4b1b      	ldr	r3, [pc, #108]	; (8008598 <SPI_EndRxTxTransaction+0x7c>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a1b      	ldr	r2, [pc, #108]	; (800859c <SPI_EndRxTxTransaction+0x80>)
 800852e:	fba2 2303 	umull	r2, r3, r2, r3
 8008532:	0d5b      	lsrs	r3, r3, #21
 8008534:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008538:	fb02 f303 	mul.w	r3, r2, r3
 800853c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008546:	d112      	bne.n	800856e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	9300      	str	r3, [sp, #0]
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	2200      	movs	r2, #0
 8008550:	2180      	movs	r1, #128	; 0x80
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	f7ff ff5a 	bl	800840c <SPI_WaitFlagStateUntilTimeout>
 8008558:	4603      	mov	r3, r0
 800855a:	2b00      	cmp	r3, #0
 800855c:	d016      	beq.n	800858c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008562:	f043 0220 	orr.w	r2, r3, #32
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800856a:	2303      	movs	r3, #3
 800856c:	e00f      	b.n	800858e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d00a      	beq.n	800858a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	3b01      	subs	r3, #1
 8008578:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	689b      	ldr	r3, [r3, #8]
 8008580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008584:	2b80      	cmp	r3, #128	; 0x80
 8008586:	d0f2      	beq.n	800856e <SPI_EndRxTxTransaction+0x52>
 8008588:	e000      	b.n	800858c <SPI_EndRxTxTransaction+0x70>
        break;
 800858a:	bf00      	nop
  }

  return HAL_OK;
 800858c:	2300      	movs	r3, #0
}
 800858e:	4618      	mov	r0, r3
 8008590:	3718      	adds	r7, #24
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
 8008596:	bf00      	nop
 8008598:	20000000 	.word	0x20000000
 800859c:	165e9f81 	.word	0x165e9f81

080085a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d101      	bne.n	80085b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80085ae:	2301      	movs	r3, #1
 80085b0:	e041      	b.n	8008636 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d106      	bne.n	80085cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 f839 	bl	800863e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2202      	movs	r2, #2
 80085d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681a      	ldr	r2, [r3, #0]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	3304      	adds	r3, #4
 80085dc:	4619      	mov	r1, r3
 80085de:	4610      	mov	r0, r2
 80085e0:	f000 f9d8 	bl	8008994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2201      	movs	r2, #1
 80085e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2201      	movs	r2, #1
 80085f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2201      	movs	r2, #1
 80085f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2201      	movs	r2, #1
 8008600:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2201      	movs	r2, #1
 8008610:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2201      	movs	r2, #1
 8008618:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2201      	movs	r2, #1
 8008628:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008634:	2300      	movs	r3, #0
}
 8008636:	4618      	mov	r0, r3
 8008638:	3708      	adds	r7, #8
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}

0800863e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800863e:	b480      	push	{r7}
 8008640:	b083      	sub	sp, #12
 8008642:	af00      	add	r7, sp, #0
 8008644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008646:	bf00      	nop
 8008648:	370c      	adds	r7, #12
 800864a:	46bd      	mov	sp, r7
 800864c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008650:	4770      	bx	lr
	...

08008654 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008654:	b480      	push	{r7}
 8008656:	b085      	sub	sp, #20
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008662:	b2db      	uxtb	r3, r3
 8008664:	2b01      	cmp	r3, #1
 8008666:	d001      	beq.n	800866c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008668:	2301      	movs	r3, #1
 800866a:	e04e      	b.n	800870a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2202      	movs	r2, #2
 8008670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	68da      	ldr	r2, [r3, #12]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f042 0201 	orr.w	r2, r2, #1
 8008682:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a23      	ldr	r2, [pc, #140]	; (8008718 <HAL_TIM_Base_Start_IT+0xc4>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d022      	beq.n	80086d4 <HAL_TIM_Base_Start_IT+0x80>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008696:	d01d      	beq.n	80086d4 <HAL_TIM_Base_Start_IT+0x80>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a1f      	ldr	r2, [pc, #124]	; (800871c <HAL_TIM_Base_Start_IT+0xc8>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d018      	beq.n	80086d4 <HAL_TIM_Base_Start_IT+0x80>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4a1e      	ldr	r2, [pc, #120]	; (8008720 <HAL_TIM_Base_Start_IT+0xcc>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d013      	beq.n	80086d4 <HAL_TIM_Base_Start_IT+0x80>
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a1c      	ldr	r2, [pc, #112]	; (8008724 <HAL_TIM_Base_Start_IT+0xd0>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d00e      	beq.n	80086d4 <HAL_TIM_Base_Start_IT+0x80>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4a1b      	ldr	r2, [pc, #108]	; (8008728 <HAL_TIM_Base_Start_IT+0xd4>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d009      	beq.n	80086d4 <HAL_TIM_Base_Start_IT+0x80>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a19      	ldr	r2, [pc, #100]	; (800872c <HAL_TIM_Base_Start_IT+0xd8>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d004      	beq.n	80086d4 <HAL_TIM_Base_Start_IT+0x80>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a18      	ldr	r2, [pc, #96]	; (8008730 <HAL_TIM_Base_Start_IT+0xdc>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d111      	bne.n	80086f8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	f003 0307 	and.w	r3, r3, #7
 80086de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2b06      	cmp	r3, #6
 80086e4:	d010      	beq.n	8008708 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f042 0201 	orr.w	r2, r2, #1
 80086f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086f6:	e007      	b.n	8008708 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f042 0201 	orr.w	r2, r2, #1
 8008706:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008708:	2300      	movs	r3, #0
}
 800870a:	4618      	mov	r0, r3
 800870c:	3714      	adds	r7, #20
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop
 8008718:	40010000 	.word	0x40010000
 800871c:	40000400 	.word	0x40000400
 8008720:	40000800 	.word	0x40000800
 8008724:	40000c00 	.word	0x40000c00
 8008728:	40010400 	.word	0x40010400
 800872c:	40014000 	.word	0x40014000
 8008730:	40001800 	.word	0x40001800

08008734 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b082      	sub	sp, #8
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	f003 0302 	and.w	r3, r3, #2
 8008746:	2b02      	cmp	r3, #2
 8008748:	d122      	bne.n	8008790 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	68db      	ldr	r3, [r3, #12]
 8008750:	f003 0302 	and.w	r3, r3, #2
 8008754:	2b02      	cmp	r3, #2
 8008756:	d11b      	bne.n	8008790 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f06f 0202 	mvn.w	r2, #2
 8008760:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2201      	movs	r2, #1
 8008766:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	699b      	ldr	r3, [r3, #24]
 800876e:	f003 0303 	and.w	r3, r3, #3
 8008772:	2b00      	cmp	r3, #0
 8008774:	d003      	beq.n	800877e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 f8ee 	bl	8008958 <HAL_TIM_IC_CaptureCallback>
 800877c:	e005      	b.n	800878a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f000 f8e0 	bl	8008944 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f000 f8f1 	bl	800896c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2200      	movs	r2, #0
 800878e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	691b      	ldr	r3, [r3, #16]
 8008796:	f003 0304 	and.w	r3, r3, #4
 800879a:	2b04      	cmp	r3, #4
 800879c:	d122      	bne.n	80087e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	68db      	ldr	r3, [r3, #12]
 80087a4:	f003 0304 	and.w	r3, r3, #4
 80087a8:	2b04      	cmp	r3, #4
 80087aa:	d11b      	bne.n	80087e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f06f 0204 	mvn.w	r2, #4
 80087b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2202      	movs	r2, #2
 80087ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	699b      	ldr	r3, [r3, #24]
 80087c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d003      	beq.n	80087d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f000 f8c4 	bl	8008958 <HAL_TIM_IC_CaptureCallback>
 80087d0:	e005      	b.n	80087de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 f8b6 	bl	8008944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f000 f8c7 	bl	800896c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2200      	movs	r2, #0
 80087e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	691b      	ldr	r3, [r3, #16]
 80087ea:	f003 0308 	and.w	r3, r3, #8
 80087ee:	2b08      	cmp	r3, #8
 80087f0:	d122      	bne.n	8008838 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	68db      	ldr	r3, [r3, #12]
 80087f8:	f003 0308 	and.w	r3, r3, #8
 80087fc:	2b08      	cmp	r3, #8
 80087fe:	d11b      	bne.n	8008838 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f06f 0208 	mvn.w	r2, #8
 8008808:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2204      	movs	r2, #4
 800880e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	69db      	ldr	r3, [r3, #28]
 8008816:	f003 0303 	and.w	r3, r3, #3
 800881a:	2b00      	cmp	r3, #0
 800881c:	d003      	beq.n	8008826 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f000 f89a 	bl	8008958 <HAL_TIM_IC_CaptureCallback>
 8008824:	e005      	b.n	8008832 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f000 f88c 	bl	8008944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f000 f89d 	bl	800896c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	691b      	ldr	r3, [r3, #16]
 800883e:	f003 0310 	and.w	r3, r3, #16
 8008842:	2b10      	cmp	r3, #16
 8008844:	d122      	bne.n	800888c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	f003 0310 	and.w	r3, r3, #16
 8008850:	2b10      	cmp	r3, #16
 8008852:	d11b      	bne.n	800888c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f06f 0210 	mvn.w	r2, #16
 800885c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2208      	movs	r2, #8
 8008862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	69db      	ldr	r3, [r3, #28]
 800886a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800886e:	2b00      	cmp	r3, #0
 8008870:	d003      	beq.n	800887a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 f870 	bl	8008958 <HAL_TIM_IC_CaptureCallback>
 8008878:	e005      	b.n	8008886 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 f862 	bl	8008944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f000 f873 	bl	800896c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2200      	movs	r2, #0
 800888a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	691b      	ldr	r3, [r3, #16]
 8008892:	f003 0301 	and.w	r3, r3, #1
 8008896:	2b01      	cmp	r3, #1
 8008898:	d10e      	bne.n	80088b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	68db      	ldr	r3, [r3, #12]
 80088a0:	f003 0301 	and.w	r3, r3, #1
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	d107      	bne.n	80088b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f06f 0201 	mvn.w	r2, #1
 80088b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f7f9 fc40 	bl	8002138 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	691b      	ldr	r3, [r3, #16]
 80088be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088c2:	2b80      	cmp	r3, #128	; 0x80
 80088c4:	d10e      	bne.n	80088e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088d0:	2b80      	cmp	r3, #128	; 0x80
 80088d2:	d107      	bne.n	80088e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80088dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 f902 	bl	8008ae8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	691b      	ldr	r3, [r3, #16]
 80088ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ee:	2b40      	cmp	r3, #64	; 0x40
 80088f0:	d10e      	bne.n	8008910 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	68db      	ldr	r3, [r3, #12]
 80088f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088fc:	2b40      	cmp	r3, #64	; 0x40
 80088fe:	d107      	bne.n	8008910 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f000 f838 	bl	8008980 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	691b      	ldr	r3, [r3, #16]
 8008916:	f003 0320 	and.w	r3, r3, #32
 800891a:	2b20      	cmp	r3, #32
 800891c:	d10e      	bne.n	800893c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	68db      	ldr	r3, [r3, #12]
 8008924:	f003 0320 	and.w	r3, r3, #32
 8008928:	2b20      	cmp	r3, #32
 800892a:	d107      	bne.n	800893c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f06f 0220 	mvn.w	r2, #32
 8008934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f000 f8cc 	bl	8008ad4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800893c:	bf00      	nop
 800893e:	3708      	adds	r7, #8
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}

08008944 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800894c:	bf00      	nop
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008958:	b480      	push	{r7}
 800895a:	b083      	sub	sp, #12
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008960:	bf00      	nop
 8008962:	370c      	adds	r7, #12
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800896c:	b480      	push	{r7}
 800896e:	b083      	sub	sp, #12
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008974:	bf00      	nop
 8008976:	370c      	adds	r7, #12
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr

08008980 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008980:	b480      	push	{r7}
 8008982:	b083      	sub	sp, #12
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008988:	bf00      	nop
 800898a:	370c      	adds	r7, #12
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	4a40      	ldr	r2, [pc, #256]	; (8008aa8 <TIM_Base_SetConfig+0x114>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d013      	beq.n	80089d4 <TIM_Base_SetConfig+0x40>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089b2:	d00f      	beq.n	80089d4 <TIM_Base_SetConfig+0x40>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	4a3d      	ldr	r2, [pc, #244]	; (8008aac <TIM_Base_SetConfig+0x118>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d00b      	beq.n	80089d4 <TIM_Base_SetConfig+0x40>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a3c      	ldr	r2, [pc, #240]	; (8008ab0 <TIM_Base_SetConfig+0x11c>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d007      	beq.n	80089d4 <TIM_Base_SetConfig+0x40>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	4a3b      	ldr	r2, [pc, #236]	; (8008ab4 <TIM_Base_SetConfig+0x120>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d003      	beq.n	80089d4 <TIM_Base_SetConfig+0x40>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	4a3a      	ldr	r2, [pc, #232]	; (8008ab8 <TIM_Base_SetConfig+0x124>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d108      	bne.n	80089e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	4313      	orrs	r3, r2
 80089e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	4a2f      	ldr	r2, [pc, #188]	; (8008aa8 <TIM_Base_SetConfig+0x114>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d02b      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089f4:	d027      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	4a2c      	ldr	r2, [pc, #176]	; (8008aac <TIM_Base_SetConfig+0x118>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d023      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	4a2b      	ldr	r2, [pc, #172]	; (8008ab0 <TIM_Base_SetConfig+0x11c>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d01f      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	4a2a      	ldr	r2, [pc, #168]	; (8008ab4 <TIM_Base_SetConfig+0x120>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d01b      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	4a29      	ldr	r2, [pc, #164]	; (8008ab8 <TIM_Base_SetConfig+0x124>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d017      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	4a28      	ldr	r2, [pc, #160]	; (8008abc <TIM_Base_SetConfig+0x128>)
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d013      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	4a27      	ldr	r2, [pc, #156]	; (8008ac0 <TIM_Base_SetConfig+0x12c>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d00f      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	4a26      	ldr	r2, [pc, #152]	; (8008ac4 <TIM_Base_SetConfig+0x130>)
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d00b      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	4a25      	ldr	r2, [pc, #148]	; (8008ac8 <TIM_Base_SetConfig+0x134>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d007      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4a24      	ldr	r2, [pc, #144]	; (8008acc <TIM_Base_SetConfig+0x138>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d003      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	4a23      	ldr	r2, [pc, #140]	; (8008ad0 <TIM_Base_SetConfig+0x13c>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d108      	bne.n	8008a58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	68db      	ldr	r3, [r3, #12]
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	4313      	orrs	r3, r2
 8008a56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	695b      	ldr	r3, [r3, #20]
 8008a62:	4313      	orrs	r3, r2
 8008a64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	68fa      	ldr	r2, [r7, #12]
 8008a6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	689a      	ldr	r2, [r3, #8]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	4a0a      	ldr	r2, [pc, #40]	; (8008aa8 <TIM_Base_SetConfig+0x114>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d003      	beq.n	8008a8c <TIM_Base_SetConfig+0xf8>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	4a0c      	ldr	r2, [pc, #48]	; (8008ab8 <TIM_Base_SetConfig+0x124>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d103      	bne.n	8008a94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	691a      	ldr	r2, [r3, #16]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2201      	movs	r2, #1
 8008a98:	615a      	str	r2, [r3, #20]
}
 8008a9a:	bf00      	nop
 8008a9c:	3714      	adds	r7, #20
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa4:	4770      	bx	lr
 8008aa6:	bf00      	nop
 8008aa8:	40010000 	.word	0x40010000
 8008aac:	40000400 	.word	0x40000400
 8008ab0:	40000800 	.word	0x40000800
 8008ab4:	40000c00 	.word	0x40000c00
 8008ab8:	40010400 	.word	0x40010400
 8008abc:	40014000 	.word	0x40014000
 8008ac0:	40014400 	.word	0x40014400
 8008ac4:	40014800 	.word	0x40014800
 8008ac8:	40001800 	.word	0x40001800
 8008acc:	40001c00 	.word	0x40001c00
 8008ad0:	40002000 	.word	0x40002000

08008ad4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008adc:	bf00      	nop
 8008ade:	370c      	adds	r7, #12
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr

08008ae8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b083      	sub	sp, #12
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008af0:	bf00      	nop
 8008af2:	370c      	adds	r7, #12
 8008af4:	46bd      	mov	sp, r7
 8008af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afa:	4770      	bx	lr

08008afc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b082      	sub	sp, #8
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d101      	bne.n	8008b0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	e03f      	b.n	8008b8e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d106      	bne.n	8008b28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f7f9 fee2 	bl	80028ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2224      	movs	r2, #36	; 0x24
 8008b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	68da      	ldr	r2, [r3, #12]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 fe35 	bl	80097b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	691a      	ldr	r2, [r3, #16]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	695a      	ldr	r2, [r3, #20]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008b64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	68da      	ldr	r2, [r3, #12]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2220      	movs	r2, #32
 8008b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2220      	movs	r2, #32
 8008b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008b8c:	2300      	movs	r3, #0
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3708      	adds	r7, #8
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}

08008b96 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b96:	b580      	push	{r7, lr}
 8008b98:	b084      	sub	sp, #16
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	60f8      	str	r0, [r7, #12]
 8008b9e:	60b9      	str	r1, [r7, #8]
 8008ba0:	4613      	mov	r3, r2
 8008ba2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	2b20      	cmp	r3, #32
 8008bae:	d11d      	bne.n	8008bec <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d002      	beq.n	8008bbc <HAL_UART_Receive_IT+0x26>
 8008bb6:	88fb      	ldrh	r3, [r7, #6]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d101      	bne.n	8008bc0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	e016      	b.n	8008bee <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bc6:	2b01      	cmp	r3, #1
 8008bc8:	d101      	bne.n	8008bce <HAL_UART_Receive_IT+0x38>
 8008bca:	2302      	movs	r3, #2
 8008bcc:	e00f      	b.n	8008bee <HAL_UART_Receive_IT+0x58>
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	2201      	movs	r2, #1
 8008bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008bdc:	88fb      	ldrh	r3, [r7, #6]
 8008bde:	461a      	mov	r2, r3
 8008be0:	68b9      	ldr	r1, [r7, #8]
 8008be2:	68f8      	ldr	r0, [r7, #12]
 8008be4:	f000 fbe3 	bl	80093ae <UART_Start_Receive_IT>
 8008be8:	4603      	mov	r3, r0
 8008bea:	e000      	b.n	8008bee <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008bec:	2302      	movs	r3, #2
  }
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
	...

08008bf8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b08c      	sub	sp, #48	; 0x30
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	60f8      	str	r0, [r7, #12]
 8008c00:	60b9      	str	r1, [r7, #8]
 8008c02:	4613      	mov	r3, r2
 8008c04:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c0c:	b2db      	uxtb	r3, r3
 8008c0e:	2b20      	cmp	r3, #32
 8008c10:	d165      	bne.n	8008cde <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d002      	beq.n	8008c1e <HAL_UART_Transmit_DMA+0x26>
 8008c18:	88fb      	ldrh	r3, [r7, #6]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d101      	bne.n	8008c22 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e05e      	b.n	8008ce0 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d101      	bne.n	8008c30 <HAL_UART_Transmit_DMA+0x38>
 8008c2c:	2302      	movs	r3, #2
 8008c2e:	e057      	b.n	8008ce0 <HAL_UART_Transmit_DMA+0xe8>
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	2201      	movs	r2, #1
 8008c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008c38:	68ba      	ldr	r2, [r7, #8]
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	88fa      	ldrh	r2, [r7, #6]
 8008c42:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	88fa      	ldrh	r2, [r7, #6]
 8008c48:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2221      	movs	r2, #33	; 0x21
 8008c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c5c:	4a22      	ldr	r2, [pc, #136]	; (8008ce8 <HAL_UART_Transmit_DMA+0xf0>)
 8008c5e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c64:	4a21      	ldr	r2, [pc, #132]	; (8008cec <HAL_UART_Transmit_DMA+0xf4>)
 8008c66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c6c:	4a20      	ldr	r2, [pc, #128]	; (8008cf0 <HAL_UART_Transmit_DMA+0xf8>)
 8008c6e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c74:	2200      	movs	r2, #0
 8008c76:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008c78:	f107 0308 	add.w	r3, r7, #8
 8008c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c84:	6819      	ldr	r1, [r3, #0]
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	3304      	adds	r3, #4
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	88fb      	ldrh	r3, [r7, #6]
 8008c90:	f7fd fe9e 	bl	80069d0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c9c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	3314      	adds	r3, #20
 8008cac:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cae:	69bb      	ldr	r3, [r7, #24]
 8008cb0:	e853 3f00 	ldrex	r3, [r3]
 8008cb4:	617b      	str	r3, [r7, #20]
   return(result);
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	3314      	adds	r3, #20
 8008cc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008cc6:	627a      	str	r2, [r7, #36]	; 0x24
 8008cc8:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cca:	6a39      	ldr	r1, [r7, #32]
 8008ccc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cce:	e841 2300 	strex	r3, r2, [r1]
 8008cd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8008cd4:	69fb      	ldr	r3, [r7, #28]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d1e5      	bne.n	8008ca6 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	e000      	b.n	8008ce0 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8008cde:	2302      	movs	r3, #2
  }
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3730      	adds	r7, #48	; 0x30
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}
 8008ce8:	08009265 	.word	0x08009265
 8008cec:	080092ff 	.word	0x080092ff
 8008cf0:	0800931b 	.word	0x0800931b

08008cf4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b0ba      	sub	sp, #232	; 0xe8
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	695b      	ldr	r3, [r3, #20]
 8008d16:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008d20:	2300      	movs	r3, #0
 8008d22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008d26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d2a:	f003 030f 	and.w	r3, r3, #15
 8008d2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008d32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d10f      	bne.n	8008d5a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d3e:	f003 0320 	and.w	r3, r3, #32
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d009      	beq.n	8008d5a <HAL_UART_IRQHandler+0x66>
 8008d46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d4a:	f003 0320 	and.w	r3, r3, #32
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d003      	beq.n	8008d5a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 fc70 	bl	8009638 <UART_Receive_IT>
      return;
 8008d58:	e256      	b.n	8009208 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008d5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	f000 80de 	beq.w	8008f20 <HAL_UART_IRQHandler+0x22c>
 8008d64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008d68:	f003 0301 	and.w	r3, r3, #1
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d106      	bne.n	8008d7e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d74:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	f000 80d1 	beq.w	8008f20 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d82:	f003 0301 	and.w	r3, r3, #1
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d00b      	beq.n	8008da2 <HAL_UART_IRQHandler+0xae>
 8008d8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d005      	beq.n	8008da2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d9a:	f043 0201 	orr.w	r2, r3, #1
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008da6:	f003 0304 	and.w	r3, r3, #4
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d00b      	beq.n	8008dc6 <HAL_UART_IRQHandler+0xd2>
 8008dae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008db2:	f003 0301 	and.w	r3, r3, #1
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d005      	beq.n	8008dc6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dbe:	f043 0202 	orr.w	r2, r3, #2
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008dca:	f003 0302 	and.w	r3, r3, #2
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d00b      	beq.n	8008dea <HAL_UART_IRQHandler+0xf6>
 8008dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008dd6:	f003 0301 	and.w	r3, r3, #1
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d005      	beq.n	8008dea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008de2:	f043 0204 	orr.w	r2, r3, #4
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008dee:	f003 0308 	and.w	r3, r3, #8
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d011      	beq.n	8008e1a <HAL_UART_IRQHandler+0x126>
 8008df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008dfa:	f003 0320 	and.w	r3, r3, #32
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d105      	bne.n	8008e0e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008e02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e06:	f003 0301 	and.w	r3, r3, #1
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d005      	beq.n	8008e1a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e12:	f043 0208 	orr.w	r2, r3, #8
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	f000 81ed 	beq.w	80091fe <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e28:	f003 0320 	and.w	r3, r3, #32
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d008      	beq.n	8008e42 <HAL_UART_IRQHandler+0x14e>
 8008e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e34:	f003 0320 	and.w	r3, r3, #32
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d002      	beq.n	8008e42 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f000 fbfb 	bl	8009638 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	695b      	ldr	r3, [r3, #20]
 8008e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e4c:	2b40      	cmp	r3, #64	; 0x40
 8008e4e:	bf0c      	ite	eq
 8008e50:	2301      	moveq	r3, #1
 8008e52:	2300      	movne	r3, #0
 8008e54:	b2db      	uxtb	r3, r3
 8008e56:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e5e:	f003 0308 	and.w	r3, r3, #8
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d103      	bne.n	8008e6e <HAL_UART_IRQHandler+0x17a>
 8008e66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d04f      	beq.n	8008f0e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 fb03 	bl	800947a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	695b      	ldr	r3, [r3, #20]
 8008e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e7e:	2b40      	cmp	r3, #64	; 0x40
 8008e80:	d141      	bne.n	8008f06 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	3314      	adds	r3, #20
 8008e88:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008e90:	e853 3f00 	ldrex	r3, [r3]
 8008e94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008e98:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008e9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ea0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	3314      	adds	r3, #20
 8008eaa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008eae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008eb2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008eba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008ebe:	e841 2300 	strex	r3, r2, [r1]
 8008ec2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008ec6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d1d9      	bne.n	8008e82 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d013      	beq.n	8008efe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eda:	4a7d      	ldr	r2, [pc, #500]	; (80090d0 <HAL_UART_IRQHandler+0x3dc>)
 8008edc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f7fd fe3c 	bl	8006b60 <HAL_DMA_Abort_IT>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d016      	beq.n	8008f1c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ef2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ef4:	687a      	ldr	r2, [r7, #4]
 8008ef6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008ef8:	4610      	mov	r0, r2
 8008efa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008efc:	e00e      	b.n	8008f1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f000 f99a 	bl	8009238 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f04:	e00a      	b.n	8008f1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f000 f996 	bl	8009238 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f0c:	e006      	b.n	8008f1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f000 f992 	bl	8009238 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008f1a:	e170      	b.n	80091fe <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f1c:	bf00      	nop
    return;
 8008f1e:	e16e      	b.n	80091fe <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	f040 814a 	bne.w	80091be <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f2e:	f003 0310 	and.w	r3, r3, #16
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	f000 8143 	beq.w	80091be <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f3c:	f003 0310 	and.w	r3, r3, #16
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	f000 813c 	beq.w	80091be <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f46:	2300      	movs	r3, #0
 8008f48:	60bb      	str	r3, [r7, #8]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	60bb      	str	r3, [r7, #8]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	60bb      	str	r3, [r7, #8]
 8008f5a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	695b      	ldr	r3, [r3, #20]
 8008f62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f66:	2b40      	cmp	r3, #64	; 0x40
 8008f68:	f040 80b4 	bne.w	80090d4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008f78:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	f000 8140 	beq.w	8009202 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008f86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	f080 8139 	bcs.w	8009202 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008f96:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f9c:	69db      	ldr	r3, [r3, #28]
 8008f9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008fa2:	f000 8088 	beq.w	80090b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	330c      	adds	r3, #12
 8008fac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008fb4:	e853 3f00 	ldrex	r3, [r3]
 8008fb8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008fbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008fc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fc4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	330c      	adds	r3, #12
 8008fce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008fd2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008fd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fda:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008fde:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008fe2:	e841 2300 	strex	r3, r2, [r1]
 8008fe6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008fea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d1d9      	bne.n	8008fa6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	3314      	adds	r3, #20
 8008ff8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ffa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ffc:	e853 3f00 	ldrex	r3, [r3]
 8009000:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009002:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009004:	f023 0301 	bic.w	r3, r3, #1
 8009008:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	3314      	adds	r3, #20
 8009012:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009016:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800901a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800901c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800901e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009022:	e841 2300 	strex	r3, r2, [r1]
 8009026:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009028:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800902a:	2b00      	cmp	r3, #0
 800902c:	d1e1      	bne.n	8008ff2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	3314      	adds	r3, #20
 8009034:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009036:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009038:	e853 3f00 	ldrex	r3, [r3]
 800903c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800903e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009040:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009044:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	3314      	adds	r3, #20
 800904e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009052:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009054:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009056:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009058:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800905a:	e841 2300 	strex	r3, r2, [r1]
 800905e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009060:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009062:	2b00      	cmp	r3, #0
 8009064:	d1e3      	bne.n	800902e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2220      	movs	r2, #32
 800906a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2200      	movs	r2, #0
 8009072:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	330c      	adds	r3, #12
 800907a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800907e:	e853 3f00 	ldrex	r3, [r3]
 8009082:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009084:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009086:	f023 0310 	bic.w	r3, r3, #16
 800908a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	330c      	adds	r3, #12
 8009094:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009098:	65ba      	str	r2, [r7, #88]	; 0x58
 800909a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800909c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800909e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80090a0:	e841 2300 	strex	r3, r2, [r1]
 80090a4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80090a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d1e3      	bne.n	8009074 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090b0:	4618      	mov	r0, r3
 80090b2:	f7fd fce5 	bl	8006a80 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80090be:	b29b      	uxth	r3, r3
 80090c0:	1ad3      	subs	r3, r2, r3
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	4619      	mov	r1, r3
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f000 f8c0 	bl	800924c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80090cc:	e099      	b.n	8009202 <HAL_UART_IRQHandler+0x50e>
 80090ce:	bf00      	nop
 80090d0:	08009541 	.word	0x08009541
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80090dc:	b29b      	uxth	r3, r3
 80090de:	1ad3      	subs	r3, r2, r3
 80090e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80090e8:	b29b      	uxth	r3, r3
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	f000 808b 	beq.w	8009206 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80090f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	f000 8086 	beq.w	8009206 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	330c      	adds	r3, #12
 8009100:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009104:	e853 3f00 	ldrex	r3, [r3]
 8009108:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800910a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800910c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009110:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	330c      	adds	r3, #12
 800911a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800911e:	647a      	str	r2, [r7, #68]	; 0x44
 8009120:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009122:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009124:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009126:	e841 2300 	strex	r3, r2, [r1]
 800912a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800912c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800912e:	2b00      	cmp	r3, #0
 8009130:	d1e3      	bne.n	80090fa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	3314      	adds	r3, #20
 8009138:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800913c:	e853 3f00 	ldrex	r3, [r3]
 8009140:	623b      	str	r3, [r7, #32]
   return(result);
 8009142:	6a3b      	ldr	r3, [r7, #32]
 8009144:	f023 0301 	bic.w	r3, r3, #1
 8009148:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	3314      	adds	r3, #20
 8009152:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009156:	633a      	str	r2, [r7, #48]	; 0x30
 8009158:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800915a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800915c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800915e:	e841 2300 	strex	r3, r2, [r1]
 8009162:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009166:	2b00      	cmp	r3, #0
 8009168:	d1e3      	bne.n	8009132 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2220      	movs	r2, #32
 800916e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2200      	movs	r2, #0
 8009176:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	330c      	adds	r3, #12
 800917e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	e853 3f00 	ldrex	r3, [r3]
 8009186:	60fb      	str	r3, [r7, #12]
   return(result);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f023 0310 	bic.w	r3, r3, #16
 800918e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	330c      	adds	r3, #12
 8009198:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800919c:	61fa      	str	r2, [r7, #28]
 800919e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a0:	69b9      	ldr	r1, [r7, #24]
 80091a2:	69fa      	ldr	r2, [r7, #28]
 80091a4:	e841 2300 	strex	r3, r2, [r1]
 80091a8:	617b      	str	r3, [r7, #20]
   return(result);
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d1e3      	bne.n	8009178 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80091b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80091b4:	4619      	mov	r1, r3
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f000 f848 	bl	800924c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80091bc:	e023      	b.n	8009206 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80091be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d009      	beq.n	80091de <HAL_UART_IRQHandler+0x4ea>
 80091ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d003      	beq.n	80091de <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 f9c6 	bl	8009568 <UART_Transmit_IT>
    return;
 80091dc:	e014      	b.n	8009208 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80091de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d00e      	beq.n	8009208 <HAL_UART_IRQHandler+0x514>
 80091ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d008      	beq.n	8009208 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 fa06 	bl	8009608 <UART_EndTransmit_IT>
    return;
 80091fc:	e004      	b.n	8009208 <HAL_UART_IRQHandler+0x514>
    return;
 80091fe:	bf00      	nop
 8009200:	e002      	b.n	8009208 <HAL_UART_IRQHandler+0x514>
      return;
 8009202:	bf00      	nop
 8009204:	e000      	b.n	8009208 <HAL_UART_IRQHandler+0x514>
      return;
 8009206:	bf00      	nop
  }
}
 8009208:	37e8      	adds	r7, #232	; 0xe8
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}
 800920e:	bf00      	nop

08009210 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009218:	bf00      	nop
 800921a:	370c      	adds	r7, #12
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr

08009224 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009224:	b480      	push	{r7}
 8009226:	b083      	sub	sp, #12
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800922c:	bf00      	nop
 800922e:	370c      	adds	r7, #12
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr

08009238 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009238:	b480      	push	{r7}
 800923a:	b083      	sub	sp, #12
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009240:	bf00      	nop
 8009242:	370c      	adds	r7, #12
 8009244:	46bd      	mov	sp, r7
 8009246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924a:	4770      	bx	lr

0800924c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800924c:	b480      	push	{r7}
 800924e:	b083      	sub	sp, #12
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	460b      	mov	r3, r1
 8009256:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009258:	bf00      	nop
 800925a:	370c      	adds	r7, #12
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr

08009264 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b090      	sub	sp, #64	; 0x40
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009270:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800927c:	2b00      	cmp	r3, #0
 800927e:	d137      	bne.n	80092f0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009282:	2200      	movs	r2, #0
 8009284:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009286:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	3314      	adds	r3, #20
 800928c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800928e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009290:	e853 3f00 	ldrex	r3, [r3]
 8009294:	623b      	str	r3, [r7, #32]
   return(result);
 8009296:	6a3b      	ldr	r3, [r7, #32]
 8009298:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800929c:	63bb      	str	r3, [r7, #56]	; 0x38
 800929e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	3314      	adds	r3, #20
 80092a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80092a6:	633a      	str	r2, [r7, #48]	; 0x30
 80092a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80092ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092ae:	e841 2300 	strex	r3, r2, [r1]
 80092b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80092b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d1e5      	bne.n	8009286 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80092ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	330c      	adds	r3, #12
 80092c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	e853 3f00 	ldrex	r3, [r3]
 80092c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092d0:	637b      	str	r3, [r7, #52]	; 0x34
 80092d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	330c      	adds	r3, #12
 80092d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80092da:	61fa      	str	r2, [r7, #28]
 80092dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092de:	69b9      	ldr	r1, [r7, #24]
 80092e0:	69fa      	ldr	r2, [r7, #28]
 80092e2:	e841 2300 	strex	r3, r2, [r1]
 80092e6:	617b      	str	r3, [r7, #20]
   return(result);
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d1e5      	bne.n	80092ba <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80092ee:	e002      	b.n	80092f6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80092f0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80092f2:	f7ff ff8d 	bl	8009210 <HAL_UART_TxCpltCallback>
}
 80092f6:	bf00      	nop
 80092f8:	3740      	adds	r7, #64	; 0x40
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd80      	pop	{r7, pc}

080092fe <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80092fe:	b580      	push	{r7, lr}
 8009300:	b084      	sub	sp, #16
 8009302:	af00      	add	r7, sp, #0
 8009304:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800930a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	f7ff ff89 	bl	8009224 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009312:	bf00      	nop
 8009314:	3710      	adds	r7, #16
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}

0800931a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800931a:	b580      	push	{r7, lr}
 800931c:	b084      	sub	sp, #16
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009322:	2300      	movs	r3, #0
 8009324:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800932a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	695b      	ldr	r3, [r3, #20]
 8009332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009336:	2b80      	cmp	r3, #128	; 0x80
 8009338:	bf0c      	ite	eq
 800933a:	2301      	moveq	r3, #1
 800933c:	2300      	movne	r3, #0
 800933e:	b2db      	uxtb	r3, r3
 8009340:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009348:	b2db      	uxtb	r3, r3
 800934a:	2b21      	cmp	r3, #33	; 0x21
 800934c:	d108      	bne.n	8009360 <UART_DMAError+0x46>
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d005      	beq.n	8009360 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	2200      	movs	r2, #0
 8009358:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800935a:	68b8      	ldr	r0, [r7, #8]
 800935c:	f000 f865 	bl	800942a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	695b      	ldr	r3, [r3, #20]
 8009366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800936a:	2b40      	cmp	r3, #64	; 0x40
 800936c:	bf0c      	ite	eq
 800936e:	2301      	moveq	r3, #1
 8009370:	2300      	movne	r3, #0
 8009372:	b2db      	uxtb	r3, r3
 8009374:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800937c:	b2db      	uxtb	r3, r3
 800937e:	2b22      	cmp	r3, #34	; 0x22
 8009380:	d108      	bne.n	8009394 <UART_DMAError+0x7a>
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d005      	beq.n	8009394 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	2200      	movs	r2, #0
 800938c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800938e:	68b8      	ldr	r0, [r7, #8]
 8009390:	f000 f873 	bl	800947a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009398:	f043 0210 	orr.w	r2, r3, #16
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80093a0:	68b8      	ldr	r0, [r7, #8]
 80093a2:	f7ff ff49 	bl	8009238 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80093a6:	bf00      	nop
 80093a8:	3710      	adds	r7, #16
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}

080093ae <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80093ae:	b480      	push	{r7}
 80093b0:	b085      	sub	sp, #20
 80093b2:	af00      	add	r7, sp, #0
 80093b4:	60f8      	str	r0, [r7, #12]
 80093b6:	60b9      	str	r1, [r7, #8]
 80093b8:	4613      	mov	r3, r2
 80093ba:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	68ba      	ldr	r2, [r7, #8]
 80093c0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	88fa      	ldrh	r2, [r7, #6]
 80093c6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	88fa      	ldrh	r2, [r7, #6]
 80093cc:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2200      	movs	r2, #0
 80093d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2222      	movs	r2, #34	; 0x22
 80093d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	2200      	movs	r2, #0
 80093e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	691b      	ldr	r3, [r3, #16]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d007      	beq.n	80093fc <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	68da      	ldr	r2, [r3, #12]
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80093fa:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	695a      	ldr	r2, [r3, #20]
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f042 0201 	orr.w	r2, r2, #1
 800940a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	68da      	ldr	r2, [r3, #12]
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f042 0220 	orr.w	r2, r2, #32
 800941a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800941c:	2300      	movs	r3, #0
}
 800941e:	4618      	mov	r0, r3
 8009420:	3714      	adds	r7, #20
 8009422:	46bd      	mov	sp, r7
 8009424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009428:	4770      	bx	lr

0800942a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800942a:	b480      	push	{r7}
 800942c:	b089      	sub	sp, #36	; 0x24
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	330c      	adds	r3, #12
 8009438:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	e853 3f00 	ldrex	r3, [r3]
 8009440:	60bb      	str	r3, [r7, #8]
   return(result);
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009448:	61fb      	str	r3, [r7, #28]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	330c      	adds	r3, #12
 8009450:	69fa      	ldr	r2, [r7, #28]
 8009452:	61ba      	str	r2, [r7, #24]
 8009454:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009456:	6979      	ldr	r1, [r7, #20]
 8009458:	69ba      	ldr	r2, [r7, #24]
 800945a:	e841 2300 	strex	r3, r2, [r1]
 800945e:	613b      	str	r3, [r7, #16]
   return(result);
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d1e5      	bne.n	8009432 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2220      	movs	r2, #32
 800946a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800946e:	bf00      	nop
 8009470:	3724      	adds	r7, #36	; 0x24
 8009472:	46bd      	mov	sp, r7
 8009474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009478:	4770      	bx	lr

0800947a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800947a:	b480      	push	{r7}
 800947c:	b095      	sub	sp, #84	; 0x54
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	330c      	adds	r3, #12
 8009488:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800948c:	e853 3f00 	ldrex	r3, [r3]
 8009490:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009494:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009498:	64fb      	str	r3, [r7, #76]	; 0x4c
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	330c      	adds	r3, #12
 80094a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80094a2:	643a      	str	r2, [r7, #64]	; 0x40
 80094a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80094a8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80094aa:	e841 2300 	strex	r3, r2, [r1]
 80094ae:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80094b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d1e5      	bne.n	8009482 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	3314      	adds	r3, #20
 80094bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094be:	6a3b      	ldr	r3, [r7, #32]
 80094c0:	e853 3f00 	ldrex	r3, [r3]
 80094c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80094c6:	69fb      	ldr	r3, [r7, #28]
 80094c8:	f023 0301 	bic.w	r3, r3, #1
 80094cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	3314      	adds	r3, #20
 80094d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80094d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80094d8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80094dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094de:	e841 2300 	strex	r3, r2, [r1]
 80094e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80094e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d1e5      	bne.n	80094b6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	d119      	bne.n	8009526 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	330c      	adds	r3, #12
 80094f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	e853 3f00 	ldrex	r3, [r3]
 8009500:	60bb      	str	r3, [r7, #8]
   return(result);
 8009502:	68bb      	ldr	r3, [r7, #8]
 8009504:	f023 0310 	bic.w	r3, r3, #16
 8009508:	647b      	str	r3, [r7, #68]	; 0x44
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	330c      	adds	r3, #12
 8009510:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009512:	61ba      	str	r2, [r7, #24]
 8009514:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009516:	6979      	ldr	r1, [r7, #20]
 8009518:	69ba      	ldr	r2, [r7, #24]
 800951a:	e841 2300 	strex	r3, r2, [r1]
 800951e:	613b      	str	r3, [r7, #16]
   return(result);
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d1e5      	bne.n	80094f2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2220      	movs	r2, #32
 800952a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	2200      	movs	r2, #0
 8009532:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009534:	bf00      	nop
 8009536:	3754      	adds	r7, #84	; 0x54
 8009538:	46bd      	mov	sp, r7
 800953a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953e:	4770      	bx	lr

08009540 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b084      	sub	sp, #16
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800954c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2200      	movs	r2, #0
 8009552:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	2200      	movs	r2, #0
 8009558:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800955a:	68f8      	ldr	r0, [r7, #12]
 800955c:	f7ff fe6c 	bl	8009238 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009560:	bf00      	nop
 8009562:	3710      	adds	r7, #16
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009568:	b480      	push	{r7}
 800956a:	b085      	sub	sp, #20
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009576:	b2db      	uxtb	r3, r3
 8009578:	2b21      	cmp	r3, #33	; 0x21
 800957a:	d13e      	bne.n	80095fa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	689b      	ldr	r3, [r3, #8]
 8009580:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009584:	d114      	bne.n	80095b0 <UART_Transmit_IT+0x48>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	691b      	ldr	r3, [r3, #16]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d110      	bne.n	80095b0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6a1b      	ldr	r3, [r3, #32]
 8009592:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	881b      	ldrh	r3, [r3, #0]
 8009598:	461a      	mov	r2, r3
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80095a2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6a1b      	ldr	r3, [r3, #32]
 80095a8:	1c9a      	adds	r2, r3, #2
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	621a      	str	r2, [r3, #32]
 80095ae:	e008      	b.n	80095c2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6a1b      	ldr	r3, [r3, #32]
 80095b4:	1c59      	adds	r1, r3, #1
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	6211      	str	r1, [r2, #32]
 80095ba:	781a      	ldrb	r2, [r3, #0]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	3b01      	subs	r3, #1
 80095ca:	b29b      	uxth	r3, r3
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	4619      	mov	r1, r3
 80095d0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d10f      	bne.n	80095f6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	68da      	ldr	r2, [r3, #12]
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80095e4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	68da      	ldr	r2, [r3, #12]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80095f4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80095f6:	2300      	movs	r3, #0
 80095f8:	e000      	b.n	80095fc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80095fa:	2302      	movs	r3, #2
  }
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3714      	adds	r7, #20
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b082      	sub	sp, #8
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	68da      	ldr	r2, [r3, #12]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800961e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2220      	movs	r2, #32
 8009624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f7ff fdf1 	bl	8009210 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800962e:	2300      	movs	r3, #0
}
 8009630:	4618      	mov	r0, r3
 8009632:	3708      	adds	r7, #8
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}

08009638 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b08c      	sub	sp, #48	; 0x30
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009646:	b2db      	uxtb	r3, r3
 8009648:	2b22      	cmp	r3, #34	; 0x22
 800964a:	f040 80ab 	bne.w	80097a4 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	689b      	ldr	r3, [r3, #8]
 8009652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009656:	d117      	bne.n	8009688 <UART_Receive_IT+0x50>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	691b      	ldr	r3, [r3, #16]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d113      	bne.n	8009688 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009660:	2300      	movs	r3, #0
 8009662:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009668:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	b29b      	uxth	r3, r3
 8009672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009676:	b29a      	uxth	r2, r3
 8009678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800967a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009680:	1c9a      	adds	r2, r3, #2
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	629a      	str	r2, [r3, #40]	; 0x28
 8009686:	e026      	b.n	80096d6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800968c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800968e:	2300      	movs	r3, #0
 8009690:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	689b      	ldr	r3, [r3, #8]
 8009696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800969a:	d007      	beq.n	80096ac <UART_Receive_IT+0x74>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	689b      	ldr	r3, [r3, #8]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d10a      	bne.n	80096ba <UART_Receive_IT+0x82>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	691b      	ldr	r3, [r3, #16]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d106      	bne.n	80096ba <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	b2da      	uxtb	r2, r3
 80096b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096b6:	701a      	strb	r2, [r3, #0]
 80096b8:	e008      	b.n	80096cc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	685b      	ldr	r3, [r3, #4]
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096c6:	b2da      	uxtb	r2, r3
 80096c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096ca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096d0:	1c5a      	adds	r2, r3, #1
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80096da:	b29b      	uxth	r3, r3
 80096dc:	3b01      	subs	r3, #1
 80096de:	b29b      	uxth	r3, r3
 80096e0:	687a      	ldr	r2, [r7, #4]
 80096e2:	4619      	mov	r1, r3
 80096e4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d15a      	bne.n	80097a0 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	68da      	ldr	r2, [r3, #12]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f022 0220 	bic.w	r2, r2, #32
 80096f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	68da      	ldr	r2, [r3, #12]
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009708:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	695a      	ldr	r2, [r3, #20]
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f022 0201 	bic.w	r2, r2, #1
 8009718:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2220      	movs	r2, #32
 800971e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009726:	2b01      	cmp	r3, #1
 8009728:	d135      	bne.n	8009796 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2200      	movs	r2, #0
 800972e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	330c      	adds	r3, #12
 8009736:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	e853 3f00 	ldrex	r3, [r3]
 800973e:	613b      	str	r3, [r7, #16]
   return(result);
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	f023 0310 	bic.w	r3, r3, #16
 8009746:	627b      	str	r3, [r7, #36]	; 0x24
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	330c      	adds	r3, #12
 800974e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009750:	623a      	str	r2, [r7, #32]
 8009752:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009754:	69f9      	ldr	r1, [r7, #28]
 8009756:	6a3a      	ldr	r2, [r7, #32]
 8009758:	e841 2300 	strex	r3, r2, [r1]
 800975c:	61bb      	str	r3, [r7, #24]
   return(result);
 800975e:	69bb      	ldr	r3, [r7, #24]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d1e5      	bne.n	8009730 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f003 0310 	and.w	r3, r3, #16
 800976e:	2b10      	cmp	r3, #16
 8009770:	d10a      	bne.n	8009788 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009772:	2300      	movs	r3, #0
 8009774:	60fb      	str	r3, [r7, #12]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	60fb      	str	r3, [r7, #12]
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	60fb      	str	r3, [r7, #12]
 8009786:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800978c:	4619      	mov	r1, r3
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f7ff fd5c 	bl	800924c <HAL_UARTEx_RxEventCallback>
 8009794:	e002      	b.n	800979c <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f7f9 f960 	bl	8002a5c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800979c:	2300      	movs	r3, #0
 800979e:	e002      	b.n	80097a6 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80097a0:	2300      	movs	r3, #0
 80097a2:	e000      	b.n	80097a6 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80097a4:	2302      	movs	r3, #2
  }
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3730      	adds	r7, #48	; 0x30
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}
	...

080097b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80097b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80097b4:	b0c0      	sub	sp, #256	; 0x100
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80097bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	691b      	ldr	r3, [r3, #16]
 80097c4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80097c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097cc:	68d9      	ldr	r1, [r3, #12]
 80097ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097d2:	681a      	ldr	r2, [r3, #0]
 80097d4:	ea40 0301 	orr.w	r3, r0, r1
 80097d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80097da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097de:	689a      	ldr	r2, [r3, #8]
 80097e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097e4:	691b      	ldr	r3, [r3, #16]
 80097e6:	431a      	orrs	r2, r3
 80097e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097ec:	695b      	ldr	r3, [r3, #20]
 80097ee:	431a      	orrs	r2, r3
 80097f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097f4:	69db      	ldr	r3, [r3, #28]
 80097f6:	4313      	orrs	r3, r2
 80097f8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80097fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	68db      	ldr	r3, [r3, #12]
 8009804:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009808:	f021 010c 	bic.w	r1, r1, #12
 800980c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009810:	681a      	ldr	r2, [r3, #0]
 8009812:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009816:	430b      	orrs	r3, r1
 8009818:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800981a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	695b      	ldr	r3, [r3, #20]
 8009822:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800982a:	6999      	ldr	r1, [r3, #24]
 800982c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009830:	681a      	ldr	r2, [r3, #0]
 8009832:	ea40 0301 	orr.w	r3, r0, r1
 8009836:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800983c:	681a      	ldr	r2, [r3, #0]
 800983e:	4b8f      	ldr	r3, [pc, #572]	; (8009a7c <UART_SetConfig+0x2cc>)
 8009840:	429a      	cmp	r2, r3
 8009842:	d005      	beq.n	8009850 <UART_SetConfig+0xa0>
 8009844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	4b8d      	ldr	r3, [pc, #564]	; (8009a80 <UART_SetConfig+0x2d0>)
 800984c:	429a      	cmp	r2, r3
 800984e:	d104      	bne.n	800985a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009850:	f7fe fa4c 	bl	8007cec <HAL_RCC_GetPCLK2Freq>
 8009854:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009858:	e003      	b.n	8009862 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800985a:	f7fe fa33 	bl	8007cc4 <HAL_RCC_GetPCLK1Freq>
 800985e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009866:	69db      	ldr	r3, [r3, #28]
 8009868:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800986c:	f040 810c 	bne.w	8009a88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009870:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009874:	2200      	movs	r2, #0
 8009876:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800987a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800987e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009882:	4622      	mov	r2, r4
 8009884:	462b      	mov	r3, r5
 8009886:	1891      	adds	r1, r2, r2
 8009888:	65b9      	str	r1, [r7, #88]	; 0x58
 800988a:	415b      	adcs	r3, r3
 800988c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800988e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009892:	4621      	mov	r1, r4
 8009894:	eb12 0801 	adds.w	r8, r2, r1
 8009898:	4629      	mov	r1, r5
 800989a:	eb43 0901 	adc.w	r9, r3, r1
 800989e:	f04f 0200 	mov.w	r2, #0
 80098a2:	f04f 0300 	mov.w	r3, #0
 80098a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80098aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80098ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80098b2:	4690      	mov	r8, r2
 80098b4:	4699      	mov	r9, r3
 80098b6:	4623      	mov	r3, r4
 80098b8:	eb18 0303 	adds.w	r3, r8, r3
 80098bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80098c0:	462b      	mov	r3, r5
 80098c2:	eb49 0303 	adc.w	r3, r9, r3
 80098c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80098ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098ce:	685b      	ldr	r3, [r3, #4]
 80098d0:	2200      	movs	r2, #0
 80098d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80098d6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80098da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80098de:	460b      	mov	r3, r1
 80098e0:	18db      	adds	r3, r3, r3
 80098e2:	653b      	str	r3, [r7, #80]	; 0x50
 80098e4:	4613      	mov	r3, r2
 80098e6:	eb42 0303 	adc.w	r3, r2, r3
 80098ea:	657b      	str	r3, [r7, #84]	; 0x54
 80098ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80098f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80098f4:	f7f7 f9c8 	bl	8000c88 <__aeabi_uldivmod>
 80098f8:	4602      	mov	r2, r0
 80098fa:	460b      	mov	r3, r1
 80098fc:	4b61      	ldr	r3, [pc, #388]	; (8009a84 <UART_SetConfig+0x2d4>)
 80098fe:	fba3 2302 	umull	r2, r3, r3, r2
 8009902:	095b      	lsrs	r3, r3, #5
 8009904:	011c      	lsls	r4, r3, #4
 8009906:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800990a:	2200      	movs	r2, #0
 800990c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009910:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009914:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009918:	4642      	mov	r2, r8
 800991a:	464b      	mov	r3, r9
 800991c:	1891      	adds	r1, r2, r2
 800991e:	64b9      	str	r1, [r7, #72]	; 0x48
 8009920:	415b      	adcs	r3, r3
 8009922:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009924:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009928:	4641      	mov	r1, r8
 800992a:	eb12 0a01 	adds.w	sl, r2, r1
 800992e:	4649      	mov	r1, r9
 8009930:	eb43 0b01 	adc.w	fp, r3, r1
 8009934:	f04f 0200 	mov.w	r2, #0
 8009938:	f04f 0300 	mov.w	r3, #0
 800993c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009940:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009944:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009948:	4692      	mov	sl, r2
 800994a:	469b      	mov	fp, r3
 800994c:	4643      	mov	r3, r8
 800994e:	eb1a 0303 	adds.w	r3, sl, r3
 8009952:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009956:	464b      	mov	r3, r9
 8009958:	eb4b 0303 	adc.w	r3, fp, r3
 800995c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	2200      	movs	r2, #0
 8009968:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800996c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009970:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009974:	460b      	mov	r3, r1
 8009976:	18db      	adds	r3, r3, r3
 8009978:	643b      	str	r3, [r7, #64]	; 0x40
 800997a:	4613      	mov	r3, r2
 800997c:	eb42 0303 	adc.w	r3, r2, r3
 8009980:	647b      	str	r3, [r7, #68]	; 0x44
 8009982:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009986:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800998a:	f7f7 f97d 	bl	8000c88 <__aeabi_uldivmod>
 800998e:	4602      	mov	r2, r0
 8009990:	460b      	mov	r3, r1
 8009992:	4611      	mov	r1, r2
 8009994:	4b3b      	ldr	r3, [pc, #236]	; (8009a84 <UART_SetConfig+0x2d4>)
 8009996:	fba3 2301 	umull	r2, r3, r3, r1
 800999a:	095b      	lsrs	r3, r3, #5
 800999c:	2264      	movs	r2, #100	; 0x64
 800999e:	fb02 f303 	mul.w	r3, r2, r3
 80099a2:	1acb      	subs	r3, r1, r3
 80099a4:	00db      	lsls	r3, r3, #3
 80099a6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80099aa:	4b36      	ldr	r3, [pc, #216]	; (8009a84 <UART_SetConfig+0x2d4>)
 80099ac:	fba3 2302 	umull	r2, r3, r3, r2
 80099b0:	095b      	lsrs	r3, r3, #5
 80099b2:	005b      	lsls	r3, r3, #1
 80099b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80099b8:	441c      	add	r4, r3
 80099ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80099be:	2200      	movs	r2, #0
 80099c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80099c4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80099c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80099cc:	4642      	mov	r2, r8
 80099ce:	464b      	mov	r3, r9
 80099d0:	1891      	adds	r1, r2, r2
 80099d2:	63b9      	str	r1, [r7, #56]	; 0x38
 80099d4:	415b      	adcs	r3, r3
 80099d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80099d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80099dc:	4641      	mov	r1, r8
 80099de:	1851      	adds	r1, r2, r1
 80099e0:	6339      	str	r1, [r7, #48]	; 0x30
 80099e2:	4649      	mov	r1, r9
 80099e4:	414b      	adcs	r3, r1
 80099e6:	637b      	str	r3, [r7, #52]	; 0x34
 80099e8:	f04f 0200 	mov.w	r2, #0
 80099ec:	f04f 0300 	mov.w	r3, #0
 80099f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80099f4:	4659      	mov	r1, fp
 80099f6:	00cb      	lsls	r3, r1, #3
 80099f8:	4651      	mov	r1, sl
 80099fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80099fe:	4651      	mov	r1, sl
 8009a00:	00ca      	lsls	r2, r1, #3
 8009a02:	4610      	mov	r0, r2
 8009a04:	4619      	mov	r1, r3
 8009a06:	4603      	mov	r3, r0
 8009a08:	4642      	mov	r2, r8
 8009a0a:	189b      	adds	r3, r3, r2
 8009a0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009a10:	464b      	mov	r3, r9
 8009a12:	460a      	mov	r2, r1
 8009a14:	eb42 0303 	adc.w	r3, r2, r3
 8009a18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a20:	685b      	ldr	r3, [r3, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009a28:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009a2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009a30:	460b      	mov	r3, r1
 8009a32:	18db      	adds	r3, r3, r3
 8009a34:	62bb      	str	r3, [r7, #40]	; 0x28
 8009a36:	4613      	mov	r3, r2
 8009a38:	eb42 0303 	adc.w	r3, r2, r3
 8009a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009a42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009a46:	f7f7 f91f 	bl	8000c88 <__aeabi_uldivmod>
 8009a4a:	4602      	mov	r2, r0
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	4b0d      	ldr	r3, [pc, #52]	; (8009a84 <UART_SetConfig+0x2d4>)
 8009a50:	fba3 1302 	umull	r1, r3, r3, r2
 8009a54:	095b      	lsrs	r3, r3, #5
 8009a56:	2164      	movs	r1, #100	; 0x64
 8009a58:	fb01 f303 	mul.w	r3, r1, r3
 8009a5c:	1ad3      	subs	r3, r2, r3
 8009a5e:	00db      	lsls	r3, r3, #3
 8009a60:	3332      	adds	r3, #50	; 0x32
 8009a62:	4a08      	ldr	r2, [pc, #32]	; (8009a84 <UART_SetConfig+0x2d4>)
 8009a64:	fba2 2303 	umull	r2, r3, r2, r3
 8009a68:	095b      	lsrs	r3, r3, #5
 8009a6a:	f003 0207 	and.w	r2, r3, #7
 8009a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4422      	add	r2, r4
 8009a76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009a78:	e105      	b.n	8009c86 <UART_SetConfig+0x4d6>
 8009a7a:	bf00      	nop
 8009a7c:	40011000 	.word	0x40011000
 8009a80:	40011400 	.word	0x40011400
 8009a84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009a88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009a92:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009a96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009a9a:	4642      	mov	r2, r8
 8009a9c:	464b      	mov	r3, r9
 8009a9e:	1891      	adds	r1, r2, r2
 8009aa0:	6239      	str	r1, [r7, #32]
 8009aa2:	415b      	adcs	r3, r3
 8009aa4:	627b      	str	r3, [r7, #36]	; 0x24
 8009aa6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009aaa:	4641      	mov	r1, r8
 8009aac:	1854      	adds	r4, r2, r1
 8009aae:	4649      	mov	r1, r9
 8009ab0:	eb43 0501 	adc.w	r5, r3, r1
 8009ab4:	f04f 0200 	mov.w	r2, #0
 8009ab8:	f04f 0300 	mov.w	r3, #0
 8009abc:	00eb      	lsls	r3, r5, #3
 8009abe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009ac2:	00e2      	lsls	r2, r4, #3
 8009ac4:	4614      	mov	r4, r2
 8009ac6:	461d      	mov	r5, r3
 8009ac8:	4643      	mov	r3, r8
 8009aca:	18e3      	adds	r3, r4, r3
 8009acc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009ad0:	464b      	mov	r3, r9
 8009ad2:	eb45 0303 	adc.w	r3, r5, r3
 8009ad6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009ae6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009aea:	f04f 0200 	mov.w	r2, #0
 8009aee:	f04f 0300 	mov.w	r3, #0
 8009af2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009af6:	4629      	mov	r1, r5
 8009af8:	008b      	lsls	r3, r1, #2
 8009afa:	4621      	mov	r1, r4
 8009afc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b00:	4621      	mov	r1, r4
 8009b02:	008a      	lsls	r2, r1, #2
 8009b04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009b08:	f7f7 f8be 	bl	8000c88 <__aeabi_uldivmod>
 8009b0c:	4602      	mov	r2, r0
 8009b0e:	460b      	mov	r3, r1
 8009b10:	4b60      	ldr	r3, [pc, #384]	; (8009c94 <UART_SetConfig+0x4e4>)
 8009b12:	fba3 2302 	umull	r2, r3, r3, r2
 8009b16:	095b      	lsrs	r3, r3, #5
 8009b18:	011c      	lsls	r4, r3, #4
 8009b1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009b1e:	2200      	movs	r2, #0
 8009b20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009b24:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009b28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009b2c:	4642      	mov	r2, r8
 8009b2e:	464b      	mov	r3, r9
 8009b30:	1891      	adds	r1, r2, r2
 8009b32:	61b9      	str	r1, [r7, #24]
 8009b34:	415b      	adcs	r3, r3
 8009b36:	61fb      	str	r3, [r7, #28]
 8009b38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009b3c:	4641      	mov	r1, r8
 8009b3e:	1851      	adds	r1, r2, r1
 8009b40:	6139      	str	r1, [r7, #16]
 8009b42:	4649      	mov	r1, r9
 8009b44:	414b      	adcs	r3, r1
 8009b46:	617b      	str	r3, [r7, #20]
 8009b48:	f04f 0200 	mov.w	r2, #0
 8009b4c:	f04f 0300 	mov.w	r3, #0
 8009b50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009b54:	4659      	mov	r1, fp
 8009b56:	00cb      	lsls	r3, r1, #3
 8009b58:	4651      	mov	r1, sl
 8009b5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009b5e:	4651      	mov	r1, sl
 8009b60:	00ca      	lsls	r2, r1, #3
 8009b62:	4610      	mov	r0, r2
 8009b64:	4619      	mov	r1, r3
 8009b66:	4603      	mov	r3, r0
 8009b68:	4642      	mov	r2, r8
 8009b6a:	189b      	adds	r3, r3, r2
 8009b6c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009b70:	464b      	mov	r3, r9
 8009b72:	460a      	mov	r2, r1
 8009b74:	eb42 0303 	adc.w	r3, r2, r3
 8009b78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b80:	685b      	ldr	r3, [r3, #4]
 8009b82:	2200      	movs	r2, #0
 8009b84:	67bb      	str	r3, [r7, #120]	; 0x78
 8009b86:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009b88:	f04f 0200 	mov.w	r2, #0
 8009b8c:	f04f 0300 	mov.w	r3, #0
 8009b90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009b94:	4649      	mov	r1, r9
 8009b96:	008b      	lsls	r3, r1, #2
 8009b98:	4641      	mov	r1, r8
 8009b9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b9e:	4641      	mov	r1, r8
 8009ba0:	008a      	lsls	r2, r1, #2
 8009ba2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009ba6:	f7f7 f86f 	bl	8000c88 <__aeabi_uldivmod>
 8009baa:	4602      	mov	r2, r0
 8009bac:	460b      	mov	r3, r1
 8009bae:	4b39      	ldr	r3, [pc, #228]	; (8009c94 <UART_SetConfig+0x4e4>)
 8009bb0:	fba3 1302 	umull	r1, r3, r3, r2
 8009bb4:	095b      	lsrs	r3, r3, #5
 8009bb6:	2164      	movs	r1, #100	; 0x64
 8009bb8:	fb01 f303 	mul.w	r3, r1, r3
 8009bbc:	1ad3      	subs	r3, r2, r3
 8009bbe:	011b      	lsls	r3, r3, #4
 8009bc0:	3332      	adds	r3, #50	; 0x32
 8009bc2:	4a34      	ldr	r2, [pc, #208]	; (8009c94 <UART_SetConfig+0x4e4>)
 8009bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8009bc8:	095b      	lsrs	r3, r3, #5
 8009bca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009bce:	441c      	add	r4, r3
 8009bd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	673b      	str	r3, [r7, #112]	; 0x70
 8009bd8:	677a      	str	r2, [r7, #116]	; 0x74
 8009bda:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009bde:	4642      	mov	r2, r8
 8009be0:	464b      	mov	r3, r9
 8009be2:	1891      	adds	r1, r2, r2
 8009be4:	60b9      	str	r1, [r7, #8]
 8009be6:	415b      	adcs	r3, r3
 8009be8:	60fb      	str	r3, [r7, #12]
 8009bea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009bee:	4641      	mov	r1, r8
 8009bf0:	1851      	adds	r1, r2, r1
 8009bf2:	6039      	str	r1, [r7, #0]
 8009bf4:	4649      	mov	r1, r9
 8009bf6:	414b      	adcs	r3, r1
 8009bf8:	607b      	str	r3, [r7, #4]
 8009bfa:	f04f 0200 	mov.w	r2, #0
 8009bfe:	f04f 0300 	mov.w	r3, #0
 8009c02:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009c06:	4659      	mov	r1, fp
 8009c08:	00cb      	lsls	r3, r1, #3
 8009c0a:	4651      	mov	r1, sl
 8009c0c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c10:	4651      	mov	r1, sl
 8009c12:	00ca      	lsls	r2, r1, #3
 8009c14:	4610      	mov	r0, r2
 8009c16:	4619      	mov	r1, r3
 8009c18:	4603      	mov	r3, r0
 8009c1a:	4642      	mov	r2, r8
 8009c1c:	189b      	adds	r3, r3, r2
 8009c1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009c20:	464b      	mov	r3, r9
 8009c22:	460a      	mov	r2, r1
 8009c24:	eb42 0303 	adc.w	r3, r2, r3
 8009c28:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c2e:	685b      	ldr	r3, [r3, #4]
 8009c30:	2200      	movs	r2, #0
 8009c32:	663b      	str	r3, [r7, #96]	; 0x60
 8009c34:	667a      	str	r2, [r7, #100]	; 0x64
 8009c36:	f04f 0200 	mov.w	r2, #0
 8009c3a:	f04f 0300 	mov.w	r3, #0
 8009c3e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009c42:	4649      	mov	r1, r9
 8009c44:	008b      	lsls	r3, r1, #2
 8009c46:	4641      	mov	r1, r8
 8009c48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c4c:	4641      	mov	r1, r8
 8009c4e:	008a      	lsls	r2, r1, #2
 8009c50:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009c54:	f7f7 f818 	bl	8000c88 <__aeabi_uldivmod>
 8009c58:	4602      	mov	r2, r0
 8009c5a:	460b      	mov	r3, r1
 8009c5c:	4b0d      	ldr	r3, [pc, #52]	; (8009c94 <UART_SetConfig+0x4e4>)
 8009c5e:	fba3 1302 	umull	r1, r3, r3, r2
 8009c62:	095b      	lsrs	r3, r3, #5
 8009c64:	2164      	movs	r1, #100	; 0x64
 8009c66:	fb01 f303 	mul.w	r3, r1, r3
 8009c6a:	1ad3      	subs	r3, r2, r3
 8009c6c:	011b      	lsls	r3, r3, #4
 8009c6e:	3332      	adds	r3, #50	; 0x32
 8009c70:	4a08      	ldr	r2, [pc, #32]	; (8009c94 <UART_SetConfig+0x4e4>)
 8009c72:	fba2 2303 	umull	r2, r3, r2, r3
 8009c76:	095b      	lsrs	r3, r3, #5
 8009c78:	f003 020f 	and.w	r2, r3, #15
 8009c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	4422      	add	r2, r4
 8009c84:	609a      	str	r2, [r3, #8]
}
 8009c86:	bf00      	nop
 8009c88:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009c92:	bf00      	nop
 8009c94:	51eb851f 	.word	0x51eb851f

08009c98 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b085      	sub	sp, #20
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009ca6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009caa:	2b84      	cmp	r3, #132	; 0x84
 8009cac:	d005      	beq.n	8009cba <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009cae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	4413      	add	r3, r2
 8009cb6:	3303      	adds	r3, #3
 8009cb8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009cba:	68fb      	ldr	r3, [r7, #12]
}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3714      	adds	r7, #20
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc6:	4770      	bx	lr

08009cc8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009ccc:	f000 fade 	bl	800a28c <vTaskStartScheduler>
  
  return osOK;
 8009cd0:	2300      	movs	r3, #0
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	bd80      	pop	{r7, pc}

08009cd6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009cd6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009cd8:	b089      	sub	sp, #36	; 0x24
 8009cda:	af04      	add	r7, sp, #16
 8009cdc:	6078      	str	r0, [r7, #4]
 8009cde:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	695b      	ldr	r3, [r3, #20]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d020      	beq.n	8009d2a <osThreadCreate+0x54>
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	699b      	ldr	r3, [r3, #24]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d01c      	beq.n	8009d2a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	685c      	ldr	r4, [r3, #4]
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681d      	ldr	r5, [r3, #0]
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	691e      	ldr	r6, [r3, #16]
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009d02:	4618      	mov	r0, r3
 8009d04:	f7ff ffc8 	bl	8009c98 <makeFreeRtosPriority>
 8009d08:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	695b      	ldr	r3, [r3, #20]
 8009d0e:	687a      	ldr	r2, [r7, #4]
 8009d10:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009d12:	9202      	str	r2, [sp, #8]
 8009d14:	9301      	str	r3, [sp, #4]
 8009d16:	9100      	str	r1, [sp, #0]
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	4632      	mov	r2, r6
 8009d1c:	4629      	mov	r1, r5
 8009d1e:	4620      	mov	r0, r4
 8009d20:	f000 f8ed 	bl	8009efe <xTaskCreateStatic>
 8009d24:	4603      	mov	r3, r0
 8009d26:	60fb      	str	r3, [r7, #12]
 8009d28:	e01c      	b.n	8009d64 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	685c      	ldr	r4, [r3, #4]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009d36:	b29e      	uxth	r6, r3
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009d3e:	4618      	mov	r0, r3
 8009d40:	f7ff ffaa 	bl	8009c98 <makeFreeRtosPriority>
 8009d44:	4602      	mov	r2, r0
 8009d46:	f107 030c 	add.w	r3, r7, #12
 8009d4a:	9301      	str	r3, [sp, #4]
 8009d4c:	9200      	str	r2, [sp, #0]
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	4632      	mov	r2, r6
 8009d52:	4629      	mov	r1, r5
 8009d54:	4620      	mov	r0, r4
 8009d56:	f000 f92f 	bl	8009fb8 <xTaskCreate>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d001      	beq.n	8009d64 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009d60:	2300      	movs	r3, #0
 8009d62:	e000      	b.n	8009d66 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009d64:	68fb      	ldr	r3, [r7, #12]
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3714      	adds	r7, #20
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009d6e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009d6e:	b580      	push	{r7, lr}
 8009d70:	b084      	sub	sp, #16
 8009d72:	af00      	add	r7, sp, #0
 8009d74:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d001      	beq.n	8009d84 <osDelay+0x16>
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	e000      	b.n	8009d86 <osDelay+0x18>
 8009d84:	2301      	movs	r3, #1
 8009d86:	4618      	mov	r0, r3
 8009d88:	f000 fa4c 	bl	800a224 <vTaskDelay>
  
  return osOK;
 8009d8c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3710      	adds	r7, #16
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}

08009d96 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009d96:	b480      	push	{r7}
 8009d98:	b083      	sub	sp, #12
 8009d9a:	af00      	add	r7, sp, #0
 8009d9c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f103 0208 	add.w	r2, r3, #8
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f04f 32ff 	mov.w	r2, #4294967295
 8009dae:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f103 0208 	add.w	r2, r3, #8
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f103 0208 	add.w	r2, r3, #8
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009dca:	bf00      	nop
 8009dcc:	370c      	adds	r7, #12
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr

08009dd6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009dd6:	b480      	push	{r7}
 8009dd8:	b083      	sub	sp, #12
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2200      	movs	r2, #0
 8009de2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009de4:	bf00      	nop
 8009de6:	370c      	adds	r7, #12
 8009de8:	46bd      	mov	sp, r7
 8009dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dee:	4770      	bx	lr

08009df0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009df0:	b480      	push	{r7}
 8009df2:	b085      	sub	sp, #20
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
 8009df8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	685b      	ldr	r3, [r3, #4]
 8009dfe:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	68fa      	ldr	r2, [r7, #12]
 8009e04:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	689a      	ldr	r2, [r3, #8]
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	689b      	ldr	r3, [r3, #8]
 8009e12:	683a      	ldr	r2, [r7, #0]
 8009e14:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	683a      	ldr	r2, [r7, #0]
 8009e1a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	687a      	ldr	r2, [r7, #4]
 8009e20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	1c5a      	adds	r2, r3, #1
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	601a      	str	r2, [r3, #0]
}
 8009e2c:	bf00      	nop
 8009e2e:	3714      	adds	r7, #20
 8009e30:	46bd      	mov	sp, r7
 8009e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e36:	4770      	bx	lr

08009e38 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b085      	sub	sp, #20
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
 8009e40:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e4e:	d103      	bne.n	8009e58 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	691b      	ldr	r3, [r3, #16]
 8009e54:	60fb      	str	r3, [r7, #12]
 8009e56:	e00c      	b.n	8009e72 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	3308      	adds	r3, #8
 8009e5c:	60fb      	str	r3, [r7, #12]
 8009e5e:	e002      	b.n	8009e66 <vListInsert+0x2e>
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	60fb      	str	r3, [r7, #12]
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	685b      	ldr	r3, [r3, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	68ba      	ldr	r2, [r7, #8]
 8009e6e:	429a      	cmp	r2, r3
 8009e70:	d2f6      	bcs.n	8009e60 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	685a      	ldr	r2, [r3, #4]
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	685b      	ldr	r3, [r3, #4]
 8009e7e:	683a      	ldr	r2, [r7, #0]
 8009e80:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	68fa      	ldr	r2, [r7, #12]
 8009e86:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	683a      	ldr	r2, [r7, #0]
 8009e8c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	687a      	ldr	r2, [r7, #4]
 8009e92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	1c5a      	adds	r2, r3, #1
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	601a      	str	r2, [r3, #0]
}
 8009e9e:	bf00      	nop
 8009ea0:	3714      	adds	r7, #20
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea8:	4770      	bx	lr

08009eaa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009eaa:	b480      	push	{r7}
 8009eac:	b085      	sub	sp, #20
 8009eae:	af00      	add	r7, sp, #0
 8009eb0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	691b      	ldr	r3, [r3, #16]
 8009eb6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	685b      	ldr	r3, [r3, #4]
 8009ebc:	687a      	ldr	r2, [r7, #4]
 8009ebe:	6892      	ldr	r2, [r2, #8]
 8009ec0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	689b      	ldr	r3, [r3, #8]
 8009ec6:	687a      	ldr	r2, [r7, #4]
 8009ec8:	6852      	ldr	r2, [r2, #4]
 8009eca:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	687a      	ldr	r2, [r7, #4]
 8009ed2:	429a      	cmp	r2, r3
 8009ed4:	d103      	bne.n	8009ede <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	689a      	ldr	r2, [r3, #8]
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	1e5a      	subs	r2, r3, #1
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3714      	adds	r7, #20
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efc:	4770      	bx	lr

08009efe <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009efe:	b580      	push	{r7, lr}
 8009f00:	b08e      	sub	sp, #56	; 0x38
 8009f02:	af04      	add	r7, sp, #16
 8009f04:	60f8      	str	r0, [r7, #12]
 8009f06:	60b9      	str	r1, [r7, #8]
 8009f08:	607a      	str	r2, [r7, #4]
 8009f0a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009f0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d10a      	bne.n	8009f28 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f16:	f383 8811 	msr	BASEPRI, r3
 8009f1a:	f3bf 8f6f 	isb	sy
 8009f1e:	f3bf 8f4f 	dsb	sy
 8009f22:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009f24:	bf00      	nop
 8009f26:	e7fe      	b.n	8009f26 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d10a      	bne.n	8009f44 <xTaskCreateStatic+0x46>
	__asm volatile
 8009f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f32:	f383 8811 	msr	BASEPRI, r3
 8009f36:	f3bf 8f6f 	isb	sy
 8009f3a:	f3bf 8f4f 	dsb	sy
 8009f3e:	61fb      	str	r3, [r7, #28]
}
 8009f40:	bf00      	nop
 8009f42:	e7fe      	b.n	8009f42 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009f44:	2354      	movs	r3, #84	; 0x54
 8009f46:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	2b54      	cmp	r3, #84	; 0x54
 8009f4c:	d00a      	beq.n	8009f64 <xTaskCreateStatic+0x66>
	__asm volatile
 8009f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f52:	f383 8811 	msr	BASEPRI, r3
 8009f56:	f3bf 8f6f 	isb	sy
 8009f5a:	f3bf 8f4f 	dsb	sy
 8009f5e:	61bb      	str	r3, [r7, #24]
}
 8009f60:	bf00      	nop
 8009f62:	e7fe      	b.n	8009f62 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009f64:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d01e      	beq.n	8009faa <xTaskCreateStatic+0xac>
 8009f6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d01b      	beq.n	8009faa <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f74:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f7a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f7e:	2202      	movs	r2, #2
 8009f80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009f84:	2300      	movs	r3, #0
 8009f86:	9303      	str	r3, [sp, #12]
 8009f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f8a:	9302      	str	r3, [sp, #8]
 8009f8c:	f107 0314 	add.w	r3, r7, #20
 8009f90:	9301      	str	r3, [sp, #4]
 8009f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f94:	9300      	str	r3, [sp, #0]
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	687a      	ldr	r2, [r7, #4]
 8009f9a:	68b9      	ldr	r1, [r7, #8]
 8009f9c:	68f8      	ldr	r0, [r7, #12]
 8009f9e:	f000 f850 	bl	800a042 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009fa2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009fa4:	f000 f8d4 	bl	800a150 <prvAddNewTaskToReadyList>
 8009fa8:	e001      	b.n	8009fae <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009faa:	2300      	movs	r3, #0
 8009fac:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009fae:	697b      	ldr	r3, [r7, #20]
	}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	3728      	adds	r7, #40	; 0x28
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd80      	pop	{r7, pc}

08009fb8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b08c      	sub	sp, #48	; 0x30
 8009fbc:	af04      	add	r7, sp, #16
 8009fbe:	60f8      	str	r0, [r7, #12]
 8009fc0:	60b9      	str	r1, [r7, #8]
 8009fc2:	603b      	str	r3, [r7, #0]
 8009fc4:	4613      	mov	r3, r2
 8009fc6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009fc8:	88fb      	ldrh	r3, [r7, #6]
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f000 fec3 	bl	800ad58 <pvPortMalloc>
 8009fd2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d00e      	beq.n	8009ff8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009fda:	2054      	movs	r0, #84	; 0x54
 8009fdc:	f000 febc 	bl	800ad58 <pvPortMalloc>
 8009fe0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009fe2:	69fb      	ldr	r3, [r7, #28]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d003      	beq.n	8009ff0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009fe8:	69fb      	ldr	r3, [r7, #28]
 8009fea:	697a      	ldr	r2, [r7, #20]
 8009fec:	631a      	str	r2, [r3, #48]	; 0x30
 8009fee:	e005      	b.n	8009ffc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009ff0:	6978      	ldr	r0, [r7, #20]
 8009ff2:	f000 ff7d 	bl	800aef0 <vPortFree>
 8009ff6:	e001      	b.n	8009ffc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009ffc:	69fb      	ldr	r3, [r7, #28]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d017      	beq.n	800a032 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a002:	69fb      	ldr	r3, [r7, #28]
 800a004:	2200      	movs	r2, #0
 800a006:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a00a:	88fa      	ldrh	r2, [r7, #6]
 800a00c:	2300      	movs	r3, #0
 800a00e:	9303      	str	r3, [sp, #12]
 800a010:	69fb      	ldr	r3, [r7, #28]
 800a012:	9302      	str	r3, [sp, #8]
 800a014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a016:	9301      	str	r3, [sp, #4]
 800a018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a01a:	9300      	str	r3, [sp, #0]
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	68b9      	ldr	r1, [r7, #8]
 800a020:	68f8      	ldr	r0, [r7, #12]
 800a022:	f000 f80e 	bl	800a042 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a026:	69f8      	ldr	r0, [r7, #28]
 800a028:	f000 f892 	bl	800a150 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a02c:	2301      	movs	r3, #1
 800a02e:	61bb      	str	r3, [r7, #24]
 800a030:	e002      	b.n	800a038 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a032:	f04f 33ff 	mov.w	r3, #4294967295
 800a036:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a038:	69bb      	ldr	r3, [r7, #24]
	}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3720      	adds	r7, #32
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}

0800a042 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a042:	b580      	push	{r7, lr}
 800a044:	b088      	sub	sp, #32
 800a046:	af00      	add	r7, sp, #0
 800a048:	60f8      	str	r0, [r7, #12]
 800a04a:	60b9      	str	r1, [r7, #8]
 800a04c:	607a      	str	r2, [r7, #4]
 800a04e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a052:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a05a:	3b01      	subs	r3, #1
 800a05c:	009b      	lsls	r3, r3, #2
 800a05e:	4413      	add	r3, r2
 800a060:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a062:	69bb      	ldr	r3, [r7, #24]
 800a064:	f023 0307 	bic.w	r3, r3, #7
 800a068:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a06a:	69bb      	ldr	r3, [r7, #24]
 800a06c:	f003 0307 	and.w	r3, r3, #7
 800a070:	2b00      	cmp	r3, #0
 800a072:	d00a      	beq.n	800a08a <prvInitialiseNewTask+0x48>
	__asm volatile
 800a074:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a078:	f383 8811 	msr	BASEPRI, r3
 800a07c:	f3bf 8f6f 	isb	sy
 800a080:	f3bf 8f4f 	dsb	sy
 800a084:	617b      	str	r3, [r7, #20]
}
 800a086:	bf00      	nop
 800a088:	e7fe      	b.n	800a088 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d01f      	beq.n	800a0d0 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a090:	2300      	movs	r3, #0
 800a092:	61fb      	str	r3, [r7, #28]
 800a094:	e012      	b.n	800a0bc <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a096:	68ba      	ldr	r2, [r7, #8]
 800a098:	69fb      	ldr	r3, [r7, #28]
 800a09a:	4413      	add	r3, r2
 800a09c:	7819      	ldrb	r1, [r3, #0]
 800a09e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0a0:	69fb      	ldr	r3, [r7, #28]
 800a0a2:	4413      	add	r3, r2
 800a0a4:	3334      	adds	r3, #52	; 0x34
 800a0a6:	460a      	mov	r2, r1
 800a0a8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a0aa:	68ba      	ldr	r2, [r7, #8]
 800a0ac:	69fb      	ldr	r3, [r7, #28]
 800a0ae:	4413      	add	r3, r2
 800a0b0:	781b      	ldrb	r3, [r3, #0]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d006      	beq.n	800a0c4 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a0b6:	69fb      	ldr	r3, [r7, #28]
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	61fb      	str	r3, [r7, #28]
 800a0bc:	69fb      	ldr	r3, [r7, #28]
 800a0be:	2b0f      	cmp	r3, #15
 800a0c0:	d9e9      	bls.n	800a096 <prvInitialiseNewTask+0x54>
 800a0c2:	e000      	b.n	800a0c6 <prvInitialiseNewTask+0x84>
			{
				break;
 800a0c4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a0c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a0ce:	e003      	b.n	800a0d8 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a0d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a0d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0da:	2b06      	cmp	r3, #6
 800a0dc:	d901      	bls.n	800a0e2 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a0de:	2306      	movs	r3, #6
 800a0e0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a0e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0e6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a0e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0ec:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a0ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a0f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0f6:	3304      	adds	r3, #4
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f7ff fe6c 	bl	8009dd6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a0fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a100:	3318      	adds	r3, #24
 800a102:	4618      	mov	r0, r3
 800a104:	f7ff fe67 	bl	8009dd6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a10a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a10c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a10e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a110:	f1c3 0207 	rsb	r2, r3, #7
 800a114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a116:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a11a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a11c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a11e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a120:	2200      	movs	r2, #0
 800a122:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a126:	2200      	movs	r2, #0
 800a128:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a12c:	683a      	ldr	r2, [r7, #0]
 800a12e:	68f9      	ldr	r1, [r7, #12]
 800a130:	69b8      	ldr	r0, [r7, #24]
 800a132:	f000 fc05 	bl	800a940 <pxPortInitialiseStack>
 800a136:	4602      	mov	r2, r0
 800a138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a13a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a13c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d002      	beq.n	800a148 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a144:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a146:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a148:	bf00      	nop
 800a14a:	3720      	adds	r7, #32
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b082      	sub	sp, #8
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a158:	f000 fd1c 	bl	800ab94 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a15c:	4b2a      	ldr	r3, [pc, #168]	; (800a208 <prvAddNewTaskToReadyList+0xb8>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	3301      	adds	r3, #1
 800a162:	4a29      	ldr	r2, [pc, #164]	; (800a208 <prvAddNewTaskToReadyList+0xb8>)
 800a164:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a166:	4b29      	ldr	r3, [pc, #164]	; (800a20c <prvAddNewTaskToReadyList+0xbc>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d109      	bne.n	800a182 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a16e:	4a27      	ldr	r2, [pc, #156]	; (800a20c <prvAddNewTaskToReadyList+0xbc>)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a174:	4b24      	ldr	r3, [pc, #144]	; (800a208 <prvAddNewTaskToReadyList+0xb8>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	2b01      	cmp	r3, #1
 800a17a:	d110      	bne.n	800a19e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a17c:	f000 fabc 	bl	800a6f8 <prvInitialiseTaskLists>
 800a180:	e00d      	b.n	800a19e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a182:	4b23      	ldr	r3, [pc, #140]	; (800a210 <prvAddNewTaskToReadyList+0xc0>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d109      	bne.n	800a19e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a18a:	4b20      	ldr	r3, [pc, #128]	; (800a20c <prvAddNewTaskToReadyList+0xbc>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a194:	429a      	cmp	r2, r3
 800a196:	d802      	bhi.n	800a19e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a198:	4a1c      	ldr	r2, [pc, #112]	; (800a20c <prvAddNewTaskToReadyList+0xbc>)
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a19e:	4b1d      	ldr	r3, [pc, #116]	; (800a214 <prvAddNewTaskToReadyList+0xc4>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	4a1b      	ldr	r2, [pc, #108]	; (800a214 <prvAddNewTaskToReadyList+0xc4>)
 800a1a6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	409a      	lsls	r2, r3
 800a1b0:	4b19      	ldr	r3, [pc, #100]	; (800a218 <prvAddNewTaskToReadyList+0xc8>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	4313      	orrs	r3, r2
 800a1b6:	4a18      	ldr	r2, [pc, #96]	; (800a218 <prvAddNewTaskToReadyList+0xc8>)
 800a1b8:	6013      	str	r3, [r2, #0]
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1be:	4613      	mov	r3, r2
 800a1c0:	009b      	lsls	r3, r3, #2
 800a1c2:	4413      	add	r3, r2
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	4a15      	ldr	r2, [pc, #84]	; (800a21c <prvAddNewTaskToReadyList+0xcc>)
 800a1c8:	441a      	add	r2, r3
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	3304      	adds	r3, #4
 800a1ce:	4619      	mov	r1, r3
 800a1d0:	4610      	mov	r0, r2
 800a1d2:	f7ff fe0d 	bl	8009df0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a1d6:	f000 fd0d 	bl	800abf4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a1da:	4b0d      	ldr	r3, [pc, #52]	; (800a210 <prvAddNewTaskToReadyList+0xc0>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d00e      	beq.n	800a200 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a1e2:	4b0a      	ldr	r3, [pc, #40]	; (800a20c <prvAddNewTaskToReadyList+0xbc>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1ec:	429a      	cmp	r2, r3
 800a1ee:	d207      	bcs.n	800a200 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a1f0:	4b0b      	ldr	r3, [pc, #44]	; (800a220 <prvAddNewTaskToReadyList+0xd0>)
 800a1f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1f6:	601a      	str	r2, [r3, #0]
 800a1f8:	f3bf 8f4f 	dsb	sy
 800a1fc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a200:	bf00      	nop
 800a202:	3708      	adds	r7, #8
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}
 800a208:	200022d4 	.word	0x200022d4
 800a20c:	200021d4 	.word	0x200021d4
 800a210:	200022e0 	.word	0x200022e0
 800a214:	200022f0 	.word	0x200022f0
 800a218:	200022dc 	.word	0x200022dc
 800a21c:	200021d8 	.word	0x200021d8
 800a220:	e000ed04 	.word	0xe000ed04

0800a224 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a224:	b580      	push	{r7, lr}
 800a226:	b084      	sub	sp, #16
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a22c:	2300      	movs	r3, #0
 800a22e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d017      	beq.n	800a266 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a236:	4b13      	ldr	r3, [pc, #76]	; (800a284 <vTaskDelay+0x60>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d00a      	beq.n	800a254 <vTaskDelay+0x30>
	__asm volatile
 800a23e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a242:	f383 8811 	msr	BASEPRI, r3
 800a246:	f3bf 8f6f 	isb	sy
 800a24a:	f3bf 8f4f 	dsb	sy
 800a24e:	60bb      	str	r3, [r7, #8]
}
 800a250:	bf00      	nop
 800a252:	e7fe      	b.n	800a252 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a254:	f000 f87a 	bl	800a34c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a258:	2100      	movs	r1, #0
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f000 fb0a 	bl	800a874 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a260:	f000 f882 	bl	800a368 <xTaskResumeAll>
 800a264:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d107      	bne.n	800a27c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a26c:	4b06      	ldr	r3, [pc, #24]	; (800a288 <vTaskDelay+0x64>)
 800a26e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a272:	601a      	str	r2, [r3, #0]
 800a274:	f3bf 8f4f 	dsb	sy
 800a278:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a27c:	bf00      	nop
 800a27e:	3710      	adds	r7, #16
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}
 800a284:	200022fc 	.word	0x200022fc
 800a288:	e000ed04 	.word	0xe000ed04

0800a28c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b08a      	sub	sp, #40	; 0x28
 800a290:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a292:	2300      	movs	r3, #0
 800a294:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a296:	2300      	movs	r3, #0
 800a298:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a29a:	463a      	mov	r2, r7
 800a29c:	1d39      	adds	r1, r7, #4
 800a29e:	f107 0308 	add.w	r3, r7, #8
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	f7f7 f97a 	bl	800159c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a2a8:	6839      	ldr	r1, [r7, #0]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	68ba      	ldr	r2, [r7, #8]
 800a2ae:	9202      	str	r2, [sp, #8]
 800a2b0:	9301      	str	r3, [sp, #4]
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	9300      	str	r3, [sp, #0]
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	460a      	mov	r2, r1
 800a2ba:	491e      	ldr	r1, [pc, #120]	; (800a334 <vTaskStartScheduler+0xa8>)
 800a2bc:	481e      	ldr	r0, [pc, #120]	; (800a338 <vTaskStartScheduler+0xac>)
 800a2be:	f7ff fe1e 	bl	8009efe <xTaskCreateStatic>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	4a1d      	ldr	r2, [pc, #116]	; (800a33c <vTaskStartScheduler+0xb0>)
 800a2c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a2c8:	4b1c      	ldr	r3, [pc, #112]	; (800a33c <vTaskStartScheduler+0xb0>)
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d002      	beq.n	800a2d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	617b      	str	r3, [r7, #20]
 800a2d4:	e001      	b.n	800a2da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	2b01      	cmp	r3, #1
 800a2de:	d116      	bne.n	800a30e <vTaskStartScheduler+0x82>
	__asm volatile
 800a2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e4:	f383 8811 	msr	BASEPRI, r3
 800a2e8:	f3bf 8f6f 	isb	sy
 800a2ec:	f3bf 8f4f 	dsb	sy
 800a2f0:	613b      	str	r3, [r7, #16]
}
 800a2f2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a2f4:	4b12      	ldr	r3, [pc, #72]	; (800a340 <vTaskStartScheduler+0xb4>)
 800a2f6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2fa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a2fc:	4b11      	ldr	r3, [pc, #68]	; (800a344 <vTaskStartScheduler+0xb8>)
 800a2fe:	2201      	movs	r2, #1
 800a300:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a302:	4b11      	ldr	r3, [pc, #68]	; (800a348 <vTaskStartScheduler+0xbc>)
 800a304:	2200      	movs	r2, #0
 800a306:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a308:	f000 fba2 	bl	800aa50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a30c:	e00e      	b.n	800a32c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a314:	d10a      	bne.n	800a32c <vTaskStartScheduler+0xa0>
	__asm volatile
 800a316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a31a:	f383 8811 	msr	BASEPRI, r3
 800a31e:	f3bf 8f6f 	isb	sy
 800a322:	f3bf 8f4f 	dsb	sy
 800a326:	60fb      	str	r3, [r7, #12]
}
 800a328:	bf00      	nop
 800a32a:	e7fe      	b.n	800a32a <vTaskStartScheduler+0x9e>
}
 800a32c:	bf00      	nop
 800a32e:	3718      	adds	r7, #24
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}
 800a334:	0801217c 	.word	0x0801217c
 800a338:	0800a6c9 	.word	0x0800a6c9
 800a33c:	200022f8 	.word	0x200022f8
 800a340:	200022f4 	.word	0x200022f4
 800a344:	200022e0 	.word	0x200022e0
 800a348:	200022d8 	.word	0x200022d8

0800a34c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a34c:	b480      	push	{r7}
 800a34e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a350:	4b04      	ldr	r3, [pc, #16]	; (800a364 <vTaskSuspendAll+0x18>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	3301      	adds	r3, #1
 800a356:	4a03      	ldr	r2, [pc, #12]	; (800a364 <vTaskSuspendAll+0x18>)
 800a358:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a35a:	bf00      	nop
 800a35c:	46bd      	mov	sp, r7
 800a35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a362:	4770      	bx	lr
 800a364:	200022fc 	.word	0x200022fc

0800a368 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b084      	sub	sp, #16
 800a36c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a36e:	2300      	movs	r3, #0
 800a370:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a372:	2300      	movs	r3, #0
 800a374:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a376:	4b41      	ldr	r3, [pc, #260]	; (800a47c <xTaskResumeAll+0x114>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d10a      	bne.n	800a394 <xTaskResumeAll+0x2c>
	__asm volatile
 800a37e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a382:	f383 8811 	msr	BASEPRI, r3
 800a386:	f3bf 8f6f 	isb	sy
 800a38a:	f3bf 8f4f 	dsb	sy
 800a38e:	603b      	str	r3, [r7, #0]
}
 800a390:	bf00      	nop
 800a392:	e7fe      	b.n	800a392 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a394:	f000 fbfe 	bl	800ab94 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a398:	4b38      	ldr	r3, [pc, #224]	; (800a47c <xTaskResumeAll+0x114>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	3b01      	subs	r3, #1
 800a39e:	4a37      	ldr	r2, [pc, #220]	; (800a47c <xTaskResumeAll+0x114>)
 800a3a0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a3a2:	4b36      	ldr	r3, [pc, #216]	; (800a47c <xTaskResumeAll+0x114>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d161      	bne.n	800a46e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a3aa:	4b35      	ldr	r3, [pc, #212]	; (800a480 <xTaskResumeAll+0x118>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d05d      	beq.n	800a46e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a3b2:	e02e      	b.n	800a412 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3b4:	4b33      	ldr	r3, [pc, #204]	; (800a484 <xTaskResumeAll+0x11c>)
 800a3b6:	68db      	ldr	r3, [r3, #12]
 800a3b8:	68db      	ldr	r3, [r3, #12]
 800a3ba:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	3318      	adds	r3, #24
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	f7ff fd72 	bl	8009eaa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	3304      	adds	r3, #4
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f7ff fd6d 	bl	8009eaa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	409a      	lsls	r2, r3
 800a3d8:	4b2b      	ldr	r3, [pc, #172]	; (800a488 <xTaskResumeAll+0x120>)
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	4313      	orrs	r3, r2
 800a3de:	4a2a      	ldr	r2, [pc, #168]	; (800a488 <xTaskResumeAll+0x120>)
 800a3e0:	6013      	str	r3, [r2, #0]
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3e6:	4613      	mov	r3, r2
 800a3e8:	009b      	lsls	r3, r3, #2
 800a3ea:	4413      	add	r3, r2
 800a3ec:	009b      	lsls	r3, r3, #2
 800a3ee:	4a27      	ldr	r2, [pc, #156]	; (800a48c <xTaskResumeAll+0x124>)
 800a3f0:	441a      	add	r2, r3
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	3304      	adds	r3, #4
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	4610      	mov	r0, r2
 800a3fa:	f7ff fcf9 	bl	8009df0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a402:	4b23      	ldr	r3, [pc, #140]	; (800a490 <xTaskResumeAll+0x128>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a408:	429a      	cmp	r2, r3
 800a40a:	d302      	bcc.n	800a412 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800a40c:	4b21      	ldr	r3, [pc, #132]	; (800a494 <xTaskResumeAll+0x12c>)
 800a40e:	2201      	movs	r2, #1
 800a410:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a412:	4b1c      	ldr	r3, [pc, #112]	; (800a484 <xTaskResumeAll+0x11c>)
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d1cc      	bne.n	800a3b4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d001      	beq.n	800a424 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a420:	f000 fa08 	bl	800a834 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a424:	4b1c      	ldr	r3, [pc, #112]	; (800a498 <xTaskResumeAll+0x130>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d010      	beq.n	800a452 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a430:	f000 f836 	bl	800a4a0 <xTaskIncrementTick>
 800a434:	4603      	mov	r3, r0
 800a436:	2b00      	cmp	r3, #0
 800a438:	d002      	beq.n	800a440 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800a43a:	4b16      	ldr	r3, [pc, #88]	; (800a494 <xTaskResumeAll+0x12c>)
 800a43c:	2201      	movs	r2, #1
 800a43e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	3b01      	subs	r3, #1
 800a444:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d1f1      	bne.n	800a430 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800a44c:	4b12      	ldr	r3, [pc, #72]	; (800a498 <xTaskResumeAll+0x130>)
 800a44e:	2200      	movs	r2, #0
 800a450:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a452:	4b10      	ldr	r3, [pc, #64]	; (800a494 <xTaskResumeAll+0x12c>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d009      	beq.n	800a46e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a45a:	2301      	movs	r3, #1
 800a45c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a45e:	4b0f      	ldr	r3, [pc, #60]	; (800a49c <xTaskResumeAll+0x134>)
 800a460:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a464:	601a      	str	r2, [r3, #0]
 800a466:	f3bf 8f4f 	dsb	sy
 800a46a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a46e:	f000 fbc1 	bl	800abf4 <vPortExitCritical>

	return xAlreadyYielded;
 800a472:	68bb      	ldr	r3, [r7, #8]
}
 800a474:	4618      	mov	r0, r3
 800a476:	3710      	adds	r7, #16
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	200022fc 	.word	0x200022fc
 800a480:	200022d4 	.word	0x200022d4
 800a484:	20002294 	.word	0x20002294
 800a488:	200022dc 	.word	0x200022dc
 800a48c:	200021d8 	.word	0x200021d8
 800a490:	200021d4 	.word	0x200021d4
 800a494:	200022e8 	.word	0x200022e8
 800a498:	200022e4 	.word	0x200022e4
 800a49c:	e000ed04 	.word	0xe000ed04

0800a4a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b086      	sub	sp, #24
 800a4a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4aa:	4b4e      	ldr	r3, [pc, #312]	; (800a5e4 <xTaskIncrementTick+0x144>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	f040 808e 	bne.w	800a5d0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a4b4:	4b4c      	ldr	r3, [pc, #304]	; (800a5e8 <xTaskIncrementTick+0x148>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	3301      	adds	r3, #1
 800a4ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a4bc:	4a4a      	ldr	r2, [pc, #296]	; (800a5e8 <xTaskIncrementTick+0x148>)
 800a4be:	693b      	ldr	r3, [r7, #16]
 800a4c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d120      	bne.n	800a50a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a4c8:	4b48      	ldr	r3, [pc, #288]	; (800a5ec <xTaskIncrementTick+0x14c>)
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d00a      	beq.n	800a4e8 <xTaskIncrementTick+0x48>
	__asm volatile
 800a4d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4d6:	f383 8811 	msr	BASEPRI, r3
 800a4da:	f3bf 8f6f 	isb	sy
 800a4de:	f3bf 8f4f 	dsb	sy
 800a4e2:	603b      	str	r3, [r7, #0]
}
 800a4e4:	bf00      	nop
 800a4e6:	e7fe      	b.n	800a4e6 <xTaskIncrementTick+0x46>
 800a4e8:	4b40      	ldr	r3, [pc, #256]	; (800a5ec <xTaskIncrementTick+0x14c>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	60fb      	str	r3, [r7, #12]
 800a4ee:	4b40      	ldr	r3, [pc, #256]	; (800a5f0 <xTaskIncrementTick+0x150>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	4a3e      	ldr	r2, [pc, #248]	; (800a5ec <xTaskIncrementTick+0x14c>)
 800a4f4:	6013      	str	r3, [r2, #0]
 800a4f6:	4a3e      	ldr	r2, [pc, #248]	; (800a5f0 <xTaskIncrementTick+0x150>)
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	6013      	str	r3, [r2, #0]
 800a4fc:	4b3d      	ldr	r3, [pc, #244]	; (800a5f4 <xTaskIncrementTick+0x154>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	3301      	adds	r3, #1
 800a502:	4a3c      	ldr	r2, [pc, #240]	; (800a5f4 <xTaskIncrementTick+0x154>)
 800a504:	6013      	str	r3, [r2, #0]
 800a506:	f000 f995 	bl	800a834 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a50a:	4b3b      	ldr	r3, [pc, #236]	; (800a5f8 <xTaskIncrementTick+0x158>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	693a      	ldr	r2, [r7, #16]
 800a510:	429a      	cmp	r2, r3
 800a512:	d348      	bcc.n	800a5a6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a514:	4b35      	ldr	r3, [pc, #212]	; (800a5ec <xTaskIncrementTick+0x14c>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d104      	bne.n	800a528 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a51e:	4b36      	ldr	r3, [pc, #216]	; (800a5f8 <xTaskIncrementTick+0x158>)
 800a520:	f04f 32ff 	mov.w	r2, #4294967295
 800a524:	601a      	str	r2, [r3, #0]
					break;
 800a526:	e03e      	b.n	800a5a6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a528:	4b30      	ldr	r3, [pc, #192]	; (800a5ec <xTaskIncrementTick+0x14c>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	68db      	ldr	r3, [r3, #12]
 800a52e:	68db      	ldr	r3, [r3, #12]
 800a530:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	685b      	ldr	r3, [r3, #4]
 800a536:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a538:	693a      	ldr	r2, [r7, #16]
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d203      	bcs.n	800a548 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a540:	4a2d      	ldr	r2, [pc, #180]	; (800a5f8 <xTaskIncrementTick+0x158>)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a546:	e02e      	b.n	800a5a6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	3304      	adds	r3, #4
 800a54c:	4618      	mov	r0, r3
 800a54e:	f7ff fcac 	bl	8009eaa <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a552:	68bb      	ldr	r3, [r7, #8]
 800a554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a556:	2b00      	cmp	r3, #0
 800a558:	d004      	beq.n	800a564 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	3318      	adds	r3, #24
 800a55e:	4618      	mov	r0, r3
 800a560:	f7ff fca3 	bl	8009eaa <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a564:	68bb      	ldr	r3, [r7, #8]
 800a566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a568:	2201      	movs	r2, #1
 800a56a:	409a      	lsls	r2, r3
 800a56c:	4b23      	ldr	r3, [pc, #140]	; (800a5fc <xTaskIncrementTick+0x15c>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4313      	orrs	r3, r2
 800a572:	4a22      	ldr	r2, [pc, #136]	; (800a5fc <xTaskIncrementTick+0x15c>)
 800a574:	6013      	str	r3, [r2, #0]
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a57a:	4613      	mov	r3, r2
 800a57c:	009b      	lsls	r3, r3, #2
 800a57e:	4413      	add	r3, r2
 800a580:	009b      	lsls	r3, r3, #2
 800a582:	4a1f      	ldr	r2, [pc, #124]	; (800a600 <xTaskIncrementTick+0x160>)
 800a584:	441a      	add	r2, r3
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	3304      	adds	r3, #4
 800a58a:	4619      	mov	r1, r3
 800a58c:	4610      	mov	r0, r2
 800a58e:	f7ff fc2f 	bl	8009df0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a596:	4b1b      	ldr	r3, [pc, #108]	; (800a604 <xTaskIncrementTick+0x164>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a59c:	429a      	cmp	r2, r3
 800a59e:	d3b9      	bcc.n	800a514 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a5a4:	e7b6      	b.n	800a514 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a5a6:	4b17      	ldr	r3, [pc, #92]	; (800a604 <xTaskIncrementTick+0x164>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5ac:	4914      	ldr	r1, [pc, #80]	; (800a600 <xTaskIncrementTick+0x160>)
 800a5ae:	4613      	mov	r3, r2
 800a5b0:	009b      	lsls	r3, r3, #2
 800a5b2:	4413      	add	r3, r2
 800a5b4:	009b      	lsls	r3, r3, #2
 800a5b6:	440b      	add	r3, r1
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	d901      	bls.n	800a5c2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800a5be:	2301      	movs	r3, #1
 800a5c0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a5c2:	4b11      	ldr	r3, [pc, #68]	; (800a608 <xTaskIncrementTick+0x168>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d007      	beq.n	800a5da <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	617b      	str	r3, [r7, #20]
 800a5ce:	e004      	b.n	800a5da <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a5d0:	4b0e      	ldr	r3, [pc, #56]	; (800a60c <xTaskIncrementTick+0x16c>)
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	3301      	adds	r3, #1
 800a5d6:	4a0d      	ldr	r2, [pc, #52]	; (800a60c <xTaskIncrementTick+0x16c>)
 800a5d8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a5da:	697b      	ldr	r3, [r7, #20]
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3718      	adds	r7, #24
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}
 800a5e4:	200022fc 	.word	0x200022fc
 800a5e8:	200022d8 	.word	0x200022d8
 800a5ec:	2000228c 	.word	0x2000228c
 800a5f0:	20002290 	.word	0x20002290
 800a5f4:	200022ec 	.word	0x200022ec
 800a5f8:	200022f4 	.word	0x200022f4
 800a5fc:	200022dc 	.word	0x200022dc
 800a600:	200021d8 	.word	0x200021d8
 800a604:	200021d4 	.word	0x200021d4
 800a608:	200022e8 	.word	0x200022e8
 800a60c:	200022e4 	.word	0x200022e4

0800a610 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a610:	b480      	push	{r7}
 800a612:	b087      	sub	sp, #28
 800a614:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a616:	4b27      	ldr	r3, [pc, #156]	; (800a6b4 <vTaskSwitchContext+0xa4>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d003      	beq.n	800a626 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a61e:	4b26      	ldr	r3, [pc, #152]	; (800a6b8 <vTaskSwitchContext+0xa8>)
 800a620:	2201      	movs	r2, #1
 800a622:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a624:	e03f      	b.n	800a6a6 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800a626:	4b24      	ldr	r3, [pc, #144]	; (800a6b8 <vTaskSwitchContext+0xa8>)
 800a628:	2200      	movs	r2, #0
 800a62a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a62c:	4b23      	ldr	r3, [pc, #140]	; (800a6bc <vTaskSwitchContext+0xac>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	fab3 f383 	clz	r3, r3
 800a638:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a63a:	7afb      	ldrb	r3, [r7, #11]
 800a63c:	f1c3 031f 	rsb	r3, r3, #31
 800a640:	617b      	str	r3, [r7, #20]
 800a642:	491f      	ldr	r1, [pc, #124]	; (800a6c0 <vTaskSwitchContext+0xb0>)
 800a644:	697a      	ldr	r2, [r7, #20]
 800a646:	4613      	mov	r3, r2
 800a648:	009b      	lsls	r3, r3, #2
 800a64a:	4413      	add	r3, r2
 800a64c:	009b      	lsls	r3, r3, #2
 800a64e:	440b      	add	r3, r1
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d10a      	bne.n	800a66c <vTaskSwitchContext+0x5c>
	__asm volatile
 800a656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a65a:	f383 8811 	msr	BASEPRI, r3
 800a65e:	f3bf 8f6f 	isb	sy
 800a662:	f3bf 8f4f 	dsb	sy
 800a666:	607b      	str	r3, [r7, #4]
}
 800a668:	bf00      	nop
 800a66a:	e7fe      	b.n	800a66a <vTaskSwitchContext+0x5a>
 800a66c:	697a      	ldr	r2, [r7, #20]
 800a66e:	4613      	mov	r3, r2
 800a670:	009b      	lsls	r3, r3, #2
 800a672:	4413      	add	r3, r2
 800a674:	009b      	lsls	r3, r3, #2
 800a676:	4a12      	ldr	r2, [pc, #72]	; (800a6c0 <vTaskSwitchContext+0xb0>)
 800a678:	4413      	add	r3, r2
 800a67a:	613b      	str	r3, [r7, #16]
 800a67c:	693b      	ldr	r3, [r7, #16]
 800a67e:	685b      	ldr	r3, [r3, #4]
 800a680:	685a      	ldr	r2, [r3, #4]
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	605a      	str	r2, [r3, #4]
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	685a      	ldr	r2, [r3, #4]
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	3308      	adds	r3, #8
 800a68e:	429a      	cmp	r2, r3
 800a690:	d104      	bne.n	800a69c <vTaskSwitchContext+0x8c>
 800a692:	693b      	ldr	r3, [r7, #16]
 800a694:	685b      	ldr	r3, [r3, #4]
 800a696:	685a      	ldr	r2, [r3, #4]
 800a698:	693b      	ldr	r3, [r7, #16]
 800a69a:	605a      	str	r2, [r3, #4]
 800a69c:	693b      	ldr	r3, [r7, #16]
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	68db      	ldr	r3, [r3, #12]
 800a6a2:	4a08      	ldr	r2, [pc, #32]	; (800a6c4 <vTaskSwitchContext+0xb4>)
 800a6a4:	6013      	str	r3, [r2, #0]
}
 800a6a6:	bf00      	nop
 800a6a8:	371c      	adds	r7, #28
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b0:	4770      	bx	lr
 800a6b2:	bf00      	nop
 800a6b4:	200022fc 	.word	0x200022fc
 800a6b8:	200022e8 	.word	0x200022e8
 800a6bc:	200022dc 	.word	0x200022dc
 800a6c0:	200021d8 	.word	0x200021d8
 800a6c4:	200021d4 	.word	0x200021d4

0800a6c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b082      	sub	sp, #8
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a6d0:	f000 f852 	bl	800a778 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a6d4:	4b06      	ldr	r3, [pc, #24]	; (800a6f0 <prvIdleTask+0x28>)
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	2b01      	cmp	r3, #1
 800a6da:	d9f9      	bls.n	800a6d0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a6dc:	4b05      	ldr	r3, [pc, #20]	; (800a6f4 <prvIdleTask+0x2c>)
 800a6de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6e2:	601a      	str	r2, [r3, #0]
 800a6e4:	f3bf 8f4f 	dsb	sy
 800a6e8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a6ec:	e7f0      	b.n	800a6d0 <prvIdleTask+0x8>
 800a6ee:	bf00      	nop
 800a6f0:	200021d8 	.word	0x200021d8
 800a6f4:	e000ed04 	.word	0xe000ed04

0800a6f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b082      	sub	sp, #8
 800a6fc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a6fe:	2300      	movs	r3, #0
 800a700:	607b      	str	r3, [r7, #4]
 800a702:	e00c      	b.n	800a71e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a704:	687a      	ldr	r2, [r7, #4]
 800a706:	4613      	mov	r3, r2
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	4413      	add	r3, r2
 800a70c:	009b      	lsls	r3, r3, #2
 800a70e:	4a12      	ldr	r2, [pc, #72]	; (800a758 <prvInitialiseTaskLists+0x60>)
 800a710:	4413      	add	r3, r2
 800a712:	4618      	mov	r0, r3
 800a714:	f7ff fb3f 	bl	8009d96 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	3301      	adds	r3, #1
 800a71c:	607b      	str	r3, [r7, #4]
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2b06      	cmp	r3, #6
 800a722:	d9ef      	bls.n	800a704 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a724:	480d      	ldr	r0, [pc, #52]	; (800a75c <prvInitialiseTaskLists+0x64>)
 800a726:	f7ff fb36 	bl	8009d96 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a72a:	480d      	ldr	r0, [pc, #52]	; (800a760 <prvInitialiseTaskLists+0x68>)
 800a72c:	f7ff fb33 	bl	8009d96 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a730:	480c      	ldr	r0, [pc, #48]	; (800a764 <prvInitialiseTaskLists+0x6c>)
 800a732:	f7ff fb30 	bl	8009d96 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a736:	480c      	ldr	r0, [pc, #48]	; (800a768 <prvInitialiseTaskLists+0x70>)
 800a738:	f7ff fb2d 	bl	8009d96 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a73c:	480b      	ldr	r0, [pc, #44]	; (800a76c <prvInitialiseTaskLists+0x74>)
 800a73e:	f7ff fb2a 	bl	8009d96 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a742:	4b0b      	ldr	r3, [pc, #44]	; (800a770 <prvInitialiseTaskLists+0x78>)
 800a744:	4a05      	ldr	r2, [pc, #20]	; (800a75c <prvInitialiseTaskLists+0x64>)
 800a746:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a748:	4b0a      	ldr	r3, [pc, #40]	; (800a774 <prvInitialiseTaskLists+0x7c>)
 800a74a:	4a05      	ldr	r2, [pc, #20]	; (800a760 <prvInitialiseTaskLists+0x68>)
 800a74c:	601a      	str	r2, [r3, #0]
}
 800a74e:	bf00      	nop
 800a750:	3708      	adds	r7, #8
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
 800a756:	bf00      	nop
 800a758:	200021d8 	.word	0x200021d8
 800a75c:	20002264 	.word	0x20002264
 800a760:	20002278 	.word	0x20002278
 800a764:	20002294 	.word	0x20002294
 800a768:	200022a8 	.word	0x200022a8
 800a76c:	200022c0 	.word	0x200022c0
 800a770:	2000228c 	.word	0x2000228c
 800a774:	20002290 	.word	0x20002290

0800a778 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b082      	sub	sp, #8
 800a77c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a77e:	e019      	b.n	800a7b4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a780:	f000 fa08 	bl	800ab94 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a784:	4b10      	ldr	r3, [pc, #64]	; (800a7c8 <prvCheckTasksWaitingTermination+0x50>)
 800a786:	68db      	ldr	r3, [r3, #12]
 800a788:	68db      	ldr	r3, [r3, #12]
 800a78a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	3304      	adds	r3, #4
 800a790:	4618      	mov	r0, r3
 800a792:	f7ff fb8a 	bl	8009eaa <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a796:	4b0d      	ldr	r3, [pc, #52]	; (800a7cc <prvCheckTasksWaitingTermination+0x54>)
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	3b01      	subs	r3, #1
 800a79c:	4a0b      	ldr	r2, [pc, #44]	; (800a7cc <prvCheckTasksWaitingTermination+0x54>)
 800a79e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a7a0:	4b0b      	ldr	r3, [pc, #44]	; (800a7d0 <prvCheckTasksWaitingTermination+0x58>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	3b01      	subs	r3, #1
 800a7a6:	4a0a      	ldr	r2, [pc, #40]	; (800a7d0 <prvCheckTasksWaitingTermination+0x58>)
 800a7a8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a7aa:	f000 fa23 	bl	800abf4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f000 f810 	bl	800a7d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a7b4:	4b06      	ldr	r3, [pc, #24]	; (800a7d0 <prvCheckTasksWaitingTermination+0x58>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d1e1      	bne.n	800a780 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a7bc:	bf00      	nop
 800a7be:	bf00      	nop
 800a7c0:	3708      	adds	r7, #8
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}
 800a7c6:	bf00      	nop
 800a7c8:	200022a8 	.word	0x200022a8
 800a7cc:	200022d4 	.word	0x200022d4
 800a7d0:	200022bc 	.word	0x200022bc

0800a7d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b084      	sub	sp, #16
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d108      	bne.n	800a7f8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f000 fb80 	bl	800aef0 <vPortFree>
				vPortFree( pxTCB );
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f000 fb7d 	bl	800aef0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a7f6:	e018      	b.n	800a82a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a7fe:	2b01      	cmp	r3, #1
 800a800:	d103      	bne.n	800a80a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 fb74 	bl	800aef0 <vPortFree>
	}
 800a808:	e00f      	b.n	800a82a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a810:	2b02      	cmp	r3, #2
 800a812:	d00a      	beq.n	800a82a <prvDeleteTCB+0x56>
	__asm volatile
 800a814:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a818:	f383 8811 	msr	BASEPRI, r3
 800a81c:	f3bf 8f6f 	isb	sy
 800a820:	f3bf 8f4f 	dsb	sy
 800a824:	60fb      	str	r3, [r7, #12]
}
 800a826:	bf00      	nop
 800a828:	e7fe      	b.n	800a828 <prvDeleteTCB+0x54>
	}
 800a82a:	bf00      	nop
 800a82c:	3710      	adds	r7, #16
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
	...

0800a834 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a834:	b480      	push	{r7}
 800a836:	b083      	sub	sp, #12
 800a838:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a83a:	4b0c      	ldr	r3, [pc, #48]	; (800a86c <prvResetNextTaskUnblockTime+0x38>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d104      	bne.n	800a84e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a844:	4b0a      	ldr	r3, [pc, #40]	; (800a870 <prvResetNextTaskUnblockTime+0x3c>)
 800a846:	f04f 32ff 	mov.w	r2, #4294967295
 800a84a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a84c:	e008      	b.n	800a860 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a84e:	4b07      	ldr	r3, [pc, #28]	; (800a86c <prvResetNextTaskUnblockTime+0x38>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	68db      	ldr	r3, [r3, #12]
 800a854:	68db      	ldr	r3, [r3, #12]
 800a856:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	4a04      	ldr	r2, [pc, #16]	; (800a870 <prvResetNextTaskUnblockTime+0x3c>)
 800a85e:	6013      	str	r3, [r2, #0]
}
 800a860:	bf00      	nop
 800a862:	370c      	adds	r7, #12
 800a864:	46bd      	mov	sp, r7
 800a866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86a:	4770      	bx	lr
 800a86c:	2000228c 	.word	0x2000228c
 800a870:	200022f4 	.word	0x200022f4

0800a874 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b084      	sub	sp, #16
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
 800a87c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a87e:	4b29      	ldr	r3, [pc, #164]	; (800a924 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a884:	4b28      	ldr	r3, [pc, #160]	; (800a928 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	3304      	adds	r3, #4
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7ff fb0d 	bl	8009eaa <uxListRemove>
 800a890:	4603      	mov	r3, r0
 800a892:	2b00      	cmp	r3, #0
 800a894:	d10b      	bne.n	800a8ae <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a896:	4b24      	ldr	r3, [pc, #144]	; (800a928 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a89c:	2201      	movs	r2, #1
 800a89e:	fa02 f303 	lsl.w	r3, r2, r3
 800a8a2:	43da      	mvns	r2, r3
 800a8a4:	4b21      	ldr	r3, [pc, #132]	; (800a92c <prvAddCurrentTaskToDelayedList+0xb8>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	4013      	ands	r3, r2
 800a8aa:	4a20      	ldr	r2, [pc, #128]	; (800a92c <prvAddCurrentTaskToDelayedList+0xb8>)
 800a8ac:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8b4:	d10a      	bne.n	800a8cc <prvAddCurrentTaskToDelayedList+0x58>
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d007      	beq.n	800a8cc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8bc:	4b1a      	ldr	r3, [pc, #104]	; (800a928 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	3304      	adds	r3, #4
 800a8c2:	4619      	mov	r1, r3
 800a8c4:	481a      	ldr	r0, [pc, #104]	; (800a930 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a8c6:	f7ff fa93 	bl	8009df0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a8ca:	e026      	b.n	800a91a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a8cc:	68fa      	ldr	r2, [r7, #12]
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	4413      	add	r3, r2
 800a8d2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a8d4:	4b14      	ldr	r3, [pc, #80]	; (800a928 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	68ba      	ldr	r2, [r7, #8]
 800a8da:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a8dc:	68ba      	ldr	r2, [r7, #8]
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	d209      	bcs.n	800a8f8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8e4:	4b13      	ldr	r3, [pc, #76]	; (800a934 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a8e6:	681a      	ldr	r2, [r3, #0]
 800a8e8:	4b0f      	ldr	r3, [pc, #60]	; (800a928 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	3304      	adds	r3, #4
 800a8ee:	4619      	mov	r1, r3
 800a8f0:	4610      	mov	r0, r2
 800a8f2:	f7ff faa1 	bl	8009e38 <vListInsert>
}
 800a8f6:	e010      	b.n	800a91a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8f8:	4b0f      	ldr	r3, [pc, #60]	; (800a938 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a8fa:	681a      	ldr	r2, [r3, #0]
 800a8fc:	4b0a      	ldr	r3, [pc, #40]	; (800a928 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	3304      	adds	r3, #4
 800a902:	4619      	mov	r1, r3
 800a904:	4610      	mov	r0, r2
 800a906:	f7ff fa97 	bl	8009e38 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a90a:	4b0c      	ldr	r3, [pc, #48]	; (800a93c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	68ba      	ldr	r2, [r7, #8]
 800a910:	429a      	cmp	r2, r3
 800a912:	d202      	bcs.n	800a91a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a914:	4a09      	ldr	r2, [pc, #36]	; (800a93c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	6013      	str	r3, [r2, #0]
}
 800a91a:	bf00      	nop
 800a91c:	3710      	adds	r7, #16
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}
 800a922:	bf00      	nop
 800a924:	200022d8 	.word	0x200022d8
 800a928:	200021d4 	.word	0x200021d4
 800a92c:	200022dc 	.word	0x200022dc
 800a930:	200022c0 	.word	0x200022c0
 800a934:	20002290 	.word	0x20002290
 800a938:	2000228c 	.word	0x2000228c
 800a93c:	200022f4 	.word	0x200022f4

0800a940 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a940:	b480      	push	{r7}
 800a942:	b085      	sub	sp, #20
 800a944:	af00      	add	r7, sp, #0
 800a946:	60f8      	str	r0, [r7, #12]
 800a948:	60b9      	str	r1, [r7, #8]
 800a94a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	3b04      	subs	r3, #4
 800a950:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a958:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	3b04      	subs	r3, #4
 800a95e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	f023 0201 	bic.w	r2, r3, #1
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	3b04      	subs	r3, #4
 800a96e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a970:	4a0c      	ldr	r2, [pc, #48]	; (800a9a4 <pxPortInitialiseStack+0x64>)
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	3b14      	subs	r3, #20
 800a97a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	3b04      	subs	r3, #4
 800a986:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	f06f 0202 	mvn.w	r2, #2
 800a98e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	3b20      	subs	r3, #32
 800a994:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a996:	68fb      	ldr	r3, [r7, #12]
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3714      	adds	r7, #20
 800a99c:	46bd      	mov	sp, r7
 800a99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a2:	4770      	bx	lr
 800a9a4:	0800a9a9 	.word	0x0800a9a9

0800a9a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b085      	sub	sp, #20
 800a9ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a9b2:	4b12      	ldr	r3, [pc, #72]	; (800a9fc <prvTaskExitError+0x54>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9ba:	d00a      	beq.n	800a9d2 <prvTaskExitError+0x2a>
	__asm volatile
 800a9bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9c0:	f383 8811 	msr	BASEPRI, r3
 800a9c4:	f3bf 8f6f 	isb	sy
 800a9c8:	f3bf 8f4f 	dsb	sy
 800a9cc:	60fb      	str	r3, [r7, #12]
}
 800a9ce:	bf00      	nop
 800a9d0:	e7fe      	b.n	800a9d0 <prvTaskExitError+0x28>
	__asm volatile
 800a9d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d6:	f383 8811 	msr	BASEPRI, r3
 800a9da:	f3bf 8f6f 	isb	sy
 800a9de:	f3bf 8f4f 	dsb	sy
 800a9e2:	60bb      	str	r3, [r7, #8]
}
 800a9e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a9e6:	bf00      	nop
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d0fc      	beq.n	800a9e8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a9ee:	bf00      	nop
 800a9f0:	bf00      	nop
 800a9f2:	3714      	adds	r7, #20
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fa:	4770      	bx	lr
 800a9fc:	2000000c 	.word	0x2000000c

0800aa00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aa00:	4b07      	ldr	r3, [pc, #28]	; (800aa20 <pxCurrentTCBConst2>)
 800aa02:	6819      	ldr	r1, [r3, #0]
 800aa04:	6808      	ldr	r0, [r1, #0]
 800aa06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa0a:	f380 8809 	msr	PSP, r0
 800aa0e:	f3bf 8f6f 	isb	sy
 800aa12:	f04f 0000 	mov.w	r0, #0
 800aa16:	f380 8811 	msr	BASEPRI, r0
 800aa1a:	4770      	bx	lr
 800aa1c:	f3af 8000 	nop.w

0800aa20 <pxCurrentTCBConst2>:
 800aa20:	200021d4 	.word	0x200021d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800aa24:	bf00      	nop
 800aa26:	bf00      	nop

0800aa28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800aa28:	4808      	ldr	r0, [pc, #32]	; (800aa4c <prvPortStartFirstTask+0x24>)
 800aa2a:	6800      	ldr	r0, [r0, #0]
 800aa2c:	6800      	ldr	r0, [r0, #0]
 800aa2e:	f380 8808 	msr	MSP, r0
 800aa32:	f04f 0000 	mov.w	r0, #0
 800aa36:	f380 8814 	msr	CONTROL, r0
 800aa3a:	b662      	cpsie	i
 800aa3c:	b661      	cpsie	f
 800aa3e:	f3bf 8f4f 	dsb	sy
 800aa42:	f3bf 8f6f 	isb	sy
 800aa46:	df00      	svc	0
 800aa48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aa4a:	bf00      	nop
 800aa4c:	e000ed08 	.word	0xe000ed08

0800aa50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b086      	sub	sp, #24
 800aa54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aa56:	4b46      	ldr	r3, [pc, #280]	; (800ab70 <xPortStartScheduler+0x120>)
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	4a46      	ldr	r2, [pc, #280]	; (800ab74 <xPortStartScheduler+0x124>)
 800aa5c:	4293      	cmp	r3, r2
 800aa5e:	d10a      	bne.n	800aa76 <xPortStartScheduler+0x26>
	__asm volatile
 800aa60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa64:	f383 8811 	msr	BASEPRI, r3
 800aa68:	f3bf 8f6f 	isb	sy
 800aa6c:	f3bf 8f4f 	dsb	sy
 800aa70:	613b      	str	r3, [r7, #16]
}
 800aa72:	bf00      	nop
 800aa74:	e7fe      	b.n	800aa74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aa76:	4b3e      	ldr	r3, [pc, #248]	; (800ab70 <xPortStartScheduler+0x120>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	4a3f      	ldr	r2, [pc, #252]	; (800ab78 <xPortStartScheduler+0x128>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d10a      	bne.n	800aa96 <xPortStartScheduler+0x46>
	__asm volatile
 800aa80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa84:	f383 8811 	msr	BASEPRI, r3
 800aa88:	f3bf 8f6f 	isb	sy
 800aa8c:	f3bf 8f4f 	dsb	sy
 800aa90:	60fb      	str	r3, [r7, #12]
}
 800aa92:	bf00      	nop
 800aa94:	e7fe      	b.n	800aa94 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aa96:	4b39      	ldr	r3, [pc, #228]	; (800ab7c <xPortStartScheduler+0x12c>)
 800aa98:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	781b      	ldrb	r3, [r3, #0]
 800aa9e:	b2db      	uxtb	r3, r3
 800aaa0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	22ff      	movs	r2, #255	; 0xff
 800aaa6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aaa8:	697b      	ldr	r3, [r7, #20]
 800aaaa:	781b      	ldrb	r3, [r3, #0]
 800aaac:	b2db      	uxtb	r3, r3
 800aaae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aab0:	78fb      	ldrb	r3, [r7, #3]
 800aab2:	b2db      	uxtb	r3, r3
 800aab4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800aab8:	b2da      	uxtb	r2, r3
 800aaba:	4b31      	ldr	r3, [pc, #196]	; (800ab80 <xPortStartScheduler+0x130>)
 800aabc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aabe:	4b31      	ldr	r3, [pc, #196]	; (800ab84 <xPortStartScheduler+0x134>)
 800aac0:	2207      	movs	r2, #7
 800aac2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aac4:	e009      	b.n	800aada <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800aac6:	4b2f      	ldr	r3, [pc, #188]	; (800ab84 <xPortStartScheduler+0x134>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	3b01      	subs	r3, #1
 800aacc:	4a2d      	ldr	r2, [pc, #180]	; (800ab84 <xPortStartScheduler+0x134>)
 800aace:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aad0:	78fb      	ldrb	r3, [r7, #3]
 800aad2:	b2db      	uxtb	r3, r3
 800aad4:	005b      	lsls	r3, r3, #1
 800aad6:	b2db      	uxtb	r3, r3
 800aad8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aada:	78fb      	ldrb	r3, [r7, #3]
 800aadc:	b2db      	uxtb	r3, r3
 800aade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aae2:	2b80      	cmp	r3, #128	; 0x80
 800aae4:	d0ef      	beq.n	800aac6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aae6:	4b27      	ldr	r3, [pc, #156]	; (800ab84 <xPortStartScheduler+0x134>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f1c3 0307 	rsb	r3, r3, #7
 800aaee:	2b04      	cmp	r3, #4
 800aaf0:	d00a      	beq.n	800ab08 <xPortStartScheduler+0xb8>
	__asm volatile
 800aaf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaf6:	f383 8811 	msr	BASEPRI, r3
 800aafa:	f3bf 8f6f 	isb	sy
 800aafe:	f3bf 8f4f 	dsb	sy
 800ab02:	60bb      	str	r3, [r7, #8]
}
 800ab04:	bf00      	nop
 800ab06:	e7fe      	b.n	800ab06 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ab08:	4b1e      	ldr	r3, [pc, #120]	; (800ab84 <xPortStartScheduler+0x134>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	021b      	lsls	r3, r3, #8
 800ab0e:	4a1d      	ldr	r2, [pc, #116]	; (800ab84 <xPortStartScheduler+0x134>)
 800ab10:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ab12:	4b1c      	ldr	r3, [pc, #112]	; (800ab84 <xPortStartScheduler+0x134>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ab1a:	4a1a      	ldr	r2, [pc, #104]	; (800ab84 <xPortStartScheduler+0x134>)
 800ab1c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	b2da      	uxtb	r2, r3
 800ab22:	697b      	ldr	r3, [r7, #20]
 800ab24:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ab26:	4b18      	ldr	r3, [pc, #96]	; (800ab88 <xPortStartScheduler+0x138>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	4a17      	ldr	r2, [pc, #92]	; (800ab88 <xPortStartScheduler+0x138>)
 800ab2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ab30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ab32:	4b15      	ldr	r3, [pc, #84]	; (800ab88 <xPortStartScheduler+0x138>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	4a14      	ldr	r2, [pc, #80]	; (800ab88 <xPortStartScheduler+0x138>)
 800ab38:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ab3c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ab3e:	f000 f8dd 	bl	800acfc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ab42:	4b12      	ldr	r3, [pc, #72]	; (800ab8c <xPortStartScheduler+0x13c>)
 800ab44:	2200      	movs	r2, #0
 800ab46:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ab48:	f000 f8fc 	bl	800ad44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ab4c:	4b10      	ldr	r3, [pc, #64]	; (800ab90 <xPortStartScheduler+0x140>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	4a0f      	ldr	r2, [pc, #60]	; (800ab90 <xPortStartScheduler+0x140>)
 800ab52:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ab56:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ab58:	f7ff ff66 	bl	800aa28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ab5c:	f7ff fd58 	bl	800a610 <vTaskSwitchContext>
	prvTaskExitError();
 800ab60:	f7ff ff22 	bl	800a9a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ab64:	2300      	movs	r3, #0
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3718      	adds	r7, #24
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop
 800ab70:	e000ed00 	.word	0xe000ed00
 800ab74:	410fc271 	.word	0x410fc271
 800ab78:	410fc270 	.word	0x410fc270
 800ab7c:	e000e400 	.word	0xe000e400
 800ab80:	20002300 	.word	0x20002300
 800ab84:	20002304 	.word	0x20002304
 800ab88:	e000ed20 	.word	0xe000ed20
 800ab8c:	2000000c 	.word	0x2000000c
 800ab90:	e000ef34 	.word	0xe000ef34

0800ab94 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ab94:	b480      	push	{r7}
 800ab96:	b083      	sub	sp, #12
 800ab98:	af00      	add	r7, sp, #0
	__asm volatile
 800ab9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab9e:	f383 8811 	msr	BASEPRI, r3
 800aba2:	f3bf 8f6f 	isb	sy
 800aba6:	f3bf 8f4f 	dsb	sy
 800abaa:	607b      	str	r3, [r7, #4]
}
 800abac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800abae:	4b0f      	ldr	r3, [pc, #60]	; (800abec <vPortEnterCritical+0x58>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	3301      	adds	r3, #1
 800abb4:	4a0d      	ldr	r2, [pc, #52]	; (800abec <vPortEnterCritical+0x58>)
 800abb6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800abb8:	4b0c      	ldr	r3, [pc, #48]	; (800abec <vPortEnterCritical+0x58>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	2b01      	cmp	r3, #1
 800abbe:	d10f      	bne.n	800abe0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800abc0:	4b0b      	ldr	r3, [pc, #44]	; (800abf0 <vPortEnterCritical+0x5c>)
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	b2db      	uxtb	r3, r3
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d00a      	beq.n	800abe0 <vPortEnterCritical+0x4c>
	__asm volatile
 800abca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abce:	f383 8811 	msr	BASEPRI, r3
 800abd2:	f3bf 8f6f 	isb	sy
 800abd6:	f3bf 8f4f 	dsb	sy
 800abda:	603b      	str	r3, [r7, #0]
}
 800abdc:	bf00      	nop
 800abde:	e7fe      	b.n	800abde <vPortEnterCritical+0x4a>
	}
}
 800abe0:	bf00      	nop
 800abe2:	370c      	adds	r7, #12
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr
 800abec:	2000000c 	.word	0x2000000c
 800abf0:	e000ed04 	.word	0xe000ed04

0800abf4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800abf4:	b480      	push	{r7}
 800abf6:	b083      	sub	sp, #12
 800abf8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800abfa:	4b12      	ldr	r3, [pc, #72]	; (800ac44 <vPortExitCritical+0x50>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d10a      	bne.n	800ac18 <vPortExitCritical+0x24>
	__asm volatile
 800ac02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac06:	f383 8811 	msr	BASEPRI, r3
 800ac0a:	f3bf 8f6f 	isb	sy
 800ac0e:	f3bf 8f4f 	dsb	sy
 800ac12:	607b      	str	r3, [r7, #4]
}
 800ac14:	bf00      	nop
 800ac16:	e7fe      	b.n	800ac16 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ac18:	4b0a      	ldr	r3, [pc, #40]	; (800ac44 <vPortExitCritical+0x50>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	3b01      	subs	r3, #1
 800ac1e:	4a09      	ldr	r2, [pc, #36]	; (800ac44 <vPortExitCritical+0x50>)
 800ac20:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ac22:	4b08      	ldr	r3, [pc, #32]	; (800ac44 <vPortExitCritical+0x50>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d105      	bne.n	800ac36 <vPortExitCritical+0x42>
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ac34:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ac36:	bf00      	nop
 800ac38:	370c      	adds	r7, #12
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac40:	4770      	bx	lr
 800ac42:	bf00      	nop
 800ac44:	2000000c 	.word	0x2000000c
	...

0800ac50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ac50:	f3ef 8009 	mrs	r0, PSP
 800ac54:	f3bf 8f6f 	isb	sy
 800ac58:	4b15      	ldr	r3, [pc, #84]	; (800acb0 <pxCurrentTCBConst>)
 800ac5a:	681a      	ldr	r2, [r3, #0]
 800ac5c:	f01e 0f10 	tst.w	lr, #16
 800ac60:	bf08      	it	eq
 800ac62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ac66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac6a:	6010      	str	r0, [r2, #0]
 800ac6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ac70:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ac74:	f380 8811 	msr	BASEPRI, r0
 800ac78:	f3bf 8f4f 	dsb	sy
 800ac7c:	f3bf 8f6f 	isb	sy
 800ac80:	f7ff fcc6 	bl	800a610 <vTaskSwitchContext>
 800ac84:	f04f 0000 	mov.w	r0, #0
 800ac88:	f380 8811 	msr	BASEPRI, r0
 800ac8c:	bc09      	pop	{r0, r3}
 800ac8e:	6819      	ldr	r1, [r3, #0]
 800ac90:	6808      	ldr	r0, [r1, #0]
 800ac92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac96:	f01e 0f10 	tst.w	lr, #16
 800ac9a:	bf08      	it	eq
 800ac9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aca0:	f380 8809 	msr	PSP, r0
 800aca4:	f3bf 8f6f 	isb	sy
 800aca8:	4770      	bx	lr
 800acaa:	bf00      	nop
 800acac:	f3af 8000 	nop.w

0800acb0 <pxCurrentTCBConst>:
 800acb0:	200021d4 	.word	0x200021d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800acb4:	bf00      	nop
 800acb6:	bf00      	nop

0800acb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b082      	sub	sp, #8
 800acbc:	af00      	add	r7, sp, #0
	__asm volatile
 800acbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc2:	f383 8811 	msr	BASEPRI, r3
 800acc6:	f3bf 8f6f 	isb	sy
 800acca:	f3bf 8f4f 	dsb	sy
 800acce:	607b      	str	r3, [r7, #4]
}
 800acd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800acd2:	f7ff fbe5 	bl	800a4a0 <xTaskIncrementTick>
 800acd6:	4603      	mov	r3, r0
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d003      	beq.n	800ace4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800acdc:	4b06      	ldr	r3, [pc, #24]	; (800acf8 <SysTick_Handler+0x40>)
 800acde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ace2:	601a      	str	r2, [r3, #0]
 800ace4:	2300      	movs	r3, #0
 800ace6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	f383 8811 	msr	BASEPRI, r3
}
 800acee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800acf0:	bf00      	nop
 800acf2:	3708      	adds	r7, #8
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bd80      	pop	{r7, pc}
 800acf8:	e000ed04 	.word	0xe000ed04

0800acfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800acfc:	b480      	push	{r7}
 800acfe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ad00:	4b0b      	ldr	r3, [pc, #44]	; (800ad30 <vPortSetupTimerInterrupt+0x34>)
 800ad02:	2200      	movs	r2, #0
 800ad04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ad06:	4b0b      	ldr	r3, [pc, #44]	; (800ad34 <vPortSetupTimerInterrupt+0x38>)
 800ad08:	2200      	movs	r2, #0
 800ad0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ad0c:	4b0a      	ldr	r3, [pc, #40]	; (800ad38 <vPortSetupTimerInterrupt+0x3c>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4a0a      	ldr	r2, [pc, #40]	; (800ad3c <vPortSetupTimerInterrupt+0x40>)
 800ad12:	fba2 2303 	umull	r2, r3, r2, r3
 800ad16:	099b      	lsrs	r3, r3, #6
 800ad18:	4a09      	ldr	r2, [pc, #36]	; (800ad40 <vPortSetupTimerInterrupt+0x44>)
 800ad1a:	3b01      	subs	r3, #1
 800ad1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ad1e:	4b04      	ldr	r3, [pc, #16]	; (800ad30 <vPortSetupTimerInterrupt+0x34>)
 800ad20:	2207      	movs	r2, #7
 800ad22:	601a      	str	r2, [r3, #0]
}
 800ad24:	bf00      	nop
 800ad26:	46bd      	mov	sp, r7
 800ad28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2c:	4770      	bx	lr
 800ad2e:	bf00      	nop
 800ad30:	e000e010 	.word	0xe000e010
 800ad34:	e000e018 	.word	0xe000e018
 800ad38:	20000000 	.word	0x20000000
 800ad3c:	10624dd3 	.word	0x10624dd3
 800ad40:	e000e014 	.word	0xe000e014

0800ad44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ad44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ad54 <vPortEnableVFP+0x10>
 800ad48:	6801      	ldr	r1, [r0, #0]
 800ad4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ad4e:	6001      	str	r1, [r0, #0]
 800ad50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ad52:	bf00      	nop
 800ad54:	e000ed88 	.word	0xe000ed88

0800ad58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b08a      	sub	sp, #40	; 0x28
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ad60:	2300      	movs	r3, #0
 800ad62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ad64:	f7ff faf2 	bl	800a34c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ad68:	4b5b      	ldr	r3, [pc, #364]	; (800aed8 <pvPortMalloc+0x180>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d101      	bne.n	800ad74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ad70:	f000 f920 	bl	800afb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ad74:	4b59      	ldr	r3, [pc, #356]	; (800aedc <pvPortMalloc+0x184>)
 800ad76:	681a      	ldr	r2, [r3, #0]
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	4013      	ands	r3, r2
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	f040 8093 	bne.w	800aea8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d01d      	beq.n	800adc4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ad88:	2208      	movs	r2, #8
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	4413      	add	r3, r2
 800ad8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f003 0307 	and.w	r3, r3, #7
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d014      	beq.n	800adc4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	f023 0307 	bic.w	r3, r3, #7
 800ada0:	3308      	adds	r3, #8
 800ada2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	f003 0307 	and.w	r3, r3, #7
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d00a      	beq.n	800adc4 <pvPortMalloc+0x6c>
	__asm volatile
 800adae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adb2:	f383 8811 	msr	BASEPRI, r3
 800adb6:	f3bf 8f6f 	isb	sy
 800adba:	f3bf 8f4f 	dsb	sy
 800adbe:	617b      	str	r3, [r7, #20]
}
 800adc0:	bf00      	nop
 800adc2:	e7fe      	b.n	800adc2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d06e      	beq.n	800aea8 <pvPortMalloc+0x150>
 800adca:	4b45      	ldr	r3, [pc, #276]	; (800aee0 <pvPortMalloc+0x188>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	687a      	ldr	r2, [r7, #4]
 800add0:	429a      	cmp	r2, r3
 800add2:	d869      	bhi.n	800aea8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800add4:	4b43      	ldr	r3, [pc, #268]	; (800aee4 <pvPortMalloc+0x18c>)
 800add6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800add8:	4b42      	ldr	r3, [pc, #264]	; (800aee4 <pvPortMalloc+0x18c>)
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800adde:	e004      	b.n	800adea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800ade0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ade2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ade4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800adea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	687a      	ldr	r2, [r7, #4]
 800adf0:	429a      	cmp	r2, r3
 800adf2:	d903      	bls.n	800adfc <pvPortMalloc+0xa4>
 800adf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d1f1      	bne.n	800ade0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800adfc:	4b36      	ldr	r3, [pc, #216]	; (800aed8 <pvPortMalloc+0x180>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae02:	429a      	cmp	r2, r3
 800ae04:	d050      	beq.n	800aea8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ae06:	6a3b      	ldr	r3, [r7, #32]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	2208      	movs	r2, #8
 800ae0c:	4413      	add	r3, r2
 800ae0e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ae10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae12:	681a      	ldr	r2, [r3, #0]
 800ae14:	6a3b      	ldr	r3, [r7, #32]
 800ae16:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ae18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae1a:	685a      	ldr	r2, [r3, #4]
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	1ad2      	subs	r2, r2, r3
 800ae20:	2308      	movs	r3, #8
 800ae22:	005b      	lsls	r3, r3, #1
 800ae24:	429a      	cmp	r2, r3
 800ae26:	d91f      	bls.n	800ae68 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ae28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	4413      	add	r3, r2
 800ae2e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae30:	69bb      	ldr	r3, [r7, #24]
 800ae32:	f003 0307 	and.w	r3, r3, #7
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d00a      	beq.n	800ae50 <pvPortMalloc+0xf8>
	__asm volatile
 800ae3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae3e:	f383 8811 	msr	BASEPRI, r3
 800ae42:	f3bf 8f6f 	isb	sy
 800ae46:	f3bf 8f4f 	dsb	sy
 800ae4a:	613b      	str	r3, [r7, #16]
}
 800ae4c:	bf00      	nop
 800ae4e:	e7fe      	b.n	800ae4e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ae50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae52:	685a      	ldr	r2, [r3, #4]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	1ad2      	subs	r2, r2, r3
 800ae58:	69bb      	ldr	r3, [r7, #24]
 800ae5a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ae5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae5e:	687a      	ldr	r2, [r7, #4]
 800ae60:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ae62:	69b8      	ldr	r0, [r7, #24]
 800ae64:	f000 f908 	bl	800b078 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ae68:	4b1d      	ldr	r3, [pc, #116]	; (800aee0 <pvPortMalloc+0x188>)
 800ae6a:	681a      	ldr	r2, [r3, #0]
 800ae6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae6e:	685b      	ldr	r3, [r3, #4]
 800ae70:	1ad3      	subs	r3, r2, r3
 800ae72:	4a1b      	ldr	r2, [pc, #108]	; (800aee0 <pvPortMalloc+0x188>)
 800ae74:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ae76:	4b1a      	ldr	r3, [pc, #104]	; (800aee0 <pvPortMalloc+0x188>)
 800ae78:	681a      	ldr	r2, [r3, #0]
 800ae7a:	4b1b      	ldr	r3, [pc, #108]	; (800aee8 <pvPortMalloc+0x190>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	429a      	cmp	r2, r3
 800ae80:	d203      	bcs.n	800ae8a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ae82:	4b17      	ldr	r3, [pc, #92]	; (800aee0 <pvPortMalloc+0x188>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	4a18      	ldr	r2, [pc, #96]	; (800aee8 <pvPortMalloc+0x190>)
 800ae88:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ae8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae8c:	685a      	ldr	r2, [r3, #4]
 800ae8e:	4b13      	ldr	r3, [pc, #76]	; (800aedc <pvPortMalloc+0x184>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	431a      	orrs	r2, r3
 800ae94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae96:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ae98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ae9e:	4b13      	ldr	r3, [pc, #76]	; (800aeec <pvPortMalloc+0x194>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	3301      	adds	r3, #1
 800aea4:	4a11      	ldr	r2, [pc, #68]	; (800aeec <pvPortMalloc+0x194>)
 800aea6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aea8:	f7ff fa5e 	bl	800a368 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aeac:	69fb      	ldr	r3, [r7, #28]
 800aeae:	f003 0307 	and.w	r3, r3, #7
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d00a      	beq.n	800aecc <pvPortMalloc+0x174>
	__asm volatile
 800aeb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeba:	f383 8811 	msr	BASEPRI, r3
 800aebe:	f3bf 8f6f 	isb	sy
 800aec2:	f3bf 8f4f 	dsb	sy
 800aec6:	60fb      	str	r3, [r7, #12]
}
 800aec8:	bf00      	nop
 800aeca:	e7fe      	b.n	800aeca <pvPortMalloc+0x172>
	return pvReturn;
 800aecc:	69fb      	ldr	r3, [r7, #28]
}
 800aece:	4618      	mov	r0, r3
 800aed0:	3728      	adds	r7, #40	; 0x28
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}
 800aed6:	bf00      	nop
 800aed8:	20005f10 	.word	0x20005f10
 800aedc:	20005f24 	.word	0x20005f24
 800aee0:	20005f14 	.word	0x20005f14
 800aee4:	20005f08 	.word	0x20005f08
 800aee8:	20005f18 	.word	0x20005f18
 800aeec:	20005f1c 	.word	0x20005f1c

0800aef0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b086      	sub	sp, #24
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d04d      	beq.n	800af9e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800af02:	2308      	movs	r3, #8
 800af04:	425b      	negs	r3, r3
 800af06:	697a      	ldr	r2, [r7, #20]
 800af08:	4413      	add	r3, r2
 800af0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800af0c:	697b      	ldr	r3, [r7, #20]
 800af0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800af10:	693b      	ldr	r3, [r7, #16]
 800af12:	685a      	ldr	r2, [r3, #4]
 800af14:	4b24      	ldr	r3, [pc, #144]	; (800afa8 <vPortFree+0xb8>)
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	4013      	ands	r3, r2
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d10a      	bne.n	800af34 <vPortFree+0x44>
	__asm volatile
 800af1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af22:	f383 8811 	msr	BASEPRI, r3
 800af26:	f3bf 8f6f 	isb	sy
 800af2a:	f3bf 8f4f 	dsb	sy
 800af2e:	60fb      	str	r3, [r7, #12]
}
 800af30:	bf00      	nop
 800af32:	e7fe      	b.n	800af32 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d00a      	beq.n	800af52 <vPortFree+0x62>
	__asm volatile
 800af3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af40:	f383 8811 	msr	BASEPRI, r3
 800af44:	f3bf 8f6f 	isb	sy
 800af48:	f3bf 8f4f 	dsb	sy
 800af4c:	60bb      	str	r3, [r7, #8]
}
 800af4e:	bf00      	nop
 800af50:	e7fe      	b.n	800af50 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800af52:	693b      	ldr	r3, [r7, #16]
 800af54:	685a      	ldr	r2, [r3, #4]
 800af56:	4b14      	ldr	r3, [pc, #80]	; (800afa8 <vPortFree+0xb8>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	4013      	ands	r3, r2
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d01e      	beq.n	800af9e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d11a      	bne.n	800af9e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800af68:	693b      	ldr	r3, [r7, #16]
 800af6a:	685a      	ldr	r2, [r3, #4]
 800af6c:	4b0e      	ldr	r3, [pc, #56]	; (800afa8 <vPortFree+0xb8>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	43db      	mvns	r3, r3
 800af72:	401a      	ands	r2, r3
 800af74:	693b      	ldr	r3, [r7, #16]
 800af76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800af78:	f7ff f9e8 	bl	800a34c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800af7c:	693b      	ldr	r3, [r7, #16]
 800af7e:	685a      	ldr	r2, [r3, #4]
 800af80:	4b0a      	ldr	r3, [pc, #40]	; (800afac <vPortFree+0xbc>)
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	4413      	add	r3, r2
 800af86:	4a09      	ldr	r2, [pc, #36]	; (800afac <vPortFree+0xbc>)
 800af88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800af8a:	6938      	ldr	r0, [r7, #16]
 800af8c:	f000 f874 	bl	800b078 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800af90:	4b07      	ldr	r3, [pc, #28]	; (800afb0 <vPortFree+0xc0>)
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	3301      	adds	r3, #1
 800af96:	4a06      	ldr	r2, [pc, #24]	; (800afb0 <vPortFree+0xc0>)
 800af98:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800af9a:	f7ff f9e5 	bl	800a368 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800af9e:	bf00      	nop
 800afa0:	3718      	adds	r7, #24
 800afa2:	46bd      	mov	sp, r7
 800afa4:	bd80      	pop	{r7, pc}
 800afa6:	bf00      	nop
 800afa8:	20005f24 	.word	0x20005f24
 800afac:	20005f14 	.word	0x20005f14
 800afb0:	20005f20 	.word	0x20005f20

0800afb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800afb4:	b480      	push	{r7}
 800afb6:	b085      	sub	sp, #20
 800afb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800afba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800afbe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800afc0:	4b27      	ldr	r3, [pc, #156]	; (800b060 <prvHeapInit+0xac>)
 800afc2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	f003 0307 	and.w	r3, r3, #7
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d00c      	beq.n	800afe8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	3307      	adds	r3, #7
 800afd2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	f023 0307 	bic.w	r3, r3, #7
 800afda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800afdc:	68ba      	ldr	r2, [r7, #8]
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	1ad3      	subs	r3, r2, r3
 800afe2:	4a1f      	ldr	r2, [pc, #124]	; (800b060 <prvHeapInit+0xac>)
 800afe4:	4413      	add	r3, r2
 800afe6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800afec:	4a1d      	ldr	r2, [pc, #116]	; (800b064 <prvHeapInit+0xb0>)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aff2:	4b1c      	ldr	r3, [pc, #112]	; (800b064 <prvHeapInit+0xb0>)
 800aff4:	2200      	movs	r2, #0
 800aff6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	68ba      	ldr	r2, [r7, #8]
 800affc:	4413      	add	r3, r2
 800affe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b000:	2208      	movs	r2, #8
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	1a9b      	subs	r3, r3, r2
 800b006:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f023 0307 	bic.w	r3, r3, #7
 800b00e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	4a15      	ldr	r2, [pc, #84]	; (800b068 <prvHeapInit+0xb4>)
 800b014:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b016:	4b14      	ldr	r3, [pc, #80]	; (800b068 <prvHeapInit+0xb4>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	2200      	movs	r2, #0
 800b01c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b01e:	4b12      	ldr	r3, [pc, #72]	; (800b068 <prvHeapInit+0xb4>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	2200      	movs	r2, #0
 800b024:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	68fa      	ldr	r2, [r7, #12]
 800b02e:	1ad2      	subs	r2, r2, r3
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b034:	4b0c      	ldr	r3, [pc, #48]	; (800b068 <prvHeapInit+0xb4>)
 800b036:	681a      	ldr	r2, [r3, #0]
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	685b      	ldr	r3, [r3, #4]
 800b040:	4a0a      	ldr	r2, [pc, #40]	; (800b06c <prvHeapInit+0xb8>)
 800b042:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	4a09      	ldr	r2, [pc, #36]	; (800b070 <prvHeapInit+0xbc>)
 800b04a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b04c:	4b09      	ldr	r3, [pc, #36]	; (800b074 <prvHeapInit+0xc0>)
 800b04e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b052:	601a      	str	r2, [r3, #0]
}
 800b054:	bf00      	nop
 800b056:	3714      	adds	r7, #20
 800b058:	46bd      	mov	sp, r7
 800b05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05e:	4770      	bx	lr
 800b060:	20002308 	.word	0x20002308
 800b064:	20005f08 	.word	0x20005f08
 800b068:	20005f10 	.word	0x20005f10
 800b06c:	20005f18 	.word	0x20005f18
 800b070:	20005f14 	.word	0x20005f14
 800b074:	20005f24 	.word	0x20005f24

0800b078 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b078:	b480      	push	{r7}
 800b07a:	b085      	sub	sp, #20
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b080:	4b28      	ldr	r3, [pc, #160]	; (800b124 <prvInsertBlockIntoFreeList+0xac>)
 800b082:	60fb      	str	r3, [r7, #12]
 800b084:	e002      	b.n	800b08c <prvInsertBlockIntoFreeList+0x14>
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	60fb      	str	r3, [r7, #12]
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	687a      	ldr	r2, [r7, #4]
 800b092:	429a      	cmp	r2, r3
 800b094:	d8f7      	bhi.n	800b086 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	685b      	ldr	r3, [r3, #4]
 800b09e:	68ba      	ldr	r2, [r7, #8]
 800b0a0:	4413      	add	r3, r2
 800b0a2:	687a      	ldr	r2, [r7, #4]
 800b0a4:	429a      	cmp	r2, r3
 800b0a6:	d108      	bne.n	800b0ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	685a      	ldr	r2, [r3, #4]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	685b      	ldr	r3, [r3, #4]
 800b0b0:	441a      	add	r2, r3
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	685b      	ldr	r3, [r3, #4]
 800b0c2:	68ba      	ldr	r2, [r7, #8]
 800b0c4:	441a      	add	r2, r3
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	429a      	cmp	r2, r3
 800b0cc:	d118      	bne.n	800b100 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681a      	ldr	r2, [r3, #0]
 800b0d2:	4b15      	ldr	r3, [pc, #84]	; (800b128 <prvInsertBlockIntoFreeList+0xb0>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d00d      	beq.n	800b0f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	685a      	ldr	r2, [r3, #4]
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	685b      	ldr	r3, [r3, #4]
 800b0e4:	441a      	add	r2, r3
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	681a      	ldr	r2, [r3, #0]
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	601a      	str	r2, [r3, #0]
 800b0f4:	e008      	b.n	800b108 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b0f6:	4b0c      	ldr	r3, [pc, #48]	; (800b128 <prvInsertBlockIntoFreeList+0xb0>)
 800b0f8:	681a      	ldr	r2, [r3, #0]
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	601a      	str	r2, [r3, #0]
 800b0fe:	e003      	b.n	800b108 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	681a      	ldr	r2, [r3, #0]
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b108:	68fa      	ldr	r2, [r7, #12]
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	429a      	cmp	r2, r3
 800b10e:	d002      	beq.n	800b116 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	687a      	ldr	r2, [r7, #4]
 800b114:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b116:	bf00      	nop
 800b118:	3714      	adds	r7, #20
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr
 800b122:	bf00      	nop
 800b124:	20005f08 	.word	0x20005f08
 800b128:	20005f10 	.word	0x20005f10

0800b12c <__errno>:
 800b12c:	4b01      	ldr	r3, [pc, #4]	; (800b134 <__errno+0x8>)
 800b12e:	6818      	ldr	r0, [r3, #0]
 800b130:	4770      	bx	lr
 800b132:	bf00      	nop
 800b134:	20000010 	.word	0x20000010

0800b138 <__libc_init_array>:
 800b138:	b570      	push	{r4, r5, r6, lr}
 800b13a:	4d0d      	ldr	r5, [pc, #52]	; (800b170 <__libc_init_array+0x38>)
 800b13c:	4c0d      	ldr	r4, [pc, #52]	; (800b174 <__libc_init_array+0x3c>)
 800b13e:	1b64      	subs	r4, r4, r5
 800b140:	10a4      	asrs	r4, r4, #2
 800b142:	2600      	movs	r6, #0
 800b144:	42a6      	cmp	r6, r4
 800b146:	d109      	bne.n	800b15c <__libc_init_array+0x24>
 800b148:	4d0b      	ldr	r5, [pc, #44]	; (800b178 <__libc_init_array+0x40>)
 800b14a:	4c0c      	ldr	r4, [pc, #48]	; (800b17c <__libc_init_array+0x44>)
 800b14c:	f006 feaa 	bl	8011ea4 <_init>
 800b150:	1b64      	subs	r4, r4, r5
 800b152:	10a4      	asrs	r4, r4, #2
 800b154:	2600      	movs	r6, #0
 800b156:	42a6      	cmp	r6, r4
 800b158:	d105      	bne.n	800b166 <__libc_init_array+0x2e>
 800b15a:	bd70      	pop	{r4, r5, r6, pc}
 800b15c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b160:	4798      	blx	r3
 800b162:	3601      	adds	r6, #1
 800b164:	e7ee      	b.n	800b144 <__libc_init_array+0xc>
 800b166:	f855 3b04 	ldr.w	r3, [r5], #4
 800b16a:	4798      	blx	r3
 800b16c:	3601      	adds	r6, #1
 800b16e:	e7f2      	b.n	800b156 <__libc_init_array+0x1e>
 800b170:	080128a8 	.word	0x080128a8
 800b174:	080128a8 	.word	0x080128a8
 800b178:	080128a8 	.word	0x080128a8
 800b17c:	080128ac 	.word	0x080128ac

0800b180 <memcpy>:
 800b180:	440a      	add	r2, r1
 800b182:	4291      	cmp	r1, r2
 800b184:	f100 33ff 	add.w	r3, r0, #4294967295
 800b188:	d100      	bne.n	800b18c <memcpy+0xc>
 800b18a:	4770      	bx	lr
 800b18c:	b510      	push	{r4, lr}
 800b18e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b192:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b196:	4291      	cmp	r1, r2
 800b198:	d1f9      	bne.n	800b18e <memcpy+0xe>
 800b19a:	bd10      	pop	{r4, pc}

0800b19c <memset>:
 800b19c:	4402      	add	r2, r0
 800b19e:	4603      	mov	r3, r0
 800b1a0:	4293      	cmp	r3, r2
 800b1a2:	d100      	bne.n	800b1a6 <memset+0xa>
 800b1a4:	4770      	bx	lr
 800b1a6:	f803 1b01 	strb.w	r1, [r3], #1
 800b1aa:	e7f9      	b.n	800b1a0 <memset+0x4>

0800b1ac <__cvt>:
 800b1ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1b0:	ec55 4b10 	vmov	r4, r5, d0
 800b1b4:	2d00      	cmp	r5, #0
 800b1b6:	460e      	mov	r6, r1
 800b1b8:	4619      	mov	r1, r3
 800b1ba:	462b      	mov	r3, r5
 800b1bc:	bfbb      	ittet	lt
 800b1be:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b1c2:	461d      	movlt	r5, r3
 800b1c4:	2300      	movge	r3, #0
 800b1c6:	232d      	movlt	r3, #45	; 0x2d
 800b1c8:	700b      	strb	r3, [r1, #0]
 800b1ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1cc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b1d0:	4691      	mov	r9, r2
 800b1d2:	f023 0820 	bic.w	r8, r3, #32
 800b1d6:	bfbc      	itt	lt
 800b1d8:	4622      	movlt	r2, r4
 800b1da:	4614      	movlt	r4, r2
 800b1dc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b1e0:	d005      	beq.n	800b1ee <__cvt+0x42>
 800b1e2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b1e6:	d100      	bne.n	800b1ea <__cvt+0x3e>
 800b1e8:	3601      	adds	r6, #1
 800b1ea:	2102      	movs	r1, #2
 800b1ec:	e000      	b.n	800b1f0 <__cvt+0x44>
 800b1ee:	2103      	movs	r1, #3
 800b1f0:	ab03      	add	r3, sp, #12
 800b1f2:	9301      	str	r3, [sp, #4]
 800b1f4:	ab02      	add	r3, sp, #8
 800b1f6:	9300      	str	r3, [sp, #0]
 800b1f8:	ec45 4b10 	vmov	d0, r4, r5
 800b1fc:	4653      	mov	r3, sl
 800b1fe:	4632      	mov	r2, r6
 800b200:	f001 ff36 	bl	800d070 <_dtoa_r>
 800b204:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b208:	4607      	mov	r7, r0
 800b20a:	d102      	bne.n	800b212 <__cvt+0x66>
 800b20c:	f019 0f01 	tst.w	r9, #1
 800b210:	d022      	beq.n	800b258 <__cvt+0xac>
 800b212:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b216:	eb07 0906 	add.w	r9, r7, r6
 800b21a:	d110      	bne.n	800b23e <__cvt+0x92>
 800b21c:	783b      	ldrb	r3, [r7, #0]
 800b21e:	2b30      	cmp	r3, #48	; 0x30
 800b220:	d10a      	bne.n	800b238 <__cvt+0x8c>
 800b222:	2200      	movs	r2, #0
 800b224:	2300      	movs	r3, #0
 800b226:	4620      	mov	r0, r4
 800b228:	4629      	mov	r1, r5
 800b22a:	f7f5 fc4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b22e:	b918      	cbnz	r0, 800b238 <__cvt+0x8c>
 800b230:	f1c6 0601 	rsb	r6, r6, #1
 800b234:	f8ca 6000 	str.w	r6, [sl]
 800b238:	f8da 3000 	ldr.w	r3, [sl]
 800b23c:	4499      	add	r9, r3
 800b23e:	2200      	movs	r2, #0
 800b240:	2300      	movs	r3, #0
 800b242:	4620      	mov	r0, r4
 800b244:	4629      	mov	r1, r5
 800b246:	f7f5 fc3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800b24a:	b108      	cbz	r0, 800b250 <__cvt+0xa4>
 800b24c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b250:	2230      	movs	r2, #48	; 0x30
 800b252:	9b03      	ldr	r3, [sp, #12]
 800b254:	454b      	cmp	r3, r9
 800b256:	d307      	bcc.n	800b268 <__cvt+0xbc>
 800b258:	9b03      	ldr	r3, [sp, #12]
 800b25a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b25c:	1bdb      	subs	r3, r3, r7
 800b25e:	4638      	mov	r0, r7
 800b260:	6013      	str	r3, [r2, #0]
 800b262:	b004      	add	sp, #16
 800b264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b268:	1c59      	adds	r1, r3, #1
 800b26a:	9103      	str	r1, [sp, #12]
 800b26c:	701a      	strb	r2, [r3, #0]
 800b26e:	e7f0      	b.n	800b252 <__cvt+0xa6>

0800b270 <__exponent>:
 800b270:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b272:	4603      	mov	r3, r0
 800b274:	2900      	cmp	r1, #0
 800b276:	bfb8      	it	lt
 800b278:	4249      	neglt	r1, r1
 800b27a:	f803 2b02 	strb.w	r2, [r3], #2
 800b27e:	bfb4      	ite	lt
 800b280:	222d      	movlt	r2, #45	; 0x2d
 800b282:	222b      	movge	r2, #43	; 0x2b
 800b284:	2909      	cmp	r1, #9
 800b286:	7042      	strb	r2, [r0, #1]
 800b288:	dd2a      	ble.n	800b2e0 <__exponent+0x70>
 800b28a:	f10d 0407 	add.w	r4, sp, #7
 800b28e:	46a4      	mov	ip, r4
 800b290:	270a      	movs	r7, #10
 800b292:	46a6      	mov	lr, r4
 800b294:	460a      	mov	r2, r1
 800b296:	fb91 f6f7 	sdiv	r6, r1, r7
 800b29a:	fb07 1516 	mls	r5, r7, r6, r1
 800b29e:	3530      	adds	r5, #48	; 0x30
 800b2a0:	2a63      	cmp	r2, #99	; 0x63
 800b2a2:	f104 34ff 	add.w	r4, r4, #4294967295
 800b2a6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b2aa:	4631      	mov	r1, r6
 800b2ac:	dcf1      	bgt.n	800b292 <__exponent+0x22>
 800b2ae:	3130      	adds	r1, #48	; 0x30
 800b2b0:	f1ae 0502 	sub.w	r5, lr, #2
 800b2b4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b2b8:	1c44      	adds	r4, r0, #1
 800b2ba:	4629      	mov	r1, r5
 800b2bc:	4561      	cmp	r1, ip
 800b2be:	d30a      	bcc.n	800b2d6 <__exponent+0x66>
 800b2c0:	f10d 0209 	add.w	r2, sp, #9
 800b2c4:	eba2 020e 	sub.w	r2, r2, lr
 800b2c8:	4565      	cmp	r5, ip
 800b2ca:	bf88      	it	hi
 800b2cc:	2200      	movhi	r2, #0
 800b2ce:	4413      	add	r3, r2
 800b2d0:	1a18      	subs	r0, r3, r0
 800b2d2:	b003      	add	sp, #12
 800b2d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b2da:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b2de:	e7ed      	b.n	800b2bc <__exponent+0x4c>
 800b2e0:	2330      	movs	r3, #48	; 0x30
 800b2e2:	3130      	adds	r1, #48	; 0x30
 800b2e4:	7083      	strb	r3, [r0, #2]
 800b2e6:	70c1      	strb	r1, [r0, #3]
 800b2e8:	1d03      	adds	r3, r0, #4
 800b2ea:	e7f1      	b.n	800b2d0 <__exponent+0x60>

0800b2ec <_printf_float>:
 800b2ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2f0:	ed2d 8b02 	vpush	{d8}
 800b2f4:	b08d      	sub	sp, #52	; 0x34
 800b2f6:	460c      	mov	r4, r1
 800b2f8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b2fc:	4616      	mov	r6, r2
 800b2fe:	461f      	mov	r7, r3
 800b300:	4605      	mov	r5, r0
 800b302:	f003 f9c9 	bl	800e698 <_localeconv_r>
 800b306:	f8d0 a000 	ldr.w	sl, [r0]
 800b30a:	4650      	mov	r0, sl
 800b30c:	f7f4 ff60 	bl	80001d0 <strlen>
 800b310:	2300      	movs	r3, #0
 800b312:	930a      	str	r3, [sp, #40]	; 0x28
 800b314:	6823      	ldr	r3, [r4, #0]
 800b316:	9305      	str	r3, [sp, #20]
 800b318:	f8d8 3000 	ldr.w	r3, [r8]
 800b31c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b320:	3307      	adds	r3, #7
 800b322:	f023 0307 	bic.w	r3, r3, #7
 800b326:	f103 0208 	add.w	r2, r3, #8
 800b32a:	f8c8 2000 	str.w	r2, [r8]
 800b32e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b332:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b336:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b33a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b33e:	9307      	str	r3, [sp, #28]
 800b340:	f8cd 8018 	str.w	r8, [sp, #24]
 800b344:	ee08 0a10 	vmov	s16, r0
 800b348:	4b9f      	ldr	r3, [pc, #636]	; (800b5c8 <_printf_float+0x2dc>)
 800b34a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b34e:	f04f 32ff 	mov.w	r2, #4294967295
 800b352:	f7f5 fbeb 	bl	8000b2c <__aeabi_dcmpun>
 800b356:	bb88      	cbnz	r0, 800b3bc <_printf_float+0xd0>
 800b358:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b35c:	4b9a      	ldr	r3, [pc, #616]	; (800b5c8 <_printf_float+0x2dc>)
 800b35e:	f04f 32ff 	mov.w	r2, #4294967295
 800b362:	f7f5 fbc5 	bl	8000af0 <__aeabi_dcmple>
 800b366:	bb48      	cbnz	r0, 800b3bc <_printf_float+0xd0>
 800b368:	2200      	movs	r2, #0
 800b36a:	2300      	movs	r3, #0
 800b36c:	4640      	mov	r0, r8
 800b36e:	4649      	mov	r1, r9
 800b370:	f7f5 fbb4 	bl	8000adc <__aeabi_dcmplt>
 800b374:	b110      	cbz	r0, 800b37c <_printf_float+0x90>
 800b376:	232d      	movs	r3, #45	; 0x2d
 800b378:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b37c:	4b93      	ldr	r3, [pc, #588]	; (800b5cc <_printf_float+0x2e0>)
 800b37e:	4894      	ldr	r0, [pc, #592]	; (800b5d0 <_printf_float+0x2e4>)
 800b380:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b384:	bf94      	ite	ls
 800b386:	4698      	movls	r8, r3
 800b388:	4680      	movhi	r8, r0
 800b38a:	2303      	movs	r3, #3
 800b38c:	6123      	str	r3, [r4, #16]
 800b38e:	9b05      	ldr	r3, [sp, #20]
 800b390:	f023 0204 	bic.w	r2, r3, #4
 800b394:	6022      	str	r2, [r4, #0]
 800b396:	f04f 0900 	mov.w	r9, #0
 800b39a:	9700      	str	r7, [sp, #0]
 800b39c:	4633      	mov	r3, r6
 800b39e:	aa0b      	add	r2, sp, #44	; 0x2c
 800b3a0:	4621      	mov	r1, r4
 800b3a2:	4628      	mov	r0, r5
 800b3a4:	f000 f9d8 	bl	800b758 <_printf_common>
 800b3a8:	3001      	adds	r0, #1
 800b3aa:	f040 8090 	bne.w	800b4ce <_printf_float+0x1e2>
 800b3ae:	f04f 30ff 	mov.w	r0, #4294967295
 800b3b2:	b00d      	add	sp, #52	; 0x34
 800b3b4:	ecbd 8b02 	vpop	{d8}
 800b3b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3bc:	4642      	mov	r2, r8
 800b3be:	464b      	mov	r3, r9
 800b3c0:	4640      	mov	r0, r8
 800b3c2:	4649      	mov	r1, r9
 800b3c4:	f7f5 fbb2 	bl	8000b2c <__aeabi_dcmpun>
 800b3c8:	b140      	cbz	r0, 800b3dc <_printf_float+0xf0>
 800b3ca:	464b      	mov	r3, r9
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	bfbc      	itt	lt
 800b3d0:	232d      	movlt	r3, #45	; 0x2d
 800b3d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b3d6:	487f      	ldr	r0, [pc, #508]	; (800b5d4 <_printf_float+0x2e8>)
 800b3d8:	4b7f      	ldr	r3, [pc, #508]	; (800b5d8 <_printf_float+0x2ec>)
 800b3da:	e7d1      	b.n	800b380 <_printf_float+0x94>
 800b3dc:	6863      	ldr	r3, [r4, #4]
 800b3de:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b3e2:	9206      	str	r2, [sp, #24]
 800b3e4:	1c5a      	adds	r2, r3, #1
 800b3e6:	d13f      	bne.n	800b468 <_printf_float+0x17c>
 800b3e8:	2306      	movs	r3, #6
 800b3ea:	6063      	str	r3, [r4, #4]
 800b3ec:	9b05      	ldr	r3, [sp, #20]
 800b3ee:	6861      	ldr	r1, [r4, #4]
 800b3f0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	9303      	str	r3, [sp, #12]
 800b3f8:	ab0a      	add	r3, sp, #40	; 0x28
 800b3fa:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b3fe:	ab09      	add	r3, sp, #36	; 0x24
 800b400:	ec49 8b10 	vmov	d0, r8, r9
 800b404:	9300      	str	r3, [sp, #0]
 800b406:	6022      	str	r2, [r4, #0]
 800b408:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b40c:	4628      	mov	r0, r5
 800b40e:	f7ff fecd 	bl	800b1ac <__cvt>
 800b412:	9b06      	ldr	r3, [sp, #24]
 800b414:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b416:	2b47      	cmp	r3, #71	; 0x47
 800b418:	4680      	mov	r8, r0
 800b41a:	d108      	bne.n	800b42e <_printf_float+0x142>
 800b41c:	1cc8      	adds	r0, r1, #3
 800b41e:	db02      	blt.n	800b426 <_printf_float+0x13a>
 800b420:	6863      	ldr	r3, [r4, #4]
 800b422:	4299      	cmp	r1, r3
 800b424:	dd41      	ble.n	800b4aa <_printf_float+0x1be>
 800b426:	f1ab 0b02 	sub.w	fp, fp, #2
 800b42a:	fa5f fb8b 	uxtb.w	fp, fp
 800b42e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b432:	d820      	bhi.n	800b476 <_printf_float+0x18a>
 800b434:	3901      	subs	r1, #1
 800b436:	465a      	mov	r2, fp
 800b438:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b43c:	9109      	str	r1, [sp, #36]	; 0x24
 800b43e:	f7ff ff17 	bl	800b270 <__exponent>
 800b442:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b444:	1813      	adds	r3, r2, r0
 800b446:	2a01      	cmp	r2, #1
 800b448:	4681      	mov	r9, r0
 800b44a:	6123      	str	r3, [r4, #16]
 800b44c:	dc02      	bgt.n	800b454 <_printf_float+0x168>
 800b44e:	6822      	ldr	r2, [r4, #0]
 800b450:	07d2      	lsls	r2, r2, #31
 800b452:	d501      	bpl.n	800b458 <_printf_float+0x16c>
 800b454:	3301      	adds	r3, #1
 800b456:	6123      	str	r3, [r4, #16]
 800b458:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d09c      	beq.n	800b39a <_printf_float+0xae>
 800b460:	232d      	movs	r3, #45	; 0x2d
 800b462:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b466:	e798      	b.n	800b39a <_printf_float+0xae>
 800b468:	9a06      	ldr	r2, [sp, #24]
 800b46a:	2a47      	cmp	r2, #71	; 0x47
 800b46c:	d1be      	bne.n	800b3ec <_printf_float+0x100>
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d1bc      	bne.n	800b3ec <_printf_float+0x100>
 800b472:	2301      	movs	r3, #1
 800b474:	e7b9      	b.n	800b3ea <_printf_float+0xfe>
 800b476:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b47a:	d118      	bne.n	800b4ae <_printf_float+0x1c2>
 800b47c:	2900      	cmp	r1, #0
 800b47e:	6863      	ldr	r3, [r4, #4]
 800b480:	dd0b      	ble.n	800b49a <_printf_float+0x1ae>
 800b482:	6121      	str	r1, [r4, #16]
 800b484:	b913      	cbnz	r3, 800b48c <_printf_float+0x1a0>
 800b486:	6822      	ldr	r2, [r4, #0]
 800b488:	07d0      	lsls	r0, r2, #31
 800b48a:	d502      	bpl.n	800b492 <_printf_float+0x1a6>
 800b48c:	3301      	adds	r3, #1
 800b48e:	440b      	add	r3, r1
 800b490:	6123      	str	r3, [r4, #16]
 800b492:	65a1      	str	r1, [r4, #88]	; 0x58
 800b494:	f04f 0900 	mov.w	r9, #0
 800b498:	e7de      	b.n	800b458 <_printf_float+0x16c>
 800b49a:	b913      	cbnz	r3, 800b4a2 <_printf_float+0x1b6>
 800b49c:	6822      	ldr	r2, [r4, #0]
 800b49e:	07d2      	lsls	r2, r2, #31
 800b4a0:	d501      	bpl.n	800b4a6 <_printf_float+0x1ba>
 800b4a2:	3302      	adds	r3, #2
 800b4a4:	e7f4      	b.n	800b490 <_printf_float+0x1a4>
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	e7f2      	b.n	800b490 <_printf_float+0x1a4>
 800b4aa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b4ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4b0:	4299      	cmp	r1, r3
 800b4b2:	db05      	blt.n	800b4c0 <_printf_float+0x1d4>
 800b4b4:	6823      	ldr	r3, [r4, #0]
 800b4b6:	6121      	str	r1, [r4, #16]
 800b4b8:	07d8      	lsls	r0, r3, #31
 800b4ba:	d5ea      	bpl.n	800b492 <_printf_float+0x1a6>
 800b4bc:	1c4b      	adds	r3, r1, #1
 800b4be:	e7e7      	b.n	800b490 <_printf_float+0x1a4>
 800b4c0:	2900      	cmp	r1, #0
 800b4c2:	bfd4      	ite	le
 800b4c4:	f1c1 0202 	rsble	r2, r1, #2
 800b4c8:	2201      	movgt	r2, #1
 800b4ca:	4413      	add	r3, r2
 800b4cc:	e7e0      	b.n	800b490 <_printf_float+0x1a4>
 800b4ce:	6823      	ldr	r3, [r4, #0]
 800b4d0:	055a      	lsls	r2, r3, #21
 800b4d2:	d407      	bmi.n	800b4e4 <_printf_float+0x1f8>
 800b4d4:	6923      	ldr	r3, [r4, #16]
 800b4d6:	4642      	mov	r2, r8
 800b4d8:	4631      	mov	r1, r6
 800b4da:	4628      	mov	r0, r5
 800b4dc:	47b8      	blx	r7
 800b4de:	3001      	adds	r0, #1
 800b4e0:	d12c      	bne.n	800b53c <_printf_float+0x250>
 800b4e2:	e764      	b.n	800b3ae <_printf_float+0xc2>
 800b4e4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b4e8:	f240 80e0 	bls.w	800b6ac <_printf_float+0x3c0>
 800b4ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	f7f5 fae8 	bl	8000ac8 <__aeabi_dcmpeq>
 800b4f8:	2800      	cmp	r0, #0
 800b4fa:	d034      	beq.n	800b566 <_printf_float+0x27a>
 800b4fc:	4a37      	ldr	r2, [pc, #220]	; (800b5dc <_printf_float+0x2f0>)
 800b4fe:	2301      	movs	r3, #1
 800b500:	4631      	mov	r1, r6
 800b502:	4628      	mov	r0, r5
 800b504:	47b8      	blx	r7
 800b506:	3001      	adds	r0, #1
 800b508:	f43f af51 	beq.w	800b3ae <_printf_float+0xc2>
 800b50c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b510:	429a      	cmp	r2, r3
 800b512:	db02      	blt.n	800b51a <_printf_float+0x22e>
 800b514:	6823      	ldr	r3, [r4, #0]
 800b516:	07d8      	lsls	r0, r3, #31
 800b518:	d510      	bpl.n	800b53c <_printf_float+0x250>
 800b51a:	ee18 3a10 	vmov	r3, s16
 800b51e:	4652      	mov	r2, sl
 800b520:	4631      	mov	r1, r6
 800b522:	4628      	mov	r0, r5
 800b524:	47b8      	blx	r7
 800b526:	3001      	adds	r0, #1
 800b528:	f43f af41 	beq.w	800b3ae <_printf_float+0xc2>
 800b52c:	f04f 0800 	mov.w	r8, #0
 800b530:	f104 091a 	add.w	r9, r4, #26
 800b534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b536:	3b01      	subs	r3, #1
 800b538:	4543      	cmp	r3, r8
 800b53a:	dc09      	bgt.n	800b550 <_printf_float+0x264>
 800b53c:	6823      	ldr	r3, [r4, #0]
 800b53e:	079b      	lsls	r3, r3, #30
 800b540:	f100 8105 	bmi.w	800b74e <_printf_float+0x462>
 800b544:	68e0      	ldr	r0, [r4, #12]
 800b546:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b548:	4298      	cmp	r0, r3
 800b54a:	bfb8      	it	lt
 800b54c:	4618      	movlt	r0, r3
 800b54e:	e730      	b.n	800b3b2 <_printf_float+0xc6>
 800b550:	2301      	movs	r3, #1
 800b552:	464a      	mov	r2, r9
 800b554:	4631      	mov	r1, r6
 800b556:	4628      	mov	r0, r5
 800b558:	47b8      	blx	r7
 800b55a:	3001      	adds	r0, #1
 800b55c:	f43f af27 	beq.w	800b3ae <_printf_float+0xc2>
 800b560:	f108 0801 	add.w	r8, r8, #1
 800b564:	e7e6      	b.n	800b534 <_printf_float+0x248>
 800b566:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b568:	2b00      	cmp	r3, #0
 800b56a:	dc39      	bgt.n	800b5e0 <_printf_float+0x2f4>
 800b56c:	4a1b      	ldr	r2, [pc, #108]	; (800b5dc <_printf_float+0x2f0>)
 800b56e:	2301      	movs	r3, #1
 800b570:	4631      	mov	r1, r6
 800b572:	4628      	mov	r0, r5
 800b574:	47b8      	blx	r7
 800b576:	3001      	adds	r0, #1
 800b578:	f43f af19 	beq.w	800b3ae <_printf_float+0xc2>
 800b57c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b580:	4313      	orrs	r3, r2
 800b582:	d102      	bne.n	800b58a <_printf_float+0x29e>
 800b584:	6823      	ldr	r3, [r4, #0]
 800b586:	07d9      	lsls	r1, r3, #31
 800b588:	d5d8      	bpl.n	800b53c <_printf_float+0x250>
 800b58a:	ee18 3a10 	vmov	r3, s16
 800b58e:	4652      	mov	r2, sl
 800b590:	4631      	mov	r1, r6
 800b592:	4628      	mov	r0, r5
 800b594:	47b8      	blx	r7
 800b596:	3001      	adds	r0, #1
 800b598:	f43f af09 	beq.w	800b3ae <_printf_float+0xc2>
 800b59c:	f04f 0900 	mov.w	r9, #0
 800b5a0:	f104 0a1a 	add.w	sl, r4, #26
 800b5a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5a6:	425b      	negs	r3, r3
 800b5a8:	454b      	cmp	r3, r9
 800b5aa:	dc01      	bgt.n	800b5b0 <_printf_float+0x2c4>
 800b5ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5ae:	e792      	b.n	800b4d6 <_printf_float+0x1ea>
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	4652      	mov	r2, sl
 800b5b4:	4631      	mov	r1, r6
 800b5b6:	4628      	mov	r0, r5
 800b5b8:	47b8      	blx	r7
 800b5ba:	3001      	adds	r0, #1
 800b5bc:	f43f aef7 	beq.w	800b3ae <_printf_float+0xc2>
 800b5c0:	f109 0901 	add.w	r9, r9, #1
 800b5c4:	e7ee      	b.n	800b5a4 <_printf_float+0x2b8>
 800b5c6:	bf00      	nop
 800b5c8:	7fefffff 	.word	0x7fefffff
 800b5cc:	080121a8 	.word	0x080121a8
 800b5d0:	080121ac 	.word	0x080121ac
 800b5d4:	080121b4 	.word	0x080121b4
 800b5d8:	080121b0 	.word	0x080121b0
 800b5dc:	080121b8 	.word	0x080121b8
 800b5e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b5e4:	429a      	cmp	r2, r3
 800b5e6:	bfa8      	it	ge
 800b5e8:	461a      	movge	r2, r3
 800b5ea:	2a00      	cmp	r2, #0
 800b5ec:	4691      	mov	r9, r2
 800b5ee:	dc37      	bgt.n	800b660 <_printf_float+0x374>
 800b5f0:	f04f 0b00 	mov.w	fp, #0
 800b5f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5f8:	f104 021a 	add.w	r2, r4, #26
 800b5fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b5fe:	9305      	str	r3, [sp, #20]
 800b600:	eba3 0309 	sub.w	r3, r3, r9
 800b604:	455b      	cmp	r3, fp
 800b606:	dc33      	bgt.n	800b670 <_printf_float+0x384>
 800b608:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b60c:	429a      	cmp	r2, r3
 800b60e:	db3b      	blt.n	800b688 <_printf_float+0x39c>
 800b610:	6823      	ldr	r3, [r4, #0]
 800b612:	07da      	lsls	r2, r3, #31
 800b614:	d438      	bmi.n	800b688 <_printf_float+0x39c>
 800b616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b618:	9a05      	ldr	r2, [sp, #20]
 800b61a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b61c:	1a9a      	subs	r2, r3, r2
 800b61e:	eba3 0901 	sub.w	r9, r3, r1
 800b622:	4591      	cmp	r9, r2
 800b624:	bfa8      	it	ge
 800b626:	4691      	movge	r9, r2
 800b628:	f1b9 0f00 	cmp.w	r9, #0
 800b62c:	dc35      	bgt.n	800b69a <_printf_float+0x3ae>
 800b62e:	f04f 0800 	mov.w	r8, #0
 800b632:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b636:	f104 0a1a 	add.w	sl, r4, #26
 800b63a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b63e:	1a9b      	subs	r3, r3, r2
 800b640:	eba3 0309 	sub.w	r3, r3, r9
 800b644:	4543      	cmp	r3, r8
 800b646:	f77f af79 	ble.w	800b53c <_printf_float+0x250>
 800b64a:	2301      	movs	r3, #1
 800b64c:	4652      	mov	r2, sl
 800b64e:	4631      	mov	r1, r6
 800b650:	4628      	mov	r0, r5
 800b652:	47b8      	blx	r7
 800b654:	3001      	adds	r0, #1
 800b656:	f43f aeaa 	beq.w	800b3ae <_printf_float+0xc2>
 800b65a:	f108 0801 	add.w	r8, r8, #1
 800b65e:	e7ec      	b.n	800b63a <_printf_float+0x34e>
 800b660:	4613      	mov	r3, r2
 800b662:	4631      	mov	r1, r6
 800b664:	4642      	mov	r2, r8
 800b666:	4628      	mov	r0, r5
 800b668:	47b8      	blx	r7
 800b66a:	3001      	adds	r0, #1
 800b66c:	d1c0      	bne.n	800b5f0 <_printf_float+0x304>
 800b66e:	e69e      	b.n	800b3ae <_printf_float+0xc2>
 800b670:	2301      	movs	r3, #1
 800b672:	4631      	mov	r1, r6
 800b674:	4628      	mov	r0, r5
 800b676:	9205      	str	r2, [sp, #20]
 800b678:	47b8      	blx	r7
 800b67a:	3001      	adds	r0, #1
 800b67c:	f43f ae97 	beq.w	800b3ae <_printf_float+0xc2>
 800b680:	9a05      	ldr	r2, [sp, #20]
 800b682:	f10b 0b01 	add.w	fp, fp, #1
 800b686:	e7b9      	b.n	800b5fc <_printf_float+0x310>
 800b688:	ee18 3a10 	vmov	r3, s16
 800b68c:	4652      	mov	r2, sl
 800b68e:	4631      	mov	r1, r6
 800b690:	4628      	mov	r0, r5
 800b692:	47b8      	blx	r7
 800b694:	3001      	adds	r0, #1
 800b696:	d1be      	bne.n	800b616 <_printf_float+0x32a>
 800b698:	e689      	b.n	800b3ae <_printf_float+0xc2>
 800b69a:	9a05      	ldr	r2, [sp, #20]
 800b69c:	464b      	mov	r3, r9
 800b69e:	4442      	add	r2, r8
 800b6a0:	4631      	mov	r1, r6
 800b6a2:	4628      	mov	r0, r5
 800b6a4:	47b8      	blx	r7
 800b6a6:	3001      	adds	r0, #1
 800b6a8:	d1c1      	bne.n	800b62e <_printf_float+0x342>
 800b6aa:	e680      	b.n	800b3ae <_printf_float+0xc2>
 800b6ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b6ae:	2a01      	cmp	r2, #1
 800b6b0:	dc01      	bgt.n	800b6b6 <_printf_float+0x3ca>
 800b6b2:	07db      	lsls	r3, r3, #31
 800b6b4:	d538      	bpl.n	800b728 <_printf_float+0x43c>
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	4642      	mov	r2, r8
 800b6ba:	4631      	mov	r1, r6
 800b6bc:	4628      	mov	r0, r5
 800b6be:	47b8      	blx	r7
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	f43f ae74 	beq.w	800b3ae <_printf_float+0xc2>
 800b6c6:	ee18 3a10 	vmov	r3, s16
 800b6ca:	4652      	mov	r2, sl
 800b6cc:	4631      	mov	r1, r6
 800b6ce:	4628      	mov	r0, r5
 800b6d0:	47b8      	blx	r7
 800b6d2:	3001      	adds	r0, #1
 800b6d4:	f43f ae6b 	beq.w	800b3ae <_printf_float+0xc2>
 800b6d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b6dc:	2200      	movs	r2, #0
 800b6de:	2300      	movs	r3, #0
 800b6e0:	f7f5 f9f2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b6e4:	b9d8      	cbnz	r0, 800b71e <_printf_float+0x432>
 800b6e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6e8:	f108 0201 	add.w	r2, r8, #1
 800b6ec:	3b01      	subs	r3, #1
 800b6ee:	4631      	mov	r1, r6
 800b6f0:	4628      	mov	r0, r5
 800b6f2:	47b8      	blx	r7
 800b6f4:	3001      	adds	r0, #1
 800b6f6:	d10e      	bne.n	800b716 <_printf_float+0x42a>
 800b6f8:	e659      	b.n	800b3ae <_printf_float+0xc2>
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	4652      	mov	r2, sl
 800b6fe:	4631      	mov	r1, r6
 800b700:	4628      	mov	r0, r5
 800b702:	47b8      	blx	r7
 800b704:	3001      	adds	r0, #1
 800b706:	f43f ae52 	beq.w	800b3ae <_printf_float+0xc2>
 800b70a:	f108 0801 	add.w	r8, r8, #1
 800b70e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b710:	3b01      	subs	r3, #1
 800b712:	4543      	cmp	r3, r8
 800b714:	dcf1      	bgt.n	800b6fa <_printf_float+0x40e>
 800b716:	464b      	mov	r3, r9
 800b718:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b71c:	e6dc      	b.n	800b4d8 <_printf_float+0x1ec>
 800b71e:	f04f 0800 	mov.w	r8, #0
 800b722:	f104 0a1a 	add.w	sl, r4, #26
 800b726:	e7f2      	b.n	800b70e <_printf_float+0x422>
 800b728:	2301      	movs	r3, #1
 800b72a:	4642      	mov	r2, r8
 800b72c:	e7df      	b.n	800b6ee <_printf_float+0x402>
 800b72e:	2301      	movs	r3, #1
 800b730:	464a      	mov	r2, r9
 800b732:	4631      	mov	r1, r6
 800b734:	4628      	mov	r0, r5
 800b736:	47b8      	blx	r7
 800b738:	3001      	adds	r0, #1
 800b73a:	f43f ae38 	beq.w	800b3ae <_printf_float+0xc2>
 800b73e:	f108 0801 	add.w	r8, r8, #1
 800b742:	68e3      	ldr	r3, [r4, #12]
 800b744:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b746:	1a5b      	subs	r3, r3, r1
 800b748:	4543      	cmp	r3, r8
 800b74a:	dcf0      	bgt.n	800b72e <_printf_float+0x442>
 800b74c:	e6fa      	b.n	800b544 <_printf_float+0x258>
 800b74e:	f04f 0800 	mov.w	r8, #0
 800b752:	f104 0919 	add.w	r9, r4, #25
 800b756:	e7f4      	b.n	800b742 <_printf_float+0x456>

0800b758 <_printf_common>:
 800b758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b75c:	4616      	mov	r6, r2
 800b75e:	4699      	mov	r9, r3
 800b760:	688a      	ldr	r2, [r1, #8]
 800b762:	690b      	ldr	r3, [r1, #16]
 800b764:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b768:	4293      	cmp	r3, r2
 800b76a:	bfb8      	it	lt
 800b76c:	4613      	movlt	r3, r2
 800b76e:	6033      	str	r3, [r6, #0]
 800b770:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b774:	4607      	mov	r7, r0
 800b776:	460c      	mov	r4, r1
 800b778:	b10a      	cbz	r2, 800b77e <_printf_common+0x26>
 800b77a:	3301      	adds	r3, #1
 800b77c:	6033      	str	r3, [r6, #0]
 800b77e:	6823      	ldr	r3, [r4, #0]
 800b780:	0699      	lsls	r1, r3, #26
 800b782:	bf42      	ittt	mi
 800b784:	6833      	ldrmi	r3, [r6, #0]
 800b786:	3302      	addmi	r3, #2
 800b788:	6033      	strmi	r3, [r6, #0]
 800b78a:	6825      	ldr	r5, [r4, #0]
 800b78c:	f015 0506 	ands.w	r5, r5, #6
 800b790:	d106      	bne.n	800b7a0 <_printf_common+0x48>
 800b792:	f104 0a19 	add.w	sl, r4, #25
 800b796:	68e3      	ldr	r3, [r4, #12]
 800b798:	6832      	ldr	r2, [r6, #0]
 800b79a:	1a9b      	subs	r3, r3, r2
 800b79c:	42ab      	cmp	r3, r5
 800b79e:	dc26      	bgt.n	800b7ee <_printf_common+0x96>
 800b7a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b7a4:	1e13      	subs	r3, r2, #0
 800b7a6:	6822      	ldr	r2, [r4, #0]
 800b7a8:	bf18      	it	ne
 800b7aa:	2301      	movne	r3, #1
 800b7ac:	0692      	lsls	r2, r2, #26
 800b7ae:	d42b      	bmi.n	800b808 <_printf_common+0xb0>
 800b7b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b7b4:	4649      	mov	r1, r9
 800b7b6:	4638      	mov	r0, r7
 800b7b8:	47c0      	blx	r8
 800b7ba:	3001      	adds	r0, #1
 800b7bc:	d01e      	beq.n	800b7fc <_printf_common+0xa4>
 800b7be:	6823      	ldr	r3, [r4, #0]
 800b7c0:	68e5      	ldr	r5, [r4, #12]
 800b7c2:	6832      	ldr	r2, [r6, #0]
 800b7c4:	f003 0306 	and.w	r3, r3, #6
 800b7c8:	2b04      	cmp	r3, #4
 800b7ca:	bf08      	it	eq
 800b7cc:	1aad      	subeq	r5, r5, r2
 800b7ce:	68a3      	ldr	r3, [r4, #8]
 800b7d0:	6922      	ldr	r2, [r4, #16]
 800b7d2:	bf0c      	ite	eq
 800b7d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b7d8:	2500      	movne	r5, #0
 800b7da:	4293      	cmp	r3, r2
 800b7dc:	bfc4      	itt	gt
 800b7de:	1a9b      	subgt	r3, r3, r2
 800b7e0:	18ed      	addgt	r5, r5, r3
 800b7e2:	2600      	movs	r6, #0
 800b7e4:	341a      	adds	r4, #26
 800b7e6:	42b5      	cmp	r5, r6
 800b7e8:	d11a      	bne.n	800b820 <_printf_common+0xc8>
 800b7ea:	2000      	movs	r0, #0
 800b7ec:	e008      	b.n	800b800 <_printf_common+0xa8>
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	4652      	mov	r2, sl
 800b7f2:	4649      	mov	r1, r9
 800b7f4:	4638      	mov	r0, r7
 800b7f6:	47c0      	blx	r8
 800b7f8:	3001      	adds	r0, #1
 800b7fa:	d103      	bne.n	800b804 <_printf_common+0xac>
 800b7fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b804:	3501      	adds	r5, #1
 800b806:	e7c6      	b.n	800b796 <_printf_common+0x3e>
 800b808:	18e1      	adds	r1, r4, r3
 800b80a:	1c5a      	adds	r2, r3, #1
 800b80c:	2030      	movs	r0, #48	; 0x30
 800b80e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b812:	4422      	add	r2, r4
 800b814:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b818:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b81c:	3302      	adds	r3, #2
 800b81e:	e7c7      	b.n	800b7b0 <_printf_common+0x58>
 800b820:	2301      	movs	r3, #1
 800b822:	4622      	mov	r2, r4
 800b824:	4649      	mov	r1, r9
 800b826:	4638      	mov	r0, r7
 800b828:	47c0      	blx	r8
 800b82a:	3001      	adds	r0, #1
 800b82c:	d0e6      	beq.n	800b7fc <_printf_common+0xa4>
 800b82e:	3601      	adds	r6, #1
 800b830:	e7d9      	b.n	800b7e6 <_printf_common+0x8e>
	...

0800b834 <_printf_i>:
 800b834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b838:	7e0f      	ldrb	r7, [r1, #24]
 800b83a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b83c:	2f78      	cmp	r7, #120	; 0x78
 800b83e:	4691      	mov	r9, r2
 800b840:	4680      	mov	r8, r0
 800b842:	460c      	mov	r4, r1
 800b844:	469a      	mov	sl, r3
 800b846:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b84a:	d807      	bhi.n	800b85c <_printf_i+0x28>
 800b84c:	2f62      	cmp	r7, #98	; 0x62
 800b84e:	d80a      	bhi.n	800b866 <_printf_i+0x32>
 800b850:	2f00      	cmp	r7, #0
 800b852:	f000 80d8 	beq.w	800ba06 <_printf_i+0x1d2>
 800b856:	2f58      	cmp	r7, #88	; 0x58
 800b858:	f000 80a3 	beq.w	800b9a2 <_printf_i+0x16e>
 800b85c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b860:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b864:	e03a      	b.n	800b8dc <_printf_i+0xa8>
 800b866:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b86a:	2b15      	cmp	r3, #21
 800b86c:	d8f6      	bhi.n	800b85c <_printf_i+0x28>
 800b86e:	a101      	add	r1, pc, #4	; (adr r1, 800b874 <_printf_i+0x40>)
 800b870:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b874:	0800b8cd 	.word	0x0800b8cd
 800b878:	0800b8e1 	.word	0x0800b8e1
 800b87c:	0800b85d 	.word	0x0800b85d
 800b880:	0800b85d 	.word	0x0800b85d
 800b884:	0800b85d 	.word	0x0800b85d
 800b888:	0800b85d 	.word	0x0800b85d
 800b88c:	0800b8e1 	.word	0x0800b8e1
 800b890:	0800b85d 	.word	0x0800b85d
 800b894:	0800b85d 	.word	0x0800b85d
 800b898:	0800b85d 	.word	0x0800b85d
 800b89c:	0800b85d 	.word	0x0800b85d
 800b8a0:	0800b9ed 	.word	0x0800b9ed
 800b8a4:	0800b911 	.word	0x0800b911
 800b8a8:	0800b9cf 	.word	0x0800b9cf
 800b8ac:	0800b85d 	.word	0x0800b85d
 800b8b0:	0800b85d 	.word	0x0800b85d
 800b8b4:	0800ba0f 	.word	0x0800ba0f
 800b8b8:	0800b85d 	.word	0x0800b85d
 800b8bc:	0800b911 	.word	0x0800b911
 800b8c0:	0800b85d 	.word	0x0800b85d
 800b8c4:	0800b85d 	.word	0x0800b85d
 800b8c8:	0800b9d7 	.word	0x0800b9d7
 800b8cc:	682b      	ldr	r3, [r5, #0]
 800b8ce:	1d1a      	adds	r2, r3, #4
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	602a      	str	r2, [r5, #0]
 800b8d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b8d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b8dc:	2301      	movs	r3, #1
 800b8de:	e0a3      	b.n	800ba28 <_printf_i+0x1f4>
 800b8e0:	6820      	ldr	r0, [r4, #0]
 800b8e2:	6829      	ldr	r1, [r5, #0]
 800b8e4:	0606      	lsls	r6, r0, #24
 800b8e6:	f101 0304 	add.w	r3, r1, #4
 800b8ea:	d50a      	bpl.n	800b902 <_printf_i+0xce>
 800b8ec:	680e      	ldr	r6, [r1, #0]
 800b8ee:	602b      	str	r3, [r5, #0]
 800b8f0:	2e00      	cmp	r6, #0
 800b8f2:	da03      	bge.n	800b8fc <_printf_i+0xc8>
 800b8f4:	232d      	movs	r3, #45	; 0x2d
 800b8f6:	4276      	negs	r6, r6
 800b8f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b8fc:	485e      	ldr	r0, [pc, #376]	; (800ba78 <_printf_i+0x244>)
 800b8fe:	230a      	movs	r3, #10
 800b900:	e019      	b.n	800b936 <_printf_i+0x102>
 800b902:	680e      	ldr	r6, [r1, #0]
 800b904:	602b      	str	r3, [r5, #0]
 800b906:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b90a:	bf18      	it	ne
 800b90c:	b236      	sxthne	r6, r6
 800b90e:	e7ef      	b.n	800b8f0 <_printf_i+0xbc>
 800b910:	682b      	ldr	r3, [r5, #0]
 800b912:	6820      	ldr	r0, [r4, #0]
 800b914:	1d19      	adds	r1, r3, #4
 800b916:	6029      	str	r1, [r5, #0]
 800b918:	0601      	lsls	r1, r0, #24
 800b91a:	d501      	bpl.n	800b920 <_printf_i+0xec>
 800b91c:	681e      	ldr	r6, [r3, #0]
 800b91e:	e002      	b.n	800b926 <_printf_i+0xf2>
 800b920:	0646      	lsls	r6, r0, #25
 800b922:	d5fb      	bpl.n	800b91c <_printf_i+0xe8>
 800b924:	881e      	ldrh	r6, [r3, #0]
 800b926:	4854      	ldr	r0, [pc, #336]	; (800ba78 <_printf_i+0x244>)
 800b928:	2f6f      	cmp	r7, #111	; 0x6f
 800b92a:	bf0c      	ite	eq
 800b92c:	2308      	moveq	r3, #8
 800b92e:	230a      	movne	r3, #10
 800b930:	2100      	movs	r1, #0
 800b932:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b936:	6865      	ldr	r5, [r4, #4]
 800b938:	60a5      	str	r5, [r4, #8]
 800b93a:	2d00      	cmp	r5, #0
 800b93c:	bfa2      	ittt	ge
 800b93e:	6821      	ldrge	r1, [r4, #0]
 800b940:	f021 0104 	bicge.w	r1, r1, #4
 800b944:	6021      	strge	r1, [r4, #0]
 800b946:	b90e      	cbnz	r6, 800b94c <_printf_i+0x118>
 800b948:	2d00      	cmp	r5, #0
 800b94a:	d04d      	beq.n	800b9e8 <_printf_i+0x1b4>
 800b94c:	4615      	mov	r5, r2
 800b94e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b952:	fb03 6711 	mls	r7, r3, r1, r6
 800b956:	5dc7      	ldrb	r7, [r0, r7]
 800b958:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b95c:	4637      	mov	r7, r6
 800b95e:	42bb      	cmp	r3, r7
 800b960:	460e      	mov	r6, r1
 800b962:	d9f4      	bls.n	800b94e <_printf_i+0x11a>
 800b964:	2b08      	cmp	r3, #8
 800b966:	d10b      	bne.n	800b980 <_printf_i+0x14c>
 800b968:	6823      	ldr	r3, [r4, #0]
 800b96a:	07de      	lsls	r6, r3, #31
 800b96c:	d508      	bpl.n	800b980 <_printf_i+0x14c>
 800b96e:	6923      	ldr	r3, [r4, #16]
 800b970:	6861      	ldr	r1, [r4, #4]
 800b972:	4299      	cmp	r1, r3
 800b974:	bfde      	ittt	le
 800b976:	2330      	movle	r3, #48	; 0x30
 800b978:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b97c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b980:	1b52      	subs	r2, r2, r5
 800b982:	6122      	str	r2, [r4, #16]
 800b984:	f8cd a000 	str.w	sl, [sp]
 800b988:	464b      	mov	r3, r9
 800b98a:	aa03      	add	r2, sp, #12
 800b98c:	4621      	mov	r1, r4
 800b98e:	4640      	mov	r0, r8
 800b990:	f7ff fee2 	bl	800b758 <_printf_common>
 800b994:	3001      	adds	r0, #1
 800b996:	d14c      	bne.n	800ba32 <_printf_i+0x1fe>
 800b998:	f04f 30ff 	mov.w	r0, #4294967295
 800b99c:	b004      	add	sp, #16
 800b99e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9a2:	4835      	ldr	r0, [pc, #212]	; (800ba78 <_printf_i+0x244>)
 800b9a4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b9a8:	6829      	ldr	r1, [r5, #0]
 800b9aa:	6823      	ldr	r3, [r4, #0]
 800b9ac:	f851 6b04 	ldr.w	r6, [r1], #4
 800b9b0:	6029      	str	r1, [r5, #0]
 800b9b2:	061d      	lsls	r5, r3, #24
 800b9b4:	d514      	bpl.n	800b9e0 <_printf_i+0x1ac>
 800b9b6:	07df      	lsls	r7, r3, #31
 800b9b8:	bf44      	itt	mi
 800b9ba:	f043 0320 	orrmi.w	r3, r3, #32
 800b9be:	6023      	strmi	r3, [r4, #0]
 800b9c0:	b91e      	cbnz	r6, 800b9ca <_printf_i+0x196>
 800b9c2:	6823      	ldr	r3, [r4, #0]
 800b9c4:	f023 0320 	bic.w	r3, r3, #32
 800b9c8:	6023      	str	r3, [r4, #0]
 800b9ca:	2310      	movs	r3, #16
 800b9cc:	e7b0      	b.n	800b930 <_printf_i+0xfc>
 800b9ce:	6823      	ldr	r3, [r4, #0]
 800b9d0:	f043 0320 	orr.w	r3, r3, #32
 800b9d4:	6023      	str	r3, [r4, #0]
 800b9d6:	2378      	movs	r3, #120	; 0x78
 800b9d8:	4828      	ldr	r0, [pc, #160]	; (800ba7c <_printf_i+0x248>)
 800b9da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b9de:	e7e3      	b.n	800b9a8 <_printf_i+0x174>
 800b9e0:	0659      	lsls	r1, r3, #25
 800b9e2:	bf48      	it	mi
 800b9e4:	b2b6      	uxthmi	r6, r6
 800b9e6:	e7e6      	b.n	800b9b6 <_printf_i+0x182>
 800b9e8:	4615      	mov	r5, r2
 800b9ea:	e7bb      	b.n	800b964 <_printf_i+0x130>
 800b9ec:	682b      	ldr	r3, [r5, #0]
 800b9ee:	6826      	ldr	r6, [r4, #0]
 800b9f0:	6961      	ldr	r1, [r4, #20]
 800b9f2:	1d18      	adds	r0, r3, #4
 800b9f4:	6028      	str	r0, [r5, #0]
 800b9f6:	0635      	lsls	r5, r6, #24
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	d501      	bpl.n	800ba00 <_printf_i+0x1cc>
 800b9fc:	6019      	str	r1, [r3, #0]
 800b9fe:	e002      	b.n	800ba06 <_printf_i+0x1d2>
 800ba00:	0670      	lsls	r0, r6, #25
 800ba02:	d5fb      	bpl.n	800b9fc <_printf_i+0x1c8>
 800ba04:	8019      	strh	r1, [r3, #0]
 800ba06:	2300      	movs	r3, #0
 800ba08:	6123      	str	r3, [r4, #16]
 800ba0a:	4615      	mov	r5, r2
 800ba0c:	e7ba      	b.n	800b984 <_printf_i+0x150>
 800ba0e:	682b      	ldr	r3, [r5, #0]
 800ba10:	1d1a      	adds	r2, r3, #4
 800ba12:	602a      	str	r2, [r5, #0]
 800ba14:	681d      	ldr	r5, [r3, #0]
 800ba16:	6862      	ldr	r2, [r4, #4]
 800ba18:	2100      	movs	r1, #0
 800ba1a:	4628      	mov	r0, r5
 800ba1c:	f7f4 fbe0 	bl	80001e0 <memchr>
 800ba20:	b108      	cbz	r0, 800ba26 <_printf_i+0x1f2>
 800ba22:	1b40      	subs	r0, r0, r5
 800ba24:	6060      	str	r0, [r4, #4]
 800ba26:	6863      	ldr	r3, [r4, #4]
 800ba28:	6123      	str	r3, [r4, #16]
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba30:	e7a8      	b.n	800b984 <_printf_i+0x150>
 800ba32:	6923      	ldr	r3, [r4, #16]
 800ba34:	462a      	mov	r2, r5
 800ba36:	4649      	mov	r1, r9
 800ba38:	4640      	mov	r0, r8
 800ba3a:	47d0      	blx	sl
 800ba3c:	3001      	adds	r0, #1
 800ba3e:	d0ab      	beq.n	800b998 <_printf_i+0x164>
 800ba40:	6823      	ldr	r3, [r4, #0]
 800ba42:	079b      	lsls	r3, r3, #30
 800ba44:	d413      	bmi.n	800ba6e <_printf_i+0x23a>
 800ba46:	68e0      	ldr	r0, [r4, #12]
 800ba48:	9b03      	ldr	r3, [sp, #12]
 800ba4a:	4298      	cmp	r0, r3
 800ba4c:	bfb8      	it	lt
 800ba4e:	4618      	movlt	r0, r3
 800ba50:	e7a4      	b.n	800b99c <_printf_i+0x168>
 800ba52:	2301      	movs	r3, #1
 800ba54:	4632      	mov	r2, r6
 800ba56:	4649      	mov	r1, r9
 800ba58:	4640      	mov	r0, r8
 800ba5a:	47d0      	blx	sl
 800ba5c:	3001      	adds	r0, #1
 800ba5e:	d09b      	beq.n	800b998 <_printf_i+0x164>
 800ba60:	3501      	adds	r5, #1
 800ba62:	68e3      	ldr	r3, [r4, #12]
 800ba64:	9903      	ldr	r1, [sp, #12]
 800ba66:	1a5b      	subs	r3, r3, r1
 800ba68:	42ab      	cmp	r3, r5
 800ba6a:	dcf2      	bgt.n	800ba52 <_printf_i+0x21e>
 800ba6c:	e7eb      	b.n	800ba46 <_printf_i+0x212>
 800ba6e:	2500      	movs	r5, #0
 800ba70:	f104 0619 	add.w	r6, r4, #25
 800ba74:	e7f5      	b.n	800ba62 <_printf_i+0x22e>
 800ba76:	bf00      	nop
 800ba78:	080121ba 	.word	0x080121ba
 800ba7c:	080121cb 	.word	0x080121cb

0800ba80 <_scanf_float>:
 800ba80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba84:	b087      	sub	sp, #28
 800ba86:	4617      	mov	r7, r2
 800ba88:	9303      	str	r3, [sp, #12]
 800ba8a:	688b      	ldr	r3, [r1, #8]
 800ba8c:	1e5a      	subs	r2, r3, #1
 800ba8e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ba92:	bf83      	ittte	hi
 800ba94:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ba98:	195b      	addhi	r3, r3, r5
 800ba9a:	9302      	strhi	r3, [sp, #8]
 800ba9c:	2300      	movls	r3, #0
 800ba9e:	bf86      	itte	hi
 800baa0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800baa4:	608b      	strhi	r3, [r1, #8]
 800baa6:	9302      	strls	r3, [sp, #8]
 800baa8:	680b      	ldr	r3, [r1, #0]
 800baaa:	468b      	mov	fp, r1
 800baac:	2500      	movs	r5, #0
 800baae:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800bab2:	f84b 3b1c 	str.w	r3, [fp], #28
 800bab6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800baba:	4680      	mov	r8, r0
 800babc:	460c      	mov	r4, r1
 800babe:	465e      	mov	r6, fp
 800bac0:	46aa      	mov	sl, r5
 800bac2:	46a9      	mov	r9, r5
 800bac4:	9501      	str	r5, [sp, #4]
 800bac6:	68a2      	ldr	r2, [r4, #8]
 800bac8:	b152      	cbz	r2, 800bae0 <_scanf_float+0x60>
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	781b      	ldrb	r3, [r3, #0]
 800bace:	2b4e      	cmp	r3, #78	; 0x4e
 800bad0:	d864      	bhi.n	800bb9c <_scanf_float+0x11c>
 800bad2:	2b40      	cmp	r3, #64	; 0x40
 800bad4:	d83c      	bhi.n	800bb50 <_scanf_float+0xd0>
 800bad6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800bada:	b2c8      	uxtb	r0, r1
 800badc:	280e      	cmp	r0, #14
 800bade:	d93a      	bls.n	800bb56 <_scanf_float+0xd6>
 800bae0:	f1b9 0f00 	cmp.w	r9, #0
 800bae4:	d003      	beq.n	800baee <_scanf_float+0x6e>
 800bae6:	6823      	ldr	r3, [r4, #0]
 800bae8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800baec:	6023      	str	r3, [r4, #0]
 800baee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800baf2:	f1ba 0f01 	cmp.w	sl, #1
 800baf6:	f200 8113 	bhi.w	800bd20 <_scanf_float+0x2a0>
 800bafa:	455e      	cmp	r6, fp
 800bafc:	f200 8105 	bhi.w	800bd0a <_scanf_float+0x28a>
 800bb00:	2501      	movs	r5, #1
 800bb02:	4628      	mov	r0, r5
 800bb04:	b007      	add	sp, #28
 800bb06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb0a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800bb0e:	2a0d      	cmp	r2, #13
 800bb10:	d8e6      	bhi.n	800bae0 <_scanf_float+0x60>
 800bb12:	a101      	add	r1, pc, #4	; (adr r1, 800bb18 <_scanf_float+0x98>)
 800bb14:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bb18:	0800bc57 	.word	0x0800bc57
 800bb1c:	0800bae1 	.word	0x0800bae1
 800bb20:	0800bae1 	.word	0x0800bae1
 800bb24:	0800bae1 	.word	0x0800bae1
 800bb28:	0800bcb7 	.word	0x0800bcb7
 800bb2c:	0800bc8f 	.word	0x0800bc8f
 800bb30:	0800bae1 	.word	0x0800bae1
 800bb34:	0800bae1 	.word	0x0800bae1
 800bb38:	0800bc65 	.word	0x0800bc65
 800bb3c:	0800bae1 	.word	0x0800bae1
 800bb40:	0800bae1 	.word	0x0800bae1
 800bb44:	0800bae1 	.word	0x0800bae1
 800bb48:	0800bae1 	.word	0x0800bae1
 800bb4c:	0800bc1d 	.word	0x0800bc1d
 800bb50:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800bb54:	e7db      	b.n	800bb0e <_scanf_float+0x8e>
 800bb56:	290e      	cmp	r1, #14
 800bb58:	d8c2      	bhi.n	800bae0 <_scanf_float+0x60>
 800bb5a:	a001      	add	r0, pc, #4	; (adr r0, 800bb60 <_scanf_float+0xe0>)
 800bb5c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bb60:	0800bc0f 	.word	0x0800bc0f
 800bb64:	0800bae1 	.word	0x0800bae1
 800bb68:	0800bc0f 	.word	0x0800bc0f
 800bb6c:	0800bca3 	.word	0x0800bca3
 800bb70:	0800bae1 	.word	0x0800bae1
 800bb74:	0800bbbd 	.word	0x0800bbbd
 800bb78:	0800bbf9 	.word	0x0800bbf9
 800bb7c:	0800bbf9 	.word	0x0800bbf9
 800bb80:	0800bbf9 	.word	0x0800bbf9
 800bb84:	0800bbf9 	.word	0x0800bbf9
 800bb88:	0800bbf9 	.word	0x0800bbf9
 800bb8c:	0800bbf9 	.word	0x0800bbf9
 800bb90:	0800bbf9 	.word	0x0800bbf9
 800bb94:	0800bbf9 	.word	0x0800bbf9
 800bb98:	0800bbf9 	.word	0x0800bbf9
 800bb9c:	2b6e      	cmp	r3, #110	; 0x6e
 800bb9e:	d809      	bhi.n	800bbb4 <_scanf_float+0x134>
 800bba0:	2b60      	cmp	r3, #96	; 0x60
 800bba2:	d8b2      	bhi.n	800bb0a <_scanf_float+0x8a>
 800bba4:	2b54      	cmp	r3, #84	; 0x54
 800bba6:	d077      	beq.n	800bc98 <_scanf_float+0x218>
 800bba8:	2b59      	cmp	r3, #89	; 0x59
 800bbaa:	d199      	bne.n	800bae0 <_scanf_float+0x60>
 800bbac:	2d07      	cmp	r5, #7
 800bbae:	d197      	bne.n	800bae0 <_scanf_float+0x60>
 800bbb0:	2508      	movs	r5, #8
 800bbb2:	e029      	b.n	800bc08 <_scanf_float+0x188>
 800bbb4:	2b74      	cmp	r3, #116	; 0x74
 800bbb6:	d06f      	beq.n	800bc98 <_scanf_float+0x218>
 800bbb8:	2b79      	cmp	r3, #121	; 0x79
 800bbba:	e7f6      	b.n	800bbaa <_scanf_float+0x12a>
 800bbbc:	6821      	ldr	r1, [r4, #0]
 800bbbe:	05c8      	lsls	r0, r1, #23
 800bbc0:	d51a      	bpl.n	800bbf8 <_scanf_float+0x178>
 800bbc2:	9b02      	ldr	r3, [sp, #8]
 800bbc4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800bbc8:	6021      	str	r1, [r4, #0]
 800bbca:	f109 0901 	add.w	r9, r9, #1
 800bbce:	b11b      	cbz	r3, 800bbd8 <_scanf_float+0x158>
 800bbd0:	3b01      	subs	r3, #1
 800bbd2:	3201      	adds	r2, #1
 800bbd4:	9302      	str	r3, [sp, #8]
 800bbd6:	60a2      	str	r2, [r4, #8]
 800bbd8:	68a3      	ldr	r3, [r4, #8]
 800bbda:	3b01      	subs	r3, #1
 800bbdc:	60a3      	str	r3, [r4, #8]
 800bbde:	6923      	ldr	r3, [r4, #16]
 800bbe0:	3301      	adds	r3, #1
 800bbe2:	6123      	str	r3, [r4, #16]
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	3b01      	subs	r3, #1
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	607b      	str	r3, [r7, #4]
 800bbec:	f340 8084 	ble.w	800bcf8 <_scanf_float+0x278>
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	3301      	adds	r3, #1
 800bbf4:	603b      	str	r3, [r7, #0]
 800bbf6:	e766      	b.n	800bac6 <_scanf_float+0x46>
 800bbf8:	eb1a 0f05 	cmn.w	sl, r5
 800bbfc:	f47f af70 	bne.w	800bae0 <_scanf_float+0x60>
 800bc00:	6822      	ldr	r2, [r4, #0]
 800bc02:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800bc06:	6022      	str	r2, [r4, #0]
 800bc08:	f806 3b01 	strb.w	r3, [r6], #1
 800bc0c:	e7e4      	b.n	800bbd8 <_scanf_float+0x158>
 800bc0e:	6822      	ldr	r2, [r4, #0]
 800bc10:	0610      	lsls	r0, r2, #24
 800bc12:	f57f af65 	bpl.w	800bae0 <_scanf_float+0x60>
 800bc16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bc1a:	e7f4      	b.n	800bc06 <_scanf_float+0x186>
 800bc1c:	f1ba 0f00 	cmp.w	sl, #0
 800bc20:	d10e      	bne.n	800bc40 <_scanf_float+0x1c0>
 800bc22:	f1b9 0f00 	cmp.w	r9, #0
 800bc26:	d10e      	bne.n	800bc46 <_scanf_float+0x1c6>
 800bc28:	6822      	ldr	r2, [r4, #0]
 800bc2a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bc2e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bc32:	d108      	bne.n	800bc46 <_scanf_float+0x1c6>
 800bc34:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bc38:	6022      	str	r2, [r4, #0]
 800bc3a:	f04f 0a01 	mov.w	sl, #1
 800bc3e:	e7e3      	b.n	800bc08 <_scanf_float+0x188>
 800bc40:	f1ba 0f02 	cmp.w	sl, #2
 800bc44:	d055      	beq.n	800bcf2 <_scanf_float+0x272>
 800bc46:	2d01      	cmp	r5, #1
 800bc48:	d002      	beq.n	800bc50 <_scanf_float+0x1d0>
 800bc4a:	2d04      	cmp	r5, #4
 800bc4c:	f47f af48 	bne.w	800bae0 <_scanf_float+0x60>
 800bc50:	3501      	adds	r5, #1
 800bc52:	b2ed      	uxtb	r5, r5
 800bc54:	e7d8      	b.n	800bc08 <_scanf_float+0x188>
 800bc56:	f1ba 0f01 	cmp.w	sl, #1
 800bc5a:	f47f af41 	bne.w	800bae0 <_scanf_float+0x60>
 800bc5e:	f04f 0a02 	mov.w	sl, #2
 800bc62:	e7d1      	b.n	800bc08 <_scanf_float+0x188>
 800bc64:	b97d      	cbnz	r5, 800bc86 <_scanf_float+0x206>
 800bc66:	f1b9 0f00 	cmp.w	r9, #0
 800bc6a:	f47f af3c 	bne.w	800bae6 <_scanf_float+0x66>
 800bc6e:	6822      	ldr	r2, [r4, #0]
 800bc70:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bc74:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bc78:	f47f af39 	bne.w	800baee <_scanf_float+0x6e>
 800bc7c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bc80:	6022      	str	r2, [r4, #0]
 800bc82:	2501      	movs	r5, #1
 800bc84:	e7c0      	b.n	800bc08 <_scanf_float+0x188>
 800bc86:	2d03      	cmp	r5, #3
 800bc88:	d0e2      	beq.n	800bc50 <_scanf_float+0x1d0>
 800bc8a:	2d05      	cmp	r5, #5
 800bc8c:	e7de      	b.n	800bc4c <_scanf_float+0x1cc>
 800bc8e:	2d02      	cmp	r5, #2
 800bc90:	f47f af26 	bne.w	800bae0 <_scanf_float+0x60>
 800bc94:	2503      	movs	r5, #3
 800bc96:	e7b7      	b.n	800bc08 <_scanf_float+0x188>
 800bc98:	2d06      	cmp	r5, #6
 800bc9a:	f47f af21 	bne.w	800bae0 <_scanf_float+0x60>
 800bc9e:	2507      	movs	r5, #7
 800bca0:	e7b2      	b.n	800bc08 <_scanf_float+0x188>
 800bca2:	6822      	ldr	r2, [r4, #0]
 800bca4:	0591      	lsls	r1, r2, #22
 800bca6:	f57f af1b 	bpl.w	800bae0 <_scanf_float+0x60>
 800bcaa:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800bcae:	6022      	str	r2, [r4, #0]
 800bcb0:	f8cd 9004 	str.w	r9, [sp, #4]
 800bcb4:	e7a8      	b.n	800bc08 <_scanf_float+0x188>
 800bcb6:	6822      	ldr	r2, [r4, #0]
 800bcb8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800bcbc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800bcc0:	d006      	beq.n	800bcd0 <_scanf_float+0x250>
 800bcc2:	0550      	lsls	r0, r2, #21
 800bcc4:	f57f af0c 	bpl.w	800bae0 <_scanf_float+0x60>
 800bcc8:	f1b9 0f00 	cmp.w	r9, #0
 800bccc:	f43f af0f 	beq.w	800baee <_scanf_float+0x6e>
 800bcd0:	0591      	lsls	r1, r2, #22
 800bcd2:	bf58      	it	pl
 800bcd4:	9901      	ldrpl	r1, [sp, #4]
 800bcd6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bcda:	bf58      	it	pl
 800bcdc:	eba9 0101 	subpl.w	r1, r9, r1
 800bce0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800bce4:	bf58      	it	pl
 800bce6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bcea:	6022      	str	r2, [r4, #0]
 800bcec:	f04f 0900 	mov.w	r9, #0
 800bcf0:	e78a      	b.n	800bc08 <_scanf_float+0x188>
 800bcf2:	f04f 0a03 	mov.w	sl, #3
 800bcf6:	e787      	b.n	800bc08 <_scanf_float+0x188>
 800bcf8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bcfc:	4639      	mov	r1, r7
 800bcfe:	4640      	mov	r0, r8
 800bd00:	4798      	blx	r3
 800bd02:	2800      	cmp	r0, #0
 800bd04:	f43f aedf 	beq.w	800bac6 <_scanf_float+0x46>
 800bd08:	e6ea      	b.n	800bae0 <_scanf_float+0x60>
 800bd0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bd12:	463a      	mov	r2, r7
 800bd14:	4640      	mov	r0, r8
 800bd16:	4798      	blx	r3
 800bd18:	6923      	ldr	r3, [r4, #16]
 800bd1a:	3b01      	subs	r3, #1
 800bd1c:	6123      	str	r3, [r4, #16]
 800bd1e:	e6ec      	b.n	800bafa <_scanf_float+0x7a>
 800bd20:	1e6b      	subs	r3, r5, #1
 800bd22:	2b06      	cmp	r3, #6
 800bd24:	d825      	bhi.n	800bd72 <_scanf_float+0x2f2>
 800bd26:	2d02      	cmp	r5, #2
 800bd28:	d836      	bhi.n	800bd98 <_scanf_float+0x318>
 800bd2a:	455e      	cmp	r6, fp
 800bd2c:	f67f aee8 	bls.w	800bb00 <_scanf_float+0x80>
 800bd30:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd34:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bd38:	463a      	mov	r2, r7
 800bd3a:	4640      	mov	r0, r8
 800bd3c:	4798      	blx	r3
 800bd3e:	6923      	ldr	r3, [r4, #16]
 800bd40:	3b01      	subs	r3, #1
 800bd42:	6123      	str	r3, [r4, #16]
 800bd44:	e7f1      	b.n	800bd2a <_scanf_float+0x2aa>
 800bd46:	9802      	ldr	r0, [sp, #8]
 800bd48:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd4c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800bd50:	9002      	str	r0, [sp, #8]
 800bd52:	463a      	mov	r2, r7
 800bd54:	4640      	mov	r0, r8
 800bd56:	4798      	blx	r3
 800bd58:	6923      	ldr	r3, [r4, #16]
 800bd5a:	3b01      	subs	r3, #1
 800bd5c:	6123      	str	r3, [r4, #16]
 800bd5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bd62:	fa5f fa8a 	uxtb.w	sl, sl
 800bd66:	f1ba 0f02 	cmp.w	sl, #2
 800bd6a:	d1ec      	bne.n	800bd46 <_scanf_float+0x2c6>
 800bd6c:	3d03      	subs	r5, #3
 800bd6e:	b2ed      	uxtb	r5, r5
 800bd70:	1b76      	subs	r6, r6, r5
 800bd72:	6823      	ldr	r3, [r4, #0]
 800bd74:	05da      	lsls	r2, r3, #23
 800bd76:	d52f      	bpl.n	800bdd8 <_scanf_float+0x358>
 800bd78:	055b      	lsls	r3, r3, #21
 800bd7a:	d510      	bpl.n	800bd9e <_scanf_float+0x31e>
 800bd7c:	455e      	cmp	r6, fp
 800bd7e:	f67f aebf 	bls.w	800bb00 <_scanf_float+0x80>
 800bd82:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bd8a:	463a      	mov	r2, r7
 800bd8c:	4640      	mov	r0, r8
 800bd8e:	4798      	blx	r3
 800bd90:	6923      	ldr	r3, [r4, #16]
 800bd92:	3b01      	subs	r3, #1
 800bd94:	6123      	str	r3, [r4, #16]
 800bd96:	e7f1      	b.n	800bd7c <_scanf_float+0x2fc>
 800bd98:	46aa      	mov	sl, r5
 800bd9a:	9602      	str	r6, [sp, #8]
 800bd9c:	e7df      	b.n	800bd5e <_scanf_float+0x2de>
 800bd9e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bda2:	6923      	ldr	r3, [r4, #16]
 800bda4:	2965      	cmp	r1, #101	; 0x65
 800bda6:	f103 33ff 	add.w	r3, r3, #4294967295
 800bdaa:	f106 35ff 	add.w	r5, r6, #4294967295
 800bdae:	6123      	str	r3, [r4, #16]
 800bdb0:	d00c      	beq.n	800bdcc <_scanf_float+0x34c>
 800bdb2:	2945      	cmp	r1, #69	; 0x45
 800bdb4:	d00a      	beq.n	800bdcc <_scanf_float+0x34c>
 800bdb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bdba:	463a      	mov	r2, r7
 800bdbc:	4640      	mov	r0, r8
 800bdbe:	4798      	blx	r3
 800bdc0:	6923      	ldr	r3, [r4, #16]
 800bdc2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bdc6:	3b01      	subs	r3, #1
 800bdc8:	1eb5      	subs	r5, r6, #2
 800bdca:	6123      	str	r3, [r4, #16]
 800bdcc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bdd0:	463a      	mov	r2, r7
 800bdd2:	4640      	mov	r0, r8
 800bdd4:	4798      	blx	r3
 800bdd6:	462e      	mov	r6, r5
 800bdd8:	6825      	ldr	r5, [r4, #0]
 800bdda:	f015 0510 	ands.w	r5, r5, #16
 800bdde:	d159      	bne.n	800be94 <_scanf_float+0x414>
 800bde0:	7035      	strb	r5, [r6, #0]
 800bde2:	6823      	ldr	r3, [r4, #0]
 800bde4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bde8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bdec:	d11b      	bne.n	800be26 <_scanf_float+0x3a6>
 800bdee:	9b01      	ldr	r3, [sp, #4]
 800bdf0:	454b      	cmp	r3, r9
 800bdf2:	eba3 0209 	sub.w	r2, r3, r9
 800bdf6:	d123      	bne.n	800be40 <_scanf_float+0x3c0>
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	4659      	mov	r1, fp
 800bdfc:	4640      	mov	r0, r8
 800bdfe:	f000 ff25 	bl	800cc4c <_strtod_r>
 800be02:	6822      	ldr	r2, [r4, #0]
 800be04:	9b03      	ldr	r3, [sp, #12]
 800be06:	f012 0f02 	tst.w	r2, #2
 800be0a:	ec57 6b10 	vmov	r6, r7, d0
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	d021      	beq.n	800be56 <_scanf_float+0x3d6>
 800be12:	9903      	ldr	r1, [sp, #12]
 800be14:	1d1a      	adds	r2, r3, #4
 800be16:	600a      	str	r2, [r1, #0]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	e9c3 6700 	strd	r6, r7, [r3]
 800be1e:	68e3      	ldr	r3, [r4, #12]
 800be20:	3301      	adds	r3, #1
 800be22:	60e3      	str	r3, [r4, #12]
 800be24:	e66d      	b.n	800bb02 <_scanf_float+0x82>
 800be26:	9b04      	ldr	r3, [sp, #16]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d0e5      	beq.n	800bdf8 <_scanf_float+0x378>
 800be2c:	9905      	ldr	r1, [sp, #20]
 800be2e:	230a      	movs	r3, #10
 800be30:	462a      	mov	r2, r5
 800be32:	3101      	adds	r1, #1
 800be34:	4640      	mov	r0, r8
 800be36:	f000 ff91 	bl	800cd5c <_strtol_r>
 800be3a:	9b04      	ldr	r3, [sp, #16]
 800be3c:	9e05      	ldr	r6, [sp, #20]
 800be3e:	1ac2      	subs	r2, r0, r3
 800be40:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800be44:	429e      	cmp	r6, r3
 800be46:	bf28      	it	cs
 800be48:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800be4c:	4912      	ldr	r1, [pc, #72]	; (800be98 <_scanf_float+0x418>)
 800be4e:	4630      	mov	r0, r6
 800be50:	f000 f8ba 	bl	800bfc8 <siprintf>
 800be54:	e7d0      	b.n	800bdf8 <_scanf_float+0x378>
 800be56:	9903      	ldr	r1, [sp, #12]
 800be58:	f012 0f04 	tst.w	r2, #4
 800be5c:	f103 0204 	add.w	r2, r3, #4
 800be60:	600a      	str	r2, [r1, #0]
 800be62:	d1d9      	bne.n	800be18 <_scanf_float+0x398>
 800be64:	f8d3 8000 	ldr.w	r8, [r3]
 800be68:	ee10 2a10 	vmov	r2, s0
 800be6c:	ee10 0a10 	vmov	r0, s0
 800be70:	463b      	mov	r3, r7
 800be72:	4639      	mov	r1, r7
 800be74:	f7f4 fe5a 	bl	8000b2c <__aeabi_dcmpun>
 800be78:	b128      	cbz	r0, 800be86 <_scanf_float+0x406>
 800be7a:	4808      	ldr	r0, [pc, #32]	; (800be9c <_scanf_float+0x41c>)
 800be7c:	f000 f89e 	bl	800bfbc <nanf>
 800be80:	ed88 0a00 	vstr	s0, [r8]
 800be84:	e7cb      	b.n	800be1e <_scanf_float+0x39e>
 800be86:	4630      	mov	r0, r6
 800be88:	4639      	mov	r1, r7
 800be8a:	f7f4 fead 	bl	8000be8 <__aeabi_d2f>
 800be8e:	f8c8 0000 	str.w	r0, [r8]
 800be92:	e7c4      	b.n	800be1e <_scanf_float+0x39e>
 800be94:	2500      	movs	r5, #0
 800be96:	e634      	b.n	800bb02 <_scanf_float+0x82>
 800be98:	080121dc 	.word	0x080121dc
 800be9c:	08012650 	.word	0x08012650

0800bea0 <iprintf>:
 800bea0:	b40f      	push	{r0, r1, r2, r3}
 800bea2:	4b0a      	ldr	r3, [pc, #40]	; (800becc <iprintf+0x2c>)
 800bea4:	b513      	push	{r0, r1, r4, lr}
 800bea6:	681c      	ldr	r4, [r3, #0]
 800bea8:	b124      	cbz	r4, 800beb4 <iprintf+0x14>
 800beaa:	69a3      	ldr	r3, [r4, #24]
 800beac:	b913      	cbnz	r3, 800beb4 <iprintf+0x14>
 800beae:	4620      	mov	r0, r4
 800beb0:	f001 ffe6 	bl	800de80 <__sinit>
 800beb4:	ab05      	add	r3, sp, #20
 800beb6:	9a04      	ldr	r2, [sp, #16]
 800beb8:	68a1      	ldr	r1, [r4, #8]
 800beba:	9301      	str	r3, [sp, #4]
 800bebc:	4620      	mov	r0, r4
 800bebe:	f003 fbaf 	bl	800f620 <_vfiprintf_r>
 800bec2:	b002      	add	sp, #8
 800bec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bec8:	b004      	add	sp, #16
 800beca:	4770      	bx	lr
 800becc:	20000010 	.word	0x20000010

0800bed0 <_puts_r>:
 800bed0:	b570      	push	{r4, r5, r6, lr}
 800bed2:	460e      	mov	r6, r1
 800bed4:	4605      	mov	r5, r0
 800bed6:	b118      	cbz	r0, 800bee0 <_puts_r+0x10>
 800bed8:	6983      	ldr	r3, [r0, #24]
 800beda:	b90b      	cbnz	r3, 800bee0 <_puts_r+0x10>
 800bedc:	f001 ffd0 	bl	800de80 <__sinit>
 800bee0:	69ab      	ldr	r3, [r5, #24]
 800bee2:	68ac      	ldr	r4, [r5, #8]
 800bee4:	b913      	cbnz	r3, 800beec <_puts_r+0x1c>
 800bee6:	4628      	mov	r0, r5
 800bee8:	f001 ffca 	bl	800de80 <__sinit>
 800beec:	4b2c      	ldr	r3, [pc, #176]	; (800bfa0 <_puts_r+0xd0>)
 800beee:	429c      	cmp	r4, r3
 800bef0:	d120      	bne.n	800bf34 <_puts_r+0x64>
 800bef2:	686c      	ldr	r4, [r5, #4]
 800bef4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bef6:	07db      	lsls	r3, r3, #31
 800bef8:	d405      	bmi.n	800bf06 <_puts_r+0x36>
 800befa:	89a3      	ldrh	r3, [r4, #12]
 800befc:	0598      	lsls	r0, r3, #22
 800befe:	d402      	bmi.n	800bf06 <_puts_r+0x36>
 800bf00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf02:	f002 fbce 	bl	800e6a2 <__retarget_lock_acquire_recursive>
 800bf06:	89a3      	ldrh	r3, [r4, #12]
 800bf08:	0719      	lsls	r1, r3, #28
 800bf0a:	d51d      	bpl.n	800bf48 <_puts_r+0x78>
 800bf0c:	6923      	ldr	r3, [r4, #16]
 800bf0e:	b1db      	cbz	r3, 800bf48 <_puts_r+0x78>
 800bf10:	3e01      	subs	r6, #1
 800bf12:	68a3      	ldr	r3, [r4, #8]
 800bf14:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bf18:	3b01      	subs	r3, #1
 800bf1a:	60a3      	str	r3, [r4, #8]
 800bf1c:	bb39      	cbnz	r1, 800bf6e <_puts_r+0x9e>
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	da38      	bge.n	800bf94 <_puts_r+0xc4>
 800bf22:	4622      	mov	r2, r4
 800bf24:	210a      	movs	r1, #10
 800bf26:	4628      	mov	r0, r5
 800bf28:	f000 ff54 	bl	800cdd4 <__swbuf_r>
 800bf2c:	3001      	adds	r0, #1
 800bf2e:	d011      	beq.n	800bf54 <_puts_r+0x84>
 800bf30:	250a      	movs	r5, #10
 800bf32:	e011      	b.n	800bf58 <_puts_r+0x88>
 800bf34:	4b1b      	ldr	r3, [pc, #108]	; (800bfa4 <_puts_r+0xd4>)
 800bf36:	429c      	cmp	r4, r3
 800bf38:	d101      	bne.n	800bf3e <_puts_r+0x6e>
 800bf3a:	68ac      	ldr	r4, [r5, #8]
 800bf3c:	e7da      	b.n	800bef4 <_puts_r+0x24>
 800bf3e:	4b1a      	ldr	r3, [pc, #104]	; (800bfa8 <_puts_r+0xd8>)
 800bf40:	429c      	cmp	r4, r3
 800bf42:	bf08      	it	eq
 800bf44:	68ec      	ldreq	r4, [r5, #12]
 800bf46:	e7d5      	b.n	800bef4 <_puts_r+0x24>
 800bf48:	4621      	mov	r1, r4
 800bf4a:	4628      	mov	r0, r5
 800bf4c:	f000 ff94 	bl	800ce78 <__swsetup_r>
 800bf50:	2800      	cmp	r0, #0
 800bf52:	d0dd      	beq.n	800bf10 <_puts_r+0x40>
 800bf54:	f04f 35ff 	mov.w	r5, #4294967295
 800bf58:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf5a:	07da      	lsls	r2, r3, #31
 800bf5c:	d405      	bmi.n	800bf6a <_puts_r+0x9a>
 800bf5e:	89a3      	ldrh	r3, [r4, #12]
 800bf60:	059b      	lsls	r3, r3, #22
 800bf62:	d402      	bmi.n	800bf6a <_puts_r+0x9a>
 800bf64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf66:	f002 fb9d 	bl	800e6a4 <__retarget_lock_release_recursive>
 800bf6a:	4628      	mov	r0, r5
 800bf6c:	bd70      	pop	{r4, r5, r6, pc}
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	da04      	bge.n	800bf7c <_puts_r+0xac>
 800bf72:	69a2      	ldr	r2, [r4, #24]
 800bf74:	429a      	cmp	r2, r3
 800bf76:	dc06      	bgt.n	800bf86 <_puts_r+0xb6>
 800bf78:	290a      	cmp	r1, #10
 800bf7a:	d004      	beq.n	800bf86 <_puts_r+0xb6>
 800bf7c:	6823      	ldr	r3, [r4, #0]
 800bf7e:	1c5a      	adds	r2, r3, #1
 800bf80:	6022      	str	r2, [r4, #0]
 800bf82:	7019      	strb	r1, [r3, #0]
 800bf84:	e7c5      	b.n	800bf12 <_puts_r+0x42>
 800bf86:	4622      	mov	r2, r4
 800bf88:	4628      	mov	r0, r5
 800bf8a:	f000 ff23 	bl	800cdd4 <__swbuf_r>
 800bf8e:	3001      	adds	r0, #1
 800bf90:	d1bf      	bne.n	800bf12 <_puts_r+0x42>
 800bf92:	e7df      	b.n	800bf54 <_puts_r+0x84>
 800bf94:	6823      	ldr	r3, [r4, #0]
 800bf96:	250a      	movs	r5, #10
 800bf98:	1c5a      	adds	r2, r3, #1
 800bf9a:	6022      	str	r2, [r4, #0]
 800bf9c:	701d      	strb	r5, [r3, #0]
 800bf9e:	e7db      	b.n	800bf58 <_puts_r+0x88>
 800bfa0:	080123ec 	.word	0x080123ec
 800bfa4:	0801240c 	.word	0x0801240c
 800bfa8:	080123cc 	.word	0x080123cc

0800bfac <puts>:
 800bfac:	4b02      	ldr	r3, [pc, #8]	; (800bfb8 <puts+0xc>)
 800bfae:	4601      	mov	r1, r0
 800bfb0:	6818      	ldr	r0, [r3, #0]
 800bfb2:	f7ff bf8d 	b.w	800bed0 <_puts_r>
 800bfb6:	bf00      	nop
 800bfb8:	20000010 	.word	0x20000010

0800bfbc <nanf>:
 800bfbc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bfc4 <nanf+0x8>
 800bfc0:	4770      	bx	lr
 800bfc2:	bf00      	nop
 800bfc4:	7fc00000 	.word	0x7fc00000

0800bfc8 <siprintf>:
 800bfc8:	b40e      	push	{r1, r2, r3}
 800bfca:	b500      	push	{lr}
 800bfcc:	b09c      	sub	sp, #112	; 0x70
 800bfce:	ab1d      	add	r3, sp, #116	; 0x74
 800bfd0:	9002      	str	r0, [sp, #8]
 800bfd2:	9006      	str	r0, [sp, #24]
 800bfd4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bfd8:	4809      	ldr	r0, [pc, #36]	; (800c000 <siprintf+0x38>)
 800bfda:	9107      	str	r1, [sp, #28]
 800bfdc:	9104      	str	r1, [sp, #16]
 800bfde:	4909      	ldr	r1, [pc, #36]	; (800c004 <siprintf+0x3c>)
 800bfe0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfe4:	9105      	str	r1, [sp, #20]
 800bfe6:	6800      	ldr	r0, [r0, #0]
 800bfe8:	9301      	str	r3, [sp, #4]
 800bfea:	a902      	add	r1, sp, #8
 800bfec:	f003 f9ee 	bl	800f3cc <_svfiprintf_r>
 800bff0:	9b02      	ldr	r3, [sp, #8]
 800bff2:	2200      	movs	r2, #0
 800bff4:	701a      	strb	r2, [r3, #0]
 800bff6:	b01c      	add	sp, #112	; 0x70
 800bff8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bffc:	b003      	add	sp, #12
 800bffe:	4770      	bx	lr
 800c000:	20000010 	.word	0x20000010
 800c004:	ffff0208 	.word	0xffff0208

0800c008 <sulp>:
 800c008:	b570      	push	{r4, r5, r6, lr}
 800c00a:	4604      	mov	r4, r0
 800c00c:	460d      	mov	r5, r1
 800c00e:	ec45 4b10 	vmov	d0, r4, r5
 800c012:	4616      	mov	r6, r2
 800c014:	f002 ff38 	bl	800ee88 <__ulp>
 800c018:	ec51 0b10 	vmov	r0, r1, d0
 800c01c:	b17e      	cbz	r6, 800c03e <sulp+0x36>
 800c01e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c022:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c026:	2b00      	cmp	r3, #0
 800c028:	dd09      	ble.n	800c03e <sulp+0x36>
 800c02a:	051b      	lsls	r3, r3, #20
 800c02c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c030:	2400      	movs	r4, #0
 800c032:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c036:	4622      	mov	r2, r4
 800c038:	462b      	mov	r3, r5
 800c03a:	f7f4 fadd 	bl	80005f8 <__aeabi_dmul>
 800c03e:	bd70      	pop	{r4, r5, r6, pc}

0800c040 <_strtod_l>:
 800c040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c044:	ed2d 8b02 	vpush	{d8}
 800c048:	b09d      	sub	sp, #116	; 0x74
 800c04a:	461f      	mov	r7, r3
 800c04c:	2300      	movs	r3, #0
 800c04e:	9318      	str	r3, [sp, #96]	; 0x60
 800c050:	4ba2      	ldr	r3, [pc, #648]	; (800c2dc <_strtod_l+0x29c>)
 800c052:	9213      	str	r2, [sp, #76]	; 0x4c
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	9305      	str	r3, [sp, #20]
 800c058:	4604      	mov	r4, r0
 800c05a:	4618      	mov	r0, r3
 800c05c:	4688      	mov	r8, r1
 800c05e:	f7f4 f8b7 	bl	80001d0 <strlen>
 800c062:	f04f 0a00 	mov.w	sl, #0
 800c066:	4605      	mov	r5, r0
 800c068:	f04f 0b00 	mov.w	fp, #0
 800c06c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c070:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c072:	781a      	ldrb	r2, [r3, #0]
 800c074:	2a2b      	cmp	r2, #43	; 0x2b
 800c076:	d04e      	beq.n	800c116 <_strtod_l+0xd6>
 800c078:	d83b      	bhi.n	800c0f2 <_strtod_l+0xb2>
 800c07a:	2a0d      	cmp	r2, #13
 800c07c:	d834      	bhi.n	800c0e8 <_strtod_l+0xa8>
 800c07e:	2a08      	cmp	r2, #8
 800c080:	d834      	bhi.n	800c0ec <_strtod_l+0xac>
 800c082:	2a00      	cmp	r2, #0
 800c084:	d03e      	beq.n	800c104 <_strtod_l+0xc4>
 800c086:	2300      	movs	r3, #0
 800c088:	930a      	str	r3, [sp, #40]	; 0x28
 800c08a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c08c:	7833      	ldrb	r3, [r6, #0]
 800c08e:	2b30      	cmp	r3, #48	; 0x30
 800c090:	f040 80b0 	bne.w	800c1f4 <_strtod_l+0x1b4>
 800c094:	7873      	ldrb	r3, [r6, #1]
 800c096:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c09a:	2b58      	cmp	r3, #88	; 0x58
 800c09c:	d168      	bne.n	800c170 <_strtod_l+0x130>
 800c09e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0a0:	9301      	str	r3, [sp, #4]
 800c0a2:	ab18      	add	r3, sp, #96	; 0x60
 800c0a4:	9702      	str	r7, [sp, #8]
 800c0a6:	9300      	str	r3, [sp, #0]
 800c0a8:	4a8d      	ldr	r2, [pc, #564]	; (800c2e0 <_strtod_l+0x2a0>)
 800c0aa:	ab19      	add	r3, sp, #100	; 0x64
 800c0ac:	a917      	add	r1, sp, #92	; 0x5c
 800c0ae:	4620      	mov	r0, r4
 800c0b0:	f001 ffea 	bl	800e088 <__gethex>
 800c0b4:	f010 0707 	ands.w	r7, r0, #7
 800c0b8:	4605      	mov	r5, r0
 800c0ba:	d005      	beq.n	800c0c8 <_strtod_l+0x88>
 800c0bc:	2f06      	cmp	r7, #6
 800c0be:	d12c      	bne.n	800c11a <_strtod_l+0xda>
 800c0c0:	3601      	adds	r6, #1
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	9617      	str	r6, [sp, #92]	; 0x5c
 800c0c6:	930a      	str	r3, [sp, #40]	; 0x28
 800c0c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	f040 8590 	bne.w	800cbf0 <_strtod_l+0xbb0>
 800c0d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0d2:	b1eb      	cbz	r3, 800c110 <_strtod_l+0xd0>
 800c0d4:	4652      	mov	r2, sl
 800c0d6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c0da:	ec43 2b10 	vmov	d0, r2, r3
 800c0de:	b01d      	add	sp, #116	; 0x74
 800c0e0:	ecbd 8b02 	vpop	{d8}
 800c0e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0e8:	2a20      	cmp	r2, #32
 800c0ea:	d1cc      	bne.n	800c086 <_strtod_l+0x46>
 800c0ec:	3301      	adds	r3, #1
 800c0ee:	9317      	str	r3, [sp, #92]	; 0x5c
 800c0f0:	e7be      	b.n	800c070 <_strtod_l+0x30>
 800c0f2:	2a2d      	cmp	r2, #45	; 0x2d
 800c0f4:	d1c7      	bne.n	800c086 <_strtod_l+0x46>
 800c0f6:	2201      	movs	r2, #1
 800c0f8:	920a      	str	r2, [sp, #40]	; 0x28
 800c0fa:	1c5a      	adds	r2, r3, #1
 800c0fc:	9217      	str	r2, [sp, #92]	; 0x5c
 800c0fe:	785b      	ldrb	r3, [r3, #1]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d1c2      	bne.n	800c08a <_strtod_l+0x4a>
 800c104:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c106:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	f040 856e 	bne.w	800cbec <_strtod_l+0xbac>
 800c110:	4652      	mov	r2, sl
 800c112:	465b      	mov	r3, fp
 800c114:	e7e1      	b.n	800c0da <_strtod_l+0x9a>
 800c116:	2200      	movs	r2, #0
 800c118:	e7ee      	b.n	800c0f8 <_strtod_l+0xb8>
 800c11a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c11c:	b13a      	cbz	r2, 800c12e <_strtod_l+0xee>
 800c11e:	2135      	movs	r1, #53	; 0x35
 800c120:	a81a      	add	r0, sp, #104	; 0x68
 800c122:	f002 ffbc 	bl	800f09e <__copybits>
 800c126:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c128:	4620      	mov	r0, r4
 800c12a:	f002 fb7b 	bl	800e824 <_Bfree>
 800c12e:	3f01      	subs	r7, #1
 800c130:	2f04      	cmp	r7, #4
 800c132:	d806      	bhi.n	800c142 <_strtod_l+0x102>
 800c134:	e8df f007 	tbb	[pc, r7]
 800c138:	1714030a 	.word	0x1714030a
 800c13c:	0a          	.byte	0x0a
 800c13d:	00          	.byte	0x00
 800c13e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800c142:	0728      	lsls	r0, r5, #28
 800c144:	d5c0      	bpl.n	800c0c8 <_strtod_l+0x88>
 800c146:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c14a:	e7bd      	b.n	800c0c8 <_strtod_l+0x88>
 800c14c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c150:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c152:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c156:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c15a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c15e:	e7f0      	b.n	800c142 <_strtod_l+0x102>
 800c160:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c2e4 <_strtod_l+0x2a4>
 800c164:	e7ed      	b.n	800c142 <_strtod_l+0x102>
 800c166:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c16a:	f04f 3aff 	mov.w	sl, #4294967295
 800c16e:	e7e8      	b.n	800c142 <_strtod_l+0x102>
 800c170:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c172:	1c5a      	adds	r2, r3, #1
 800c174:	9217      	str	r2, [sp, #92]	; 0x5c
 800c176:	785b      	ldrb	r3, [r3, #1]
 800c178:	2b30      	cmp	r3, #48	; 0x30
 800c17a:	d0f9      	beq.n	800c170 <_strtod_l+0x130>
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d0a3      	beq.n	800c0c8 <_strtod_l+0x88>
 800c180:	2301      	movs	r3, #1
 800c182:	f04f 0900 	mov.w	r9, #0
 800c186:	9304      	str	r3, [sp, #16]
 800c188:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c18a:	9308      	str	r3, [sp, #32]
 800c18c:	f8cd 901c 	str.w	r9, [sp, #28]
 800c190:	464f      	mov	r7, r9
 800c192:	220a      	movs	r2, #10
 800c194:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c196:	7806      	ldrb	r6, [r0, #0]
 800c198:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c19c:	b2d9      	uxtb	r1, r3
 800c19e:	2909      	cmp	r1, #9
 800c1a0:	d92a      	bls.n	800c1f8 <_strtod_l+0x1b8>
 800c1a2:	9905      	ldr	r1, [sp, #20]
 800c1a4:	462a      	mov	r2, r5
 800c1a6:	f003 fbc6 	bl	800f936 <strncmp>
 800c1aa:	b398      	cbz	r0, 800c214 <_strtod_l+0x1d4>
 800c1ac:	2000      	movs	r0, #0
 800c1ae:	4632      	mov	r2, r6
 800c1b0:	463d      	mov	r5, r7
 800c1b2:	9005      	str	r0, [sp, #20]
 800c1b4:	4603      	mov	r3, r0
 800c1b6:	2a65      	cmp	r2, #101	; 0x65
 800c1b8:	d001      	beq.n	800c1be <_strtod_l+0x17e>
 800c1ba:	2a45      	cmp	r2, #69	; 0x45
 800c1bc:	d118      	bne.n	800c1f0 <_strtod_l+0x1b0>
 800c1be:	b91d      	cbnz	r5, 800c1c8 <_strtod_l+0x188>
 800c1c0:	9a04      	ldr	r2, [sp, #16]
 800c1c2:	4302      	orrs	r2, r0
 800c1c4:	d09e      	beq.n	800c104 <_strtod_l+0xc4>
 800c1c6:	2500      	movs	r5, #0
 800c1c8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c1cc:	f108 0201 	add.w	r2, r8, #1
 800c1d0:	9217      	str	r2, [sp, #92]	; 0x5c
 800c1d2:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c1d6:	2a2b      	cmp	r2, #43	; 0x2b
 800c1d8:	d075      	beq.n	800c2c6 <_strtod_l+0x286>
 800c1da:	2a2d      	cmp	r2, #45	; 0x2d
 800c1dc:	d07b      	beq.n	800c2d6 <_strtod_l+0x296>
 800c1de:	f04f 0c00 	mov.w	ip, #0
 800c1e2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c1e6:	2909      	cmp	r1, #9
 800c1e8:	f240 8082 	bls.w	800c2f0 <_strtod_l+0x2b0>
 800c1ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c1f0:	2600      	movs	r6, #0
 800c1f2:	e09d      	b.n	800c330 <_strtod_l+0x2f0>
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	e7c4      	b.n	800c182 <_strtod_l+0x142>
 800c1f8:	2f08      	cmp	r7, #8
 800c1fa:	bfd8      	it	le
 800c1fc:	9907      	ldrle	r1, [sp, #28]
 800c1fe:	f100 0001 	add.w	r0, r0, #1
 800c202:	bfda      	itte	le
 800c204:	fb02 3301 	mlale	r3, r2, r1, r3
 800c208:	9307      	strle	r3, [sp, #28]
 800c20a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c20e:	3701      	adds	r7, #1
 800c210:	9017      	str	r0, [sp, #92]	; 0x5c
 800c212:	e7bf      	b.n	800c194 <_strtod_l+0x154>
 800c214:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c216:	195a      	adds	r2, r3, r5
 800c218:	9217      	str	r2, [sp, #92]	; 0x5c
 800c21a:	5d5a      	ldrb	r2, [r3, r5]
 800c21c:	2f00      	cmp	r7, #0
 800c21e:	d037      	beq.n	800c290 <_strtod_l+0x250>
 800c220:	9005      	str	r0, [sp, #20]
 800c222:	463d      	mov	r5, r7
 800c224:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c228:	2b09      	cmp	r3, #9
 800c22a:	d912      	bls.n	800c252 <_strtod_l+0x212>
 800c22c:	2301      	movs	r3, #1
 800c22e:	e7c2      	b.n	800c1b6 <_strtod_l+0x176>
 800c230:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c232:	1c5a      	adds	r2, r3, #1
 800c234:	9217      	str	r2, [sp, #92]	; 0x5c
 800c236:	785a      	ldrb	r2, [r3, #1]
 800c238:	3001      	adds	r0, #1
 800c23a:	2a30      	cmp	r2, #48	; 0x30
 800c23c:	d0f8      	beq.n	800c230 <_strtod_l+0x1f0>
 800c23e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c242:	2b08      	cmp	r3, #8
 800c244:	f200 84d9 	bhi.w	800cbfa <_strtod_l+0xbba>
 800c248:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c24a:	9005      	str	r0, [sp, #20]
 800c24c:	2000      	movs	r0, #0
 800c24e:	9308      	str	r3, [sp, #32]
 800c250:	4605      	mov	r5, r0
 800c252:	3a30      	subs	r2, #48	; 0x30
 800c254:	f100 0301 	add.w	r3, r0, #1
 800c258:	d014      	beq.n	800c284 <_strtod_l+0x244>
 800c25a:	9905      	ldr	r1, [sp, #20]
 800c25c:	4419      	add	r1, r3
 800c25e:	9105      	str	r1, [sp, #20]
 800c260:	462b      	mov	r3, r5
 800c262:	eb00 0e05 	add.w	lr, r0, r5
 800c266:	210a      	movs	r1, #10
 800c268:	4573      	cmp	r3, lr
 800c26a:	d113      	bne.n	800c294 <_strtod_l+0x254>
 800c26c:	182b      	adds	r3, r5, r0
 800c26e:	2b08      	cmp	r3, #8
 800c270:	f105 0501 	add.w	r5, r5, #1
 800c274:	4405      	add	r5, r0
 800c276:	dc1c      	bgt.n	800c2b2 <_strtod_l+0x272>
 800c278:	9907      	ldr	r1, [sp, #28]
 800c27a:	230a      	movs	r3, #10
 800c27c:	fb03 2301 	mla	r3, r3, r1, r2
 800c280:	9307      	str	r3, [sp, #28]
 800c282:	2300      	movs	r3, #0
 800c284:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c286:	1c51      	adds	r1, r2, #1
 800c288:	9117      	str	r1, [sp, #92]	; 0x5c
 800c28a:	7852      	ldrb	r2, [r2, #1]
 800c28c:	4618      	mov	r0, r3
 800c28e:	e7c9      	b.n	800c224 <_strtod_l+0x1e4>
 800c290:	4638      	mov	r0, r7
 800c292:	e7d2      	b.n	800c23a <_strtod_l+0x1fa>
 800c294:	2b08      	cmp	r3, #8
 800c296:	dc04      	bgt.n	800c2a2 <_strtod_l+0x262>
 800c298:	9e07      	ldr	r6, [sp, #28]
 800c29a:	434e      	muls	r6, r1
 800c29c:	9607      	str	r6, [sp, #28]
 800c29e:	3301      	adds	r3, #1
 800c2a0:	e7e2      	b.n	800c268 <_strtod_l+0x228>
 800c2a2:	f103 0c01 	add.w	ip, r3, #1
 800c2a6:	f1bc 0f10 	cmp.w	ip, #16
 800c2aa:	bfd8      	it	le
 800c2ac:	fb01 f909 	mulle.w	r9, r1, r9
 800c2b0:	e7f5      	b.n	800c29e <_strtod_l+0x25e>
 800c2b2:	2d10      	cmp	r5, #16
 800c2b4:	bfdc      	itt	le
 800c2b6:	230a      	movle	r3, #10
 800c2b8:	fb03 2909 	mlale	r9, r3, r9, r2
 800c2bc:	e7e1      	b.n	800c282 <_strtod_l+0x242>
 800c2be:	2300      	movs	r3, #0
 800c2c0:	9305      	str	r3, [sp, #20]
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	e77c      	b.n	800c1c0 <_strtod_l+0x180>
 800c2c6:	f04f 0c00 	mov.w	ip, #0
 800c2ca:	f108 0202 	add.w	r2, r8, #2
 800c2ce:	9217      	str	r2, [sp, #92]	; 0x5c
 800c2d0:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c2d4:	e785      	b.n	800c1e2 <_strtod_l+0x1a2>
 800c2d6:	f04f 0c01 	mov.w	ip, #1
 800c2da:	e7f6      	b.n	800c2ca <_strtod_l+0x28a>
 800c2dc:	08012494 	.word	0x08012494
 800c2e0:	080121e4 	.word	0x080121e4
 800c2e4:	7ff00000 	.word	0x7ff00000
 800c2e8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c2ea:	1c51      	adds	r1, r2, #1
 800c2ec:	9117      	str	r1, [sp, #92]	; 0x5c
 800c2ee:	7852      	ldrb	r2, [r2, #1]
 800c2f0:	2a30      	cmp	r2, #48	; 0x30
 800c2f2:	d0f9      	beq.n	800c2e8 <_strtod_l+0x2a8>
 800c2f4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c2f8:	2908      	cmp	r1, #8
 800c2fa:	f63f af79 	bhi.w	800c1f0 <_strtod_l+0x1b0>
 800c2fe:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c302:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c304:	9206      	str	r2, [sp, #24]
 800c306:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c308:	1c51      	adds	r1, r2, #1
 800c30a:	9117      	str	r1, [sp, #92]	; 0x5c
 800c30c:	7852      	ldrb	r2, [r2, #1]
 800c30e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c312:	2e09      	cmp	r6, #9
 800c314:	d937      	bls.n	800c386 <_strtod_l+0x346>
 800c316:	9e06      	ldr	r6, [sp, #24]
 800c318:	1b89      	subs	r1, r1, r6
 800c31a:	2908      	cmp	r1, #8
 800c31c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c320:	dc02      	bgt.n	800c328 <_strtod_l+0x2e8>
 800c322:	4576      	cmp	r6, lr
 800c324:	bfa8      	it	ge
 800c326:	4676      	movge	r6, lr
 800c328:	f1bc 0f00 	cmp.w	ip, #0
 800c32c:	d000      	beq.n	800c330 <_strtod_l+0x2f0>
 800c32e:	4276      	negs	r6, r6
 800c330:	2d00      	cmp	r5, #0
 800c332:	d14d      	bne.n	800c3d0 <_strtod_l+0x390>
 800c334:	9904      	ldr	r1, [sp, #16]
 800c336:	4301      	orrs	r1, r0
 800c338:	f47f aec6 	bne.w	800c0c8 <_strtod_l+0x88>
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	f47f aee1 	bne.w	800c104 <_strtod_l+0xc4>
 800c342:	2a69      	cmp	r2, #105	; 0x69
 800c344:	d027      	beq.n	800c396 <_strtod_l+0x356>
 800c346:	dc24      	bgt.n	800c392 <_strtod_l+0x352>
 800c348:	2a49      	cmp	r2, #73	; 0x49
 800c34a:	d024      	beq.n	800c396 <_strtod_l+0x356>
 800c34c:	2a4e      	cmp	r2, #78	; 0x4e
 800c34e:	f47f aed9 	bne.w	800c104 <_strtod_l+0xc4>
 800c352:	499f      	ldr	r1, [pc, #636]	; (800c5d0 <_strtod_l+0x590>)
 800c354:	a817      	add	r0, sp, #92	; 0x5c
 800c356:	f002 f8ef 	bl	800e538 <__match>
 800c35a:	2800      	cmp	r0, #0
 800c35c:	f43f aed2 	beq.w	800c104 <_strtod_l+0xc4>
 800c360:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c362:	781b      	ldrb	r3, [r3, #0]
 800c364:	2b28      	cmp	r3, #40	; 0x28
 800c366:	d12d      	bne.n	800c3c4 <_strtod_l+0x384>
 800c368:	499a      	ldr	r1, [pc, #616]	; (800c5d4 <_strtod_l+0x594>)
 800c36a:	aa1a      	add	r2, sp, #104	; 0x68
 800c36c:	a817      	add	r0, sp, #92	; 0x5c
 800c36e:	f002 f8f7 	bl	800e560 <__hexnan>
 800c372:	2805      	cmp	r0, #5
 800c374:	d126      	bne.n	800c3c4 <_strtod_l+0x384>
 800c376:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c378:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c37c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c380:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c384:	e6a0      	b.n	800c0c8 <_strtod_l+0x88>
 800c386:	210a      	movs	r1, #10
 800c388:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c38c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c390:	e7b9      	b.n	800c306 <_strtod_l+0x2c6>
 800c392:	2a6e      	cmp	r2, #110	; 0x6e
 800c394:	e7db      	b.n	800c34e <_strtod_l+0x30e>
 800c396:	4990      	ldr	r1, [pc, #576]	; (800c5d8 <_strtod_l+0x598>)
 800c398:	a817      	add	r0, sp, #92	; 0x5c
 800c39a:	f002 f8cd 	bl	800e538 <__match>
 800c39e:	2800      	cmp	r0, #0
 800c3a0:	f43f aeb0 	beq.w	800c104 <_strtod_l+0xc4>
 800c3a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c3a6:	498d      	ldr	r1, [pc, #564]	; (800c5dc <_strtod_l+0x59c>)
 800c3a8:	3b01      	subs	r3, #1
 800c3aa:	a817      	add	r0, sp, #92	; 0x5c
 800c3ac:	9317      	str	r3, [sp, #92]	; 0x5c
 800c3ae:	f002 f8c3 	bl	800e538 <__match>
 800c3b2:	b910      	cbnz	r0, 800c3ba <_strtod_l+0x37a>
 800c3b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c3b6:	3301      	adds	r3, #1
 800c3b8:	9317      	str	r3, [sp, #92]	; 0x5c
 800c3ba:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c5ec <_strtod_l+0x5ac>
 800c3be:	f04f 0a00 	mov.w	sl, #0
 800c3c2:	e681      	b.n	800c0c8 <_strtod_l+0x88>
 800c3c4:	4886      	ldr	r0, [pc, #536]	; (800c5e0 <_strtod_l+0x5a0>)
 800c3c6:	f003 fa5b 	bl	800f880 <nan>
 800c3ca:	ec5b ab10 	vmov	sl, fp, d0
 800c3ce:	e67b      	b.n	800c0c8 <_strtod_l+0x88>
 800c3d0:	9b05      	ldr	r3, [sp, #20]
 800c3d2:	9807      	ldr	r0, [sp, #28]
 800c3d4:	1af3      	subs	r3, r6, r3
 800c3d6:	2f00      	cmp	r7, #0
 800c3d8:	bf08      	it	eq
 800c3da:	462f      	moveq	r7, r5
 800c3dc:	2d10      	cmp	r5, #16
 800c3de:	9306      	str	r3, [sp, #24]
 800c3e0:	46a8      	mov	r8, r5
 800c3e2:	bfa8      	it	ge
 800c3e4:	f04f 0810 	movge.w	r8, #16
 800c3e8:	f7f4 f88c 	bl	8000504 <__aeabi_ui2d>
 800c3ec:	2d09      	cmp	r5, #9
 800c3ee:	4682      	mov	sl, r0
 800c3f0:	468b      	mov	fp, r1
 800c3f2:	dd13      	ble.n	800c41c <_strtod_l+0x3dc>
 800c3f4:	4b7b      	ldr	r3, [pc, #492]	; (800c5e4 <_strtod_l+0x5a4>)
 800c3f6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c3fa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c3fe:	f7f4 f8fb 	bl	80005f8 <__aeabi_dmul>
 800c402:	4682      	mov	sl, r0
 800c404:	4648      	mov	r0, r9
 800c406:	468b      	mov	fp, r1
 800c408:	f7f4 f87c 	bl	8000504 <__aeabi_ui2d>
 800c40c:	4602      	mov	r2, r0
 800c40e:	460b      	mov	r3, r1
 800c410:	4650      	mov	r0, sl
 800c412:	4659      	mov	r1, fp
 800c414:	f7f3 ff3a 	bl	800028c <__adddf3>
 800c418:	4682      	mov	sl, r0
 800c41a:	468b      	mov	fp, r1
 800c41c:	2d0f      	cmp	r5, #15
 800c41e:	dc38      	bgt.n	800c492 <_strtod_l+0x452>
 800c420:	9b06      	ldr	r3, [sp, #24]
 800c422:	2b00      	cmp	r3, #0
 800c424:	f43f ae50 	beq.w	800c0c8 <_strtod_l+0x88>
 800c428:	dd24      	ble.n	800c474 <_strtod_l+0x434>
 800c42a:	2b16      	cmp	r3, #22
 800c42c:	dc0b      	bgt.n	800c446 <_strtod_l+0x406>
 800c42e:	496d      	ldr	r1, [pc, #436]	; (800c5e4 <_strtod_l+0x5a4>)
 800c430:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c434:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c438:	4652      	mov	r2, sl
 800c43a:	465b      	mov	r3, fp
 800c43c:	f7f4 f8dc 	bl	80005f8 <__aeabi_dmul>
 800c440:	4682      	mov	sl, r0
 800c442:	468b      	mov	fp, r1
 800c444:	e640      	b.n	800c0c8 <_strtod_l+0x88>
 800c446:	9a06      	ldr	r2, [sp, #24]
 800c448:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c44c:	4293      	cmp	r3, r2
 800c44e:	db20      	blt.n	800c492 <_strtod_l+0x452>
 800c450:	4c64      	ldr	r4, [pc, #400]	; (800c5e4 <_strtod_l+0x5a4>)
 800c452:	f1c5 050f 	rsb	r5, r5, #15
 800c456:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c45a:	4652      	mov	r2, sl
 800c45c:	465b      	mov	r3, fp
 800c45e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c462:	f7f4 f8c9 	bl	80005f8 <__aeabi_dmul>
 800c466:	9b06      	ldr	r3, [sp, #24]
 800c468:	1b5d      	subs	r5, r3, r5
 800c46a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c46e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c472:	e7e3      	b.n	800c43c <_strtod_l+0x3fc>
 800c474:	9b06      	ldr	r3, [sp, #24]
 800c476:	3316      	adds	r3, #22
 800c478:	db0b      	blt.n	800c492 <_strtod_l+0x452>
 800c47a:	9b05      	ldr	r3, [sp, #20]
 800c47c:	1b9e      	subs	r6, r3, r6
 800c47e:	4b59      	ldr	r3, [pc, #356]	; (800c5e4 <_strtod_l+0x5a4>)
 800c480:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c484:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c488:	4650      	mov	r0, sl
 800c48a:	4659      	mov	r1, fp
 800c48c:	f7f4 f9de 	bl	800084c <__aeabi_ddiv>
 800c490:	e7d6      	b.n	800c440 <_strtod_l+0x400>
 800c492:	9b06      	ldr	r3, [sp, #24]
 800c494:	eba5 0808 	sub.w	r8, r5, r8
 800c498:	4498      	add	r8, r3
 800c49a:	f1b8 0f00 	cmp.w	r8, #0
 800c49e:	dd74      	ble.n	800c58a <_strtod_l+0x54a>
 800c4a0:	f018 030f 	ands.w	r3, r8, #15
 800c4a4:	d00a      	beq.n	800c4bc <_strtod_l+0x47c>
 800c4a6:	494f      	ldr	r1, [pc, #316]	; (800c5e4 <_strtod_l+0x5a4>)
 800c4a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c4ac:	4652      	mov	r2, sl
 800c4ae:	465b      	mov	r3, fp
 800c4b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4b4:	f7f4 f8a0 	bl	80005f8 <__aeabi_dmul>
 800c4b8:	4682      	mov	sl, r0
 800c4ba:	468b      	mov	fp, r1
 800c4bc:	f038 080f 	bics.w	r8, r8, #15
 800c4c0:	d04f      	beq.n	800c562 <_strtod_l+0x522>
 800c4c2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c4c6:	dd22      	ble.n	800c50e <_strtod_l+0x4ce>
 800c4c8:	2500      	movs	r5, #0
 800c4ca:	462e      	mov	r6, r5
 800c4cc:	9507      	str	r5, [sp, #28]
 800c4ce:	9505      	str	r5, [sp, #20]
 800c4d0:	2322      	movs	r3, #34	; 0x22
 800c4d2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c5ec <_strtod_l+0x5ac>
 800c4d6:	6023      	str	r3, [r4, #0]
 800c4d8:	f04f 0a00 	mov.w	sl, #0
 800c4dc:	9b07      	ldr	r3, [sp, #28]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	f43f adf2 	beq.w	800c0c8 <_strtod_l+0x88>
 800c4e4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c4e6:	4620      	mov	r0, r4
 800c4e8:	f002 f99c 	bl	800e824 <_Bfree>
 800c4ec:	9905      	ldr	r1, [sp, #20]
 800c4ee:	4620      	mov	r0, r4
 800c4f0:	f002 f998 	bl	800e824 <_Bfree>
 800c4f4:	4631      	mov	r1, r6
 800c4f6:	4620      	mov	r0, r4
 800c4f8:	f002 f994 	bl	800e824 <_Bfree>
 800c4fc:	9907      	ldr	r1, [sp, #28]
 800c4fe:	4620      	mov	r0, r4
 800c500:	f002 f990 	bl	800e824 <_Bfree>
 800c504:	4629      	mov	r1, r5
 800c506:	4620      	mov	r0, r4
 800c508:	f002 f98c 	bl	800e824 <_Bfree>
 800c50c:	e5dc      	b.n	800c0c8 <_strtod_l+0x88>
 800c50e:	4b36      	ldr	r3, [pc, #216]	; (800c5e8 <_strtod_l+0x5a8>)
 800c510:	9304      	str	r3, [sp, #16]
 800c512:	2300      	movs	r3, #0
 800c514:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c518:	4650      	mov	r0, sl
 800c51a:	4659      	mov	r1, fp
 800c51c:	4699      	mov	r9, r3
 800c51e:	f1b8 0f01 	cmp.w	r8, #1
 800c522:	dc21      	bgt.n	800c568 <_strtod_l+0x528>
 800c524:	b10b      	cbz	r3, 800c52a <_strtod_l+0x4ea>
 800c526:	4682      	mov	sl, r0
 800c528:	468b      	mov	fp, r1
 800c52a:	4b2f      	ldr	r3, [pc, #188]	; (800c5e8 <_strtod_l+0x5a8>)
 800c52c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c530:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c534:	4652      	mov	r2, sl
 800c536:	465b      	mov	r3, fp
 800c538:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c53c:	f7f4 f85c 	bl	80005f8 <__aeabi_dmul>
 800c540:	4b2a      	ldr	r3, [pc, #168]	; (800c5ec <_strtod_l+0x5ac>)
 800c542:	460a      	mov	r2, r1
 800c544:	400b      	ands	r3, r1
 800c546:	492a      	ldr	r1, [pc, #168]	; (800c5f0 <_strtod_l+0x5b0>)
 800c548:	428b      	cmp	r3, r1
 800c54a:	4682      	mov	sl, r0
 800c54c:	d8bc      	bhi.n	800c4c8 <_strtod_l+0x488>
 800c54e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c552:	428b      	cmp	r3, r1
 800c554:	bf86      	itte	hi
 800c556:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c5f4 <_strtod_l+0x5b4>
 800c55a:	f04f 3aff 	movhi.w	sl, #4294967295
 800c55e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c562:	2300      	movs	r3, #0
 800c564:	9304      	str	r3, [sp, #16]
 800c566:	e084      	b.n	800c672 <_strtod_l+0x632>
 800c568:	f018 0f01 	tst.w	r8, #1
 800c56c:	d005      	beq.n	800c57a <_strtod_l+0x53a>
 800c56e:	9b04      	ldr	r3, [sp, #16]
 800c570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c574:	f7f4 f840 	bl	80005f8 <__aeabi_dmul>
 800c578:	2301      	movs	r3, #1
 800c57a:	9a04      	ldr	r2, [sp, #16]
 800c57c:	3208      	adds	r2, #8
 800c57e:	f109 0901 	add.w	r9, r9, #1
 800c582:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c586:	9204      	str	r2, [sp, #16]
 800c588:	e7c9      	b.n	800c51e <_strtod_l+0x4de>
 800c58a:	d0ea      	beq.n	800c562 <_strtod_l+0x522>
 800c58c:	f1c8 0800 	rsb	r8, r8, #0
 800c590:	f018 020f 	ands.w	r2, r8, #15
 800c594:	d00a      	beq.n	800c5ac <_strtod_l+0x56c>
 800c596:	4b13      	ldr	r3, [pc, #76]	; (800c5e4 <_strtod_l+0x5a4>)
 800c598:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c59c:	4650      	mov	r0, sl
 800c59e:	4659      	mov	r1, fp
 800c5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a4:	f7f4 f952 	bl	800084c <__aeabi_ddiv>
 800c5a8:	4682      	mov	sl, r0
 800c5aa:	468b      	mov	fp, r1
 800c5ac:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c5b0:	d0d7      	beq.n	800c562 <_strtod_l+0x522>
 800c5b2:	f1b8 0f1f 	cmp.w	r8, #31
 800c5b6:	dd1f      	ble.n	800c5f8 <_strtod_l+0x5b8>
 800c5b8:	2500      	movs	r5, #0
 800c5ba:	462e      	mov	r6, r5
 800c5bc:	9507      	str	r5, [sp, #28]
 800c5be:	9505      	str	r5, [sp, #20]
 800c5c0:	2322      	movs	r3, #34	; 0x22
 800c5c2:	f04f 0a00 	mov.w	sl, #0
 800c5c6:	f04f 0b00 	mov.w	fp, #0
 800c5ca:	6023      	str	r3, [r4, #0]
 800c5cc:	e786      	b.n	800c4dc <_strtod_l+0x49c>
 800c5ce:	bf00      	nop
 800c5d0:	080121b5 	.word	0x080121b5
 800c5d4:	080121f8 	.word	0x080121f8
 800c5d8:	080121ad 	.word	0x080121ad
 800c5dc:	0801233c 	.word	0x0801233c
 800c5e0:	08012650 	.word	0x08012650
 800c5e4:	08012530 	.word	0x08012530
 800c5e8:	08012508 	.word	0x08012508
 800c5ec:	7ff00000 	.word	0x7ff00000
 800c5f0:	7ca00000 	.word	0x7ca00000
 800c5f4:	7fefffff 	.word	0x7fefffff
 800c5f8:	f018 0310 	ands.w	r3, r8, #16
 800c5fc:	bf18      	it	ne
 800c5fe:	236a      	movne	r3, #106	; 0x6a
 800c600:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800c9b0 <_strtod_l+0x970>
 800c604:	9304      	str	r3, [sp, #16]
 800c606:	4650      	mov	r0, sl
 800c608:	4659      	mov	r1, fp
 800c60a:	2300      	movs	r3, #0
 800c60c:	f018 0f01 	tst.w	r8, #1
 800c610:	d004      	beq.n	800c61c <_strtod_l+0x5dc>
 800c612:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c616:	f7f3 ffef 	bl	80005f8 <__aeabi_dmul>
 800c61a:	2301      	movs	r3, #1
 800c61c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c620:	f109 0908 	add.w	r9, r9, #8
 800c624:	d1f2      	bne.n	800c60c <_strtod_l+0x5cc>
 800c626:	b10b      	cbz	r3, 800c62c <_strtod_l+0x5ec>
 800c628:	4682      	mov	sl, r0
 800c62a:	468b      	mov	fp, r1
 800c62c:	9b04      	ldr	r3, [sp, #16]
 800c62e:	b1c3      	cbz	r3, 800c662 <_strtod_l+0x622>
 800c630:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c634:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c638:	2b00      	cmp	r3, #0
 800c63a:	4659      	mov	r1, fp
 800c63c:	dd11      	ble.n	800c662 <_strtod_l+0x622>
 800c63e:	2b1f      	cmp	r3, #31
 800c640:	f340 8124 	ble.w	800c88c <_strtod_l+0x84c>
 800c644:	2b34      	cmp	r3, #52	; 0x34
 800c646:	bfde      	ittt	le
 800c648:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c64c:	f04f 33ff 	movle.w	r3, #4294967295
 800c650:	fa03 f202 	lslle.w	r2, r3, r2
 800c654:	f04f 0a00 	mov.w	sl, #0
 800c658:	bfcc      	ite	gt
 800c65a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c65e:	ea02 0b01 	andle.w	fp, r2, r1
 800c662:	2200      	movs	r2, #0
 800c664:	2300      	movs	r3, #0
 800c666:	4650      	mov	r0, sl
 800c668:	4659      	mov	r1, fp
 800c66a:	f7f4 fa2d 	bl	8000ac8 <__aeabi_dcmpeq>
 800c66e:	2800      	cmp	r0, #0
 800c670:	d1a2      	bne.n	800c5b8 <_strtod_l+0x578>
 800c672:	9b07      	ldr	r3, [sp, #28]
 800c674:	9300      	str	r3, [sp, #0]
 800c676:	9908      	ldr	r1, [sp, #32]
 800c678:	462b      	mov	r3, r5
 800c67a:	463a      	mov	r2, r7
 800c67c:	4620      	mov	r0, r4
 800c67e:	f002 f939 	bl	800e8f4 <__s2b>
 800c682:	9007      	str	r0, [sp, #28]
 800c684:	2800      	cmp	r0, #0
 800c686:	f43f af1f 	beq.w	800c4c8 <_strtod_l+0x488>
 800c68a:	9b05      	ldr	r3, [sp, #20]
 800c68c:	1b9e      	subs	r6, r3, r6
 800c68e:	9b06      	ldr	r3, [sp, #24]
 800c690:	2b00      	cmp	r3, #0
 800c692:	bfb4      	ite	lt
 800c694:	4633      	movlt	r3, r6
 800c696:	2300      	movge	r3, #0
 800c698:	930c      	str	r3, [sp, #48]	; 0x30
 800c69a:	9b06      	ldr	r3, [sp, #24]
 800c69c:	2500      	movs	r5, #0
 800c69e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c6a2:	9312      	str	r3, [sp, #72]	; 0x48
 800c6a4:	462e      	mov	r6, r5
 800c6a6:	9b07      	ldr	r3, [sp, #28]
 800c6a8:	4620      	mov	r0, r4
 800c6aa:	6859      	ldr	r1, [r3, #4]
 800c6ac:	f002 f87a 	bl	800e7a4 <_Balloc>
 800c6b0:	9005      	str	r0, [sp, #20]
 800c6b2:	2800      	cmp	r0, #0
 800c6b4:	f43f af0c 	beq.w	800c4d0 <_strtod_l+0x490>
 800c6b8:	9b07      	ldr	r3, [sp, #28]
 800c6ba:	691a      	ldr	r2, [r3, #16]
 800c6bc:	3202      	adds	r2, #2
 800c6be:	f103 010c 	add.w	r1, r3, #12
 800c6c2:	0092      	lsls	r2, r2, #2
 800c6c4:	300c      	adds	r0, #12
 800c6c6:	f7fe fd5b 	bl	800b180 <memcpy>
 800c6ca:	ec4b ab10 	vmov	d0, sl, fp
 800c6ce:	aa1a      	add	r2, sp, #104	; 0x68
 800c6d0:	a919      	add	r1, sp, #100	; 0x64
 800c6d2:	4620      	mov	r0, r4
 800c6d4:	f002 fc54 	bl	800ef80 <__d2b>
 800c6d8:	ec4b ab18 	vmov	d8, sl, fp
 800c6dc:	9018      	str	r0, [sp, #96]	; 0x60
 800c6de:	2800      	cmp	r0, #0
 800c6e0:	f43f aef6 	beq.w	800c4d0 <_strtod_l+0x490>
 800c6e4:	2101      	movs	r1, #1
 800c6e6:	4620      	mov	r0, r4
 800c6e8:	f002 f99e 	bl	800ea28 <__i2b>
 800c6ec:	4606      	mov	r6, r0
 800c6ee:	2800      	cmp	r0, #0
 800c6f0:	f43f aeee 	beq.w	800c4d0 <_strtod_l+0x490>
 800c6f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c6f6:	9904      	ldr	r1, [sp, #16]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	bfab      	itete	ge
 800c6fc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c6fe:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c700:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c702:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c706:	bfac      	ite	ge
 800c708:	eb03 0902 	addge.w	r9, r3, r2
 800c70c:	1ad7      	sublt	r7, r2, r3
 800c70e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c710:	eba3 0801 	sub.w	r8, r3, r1
 800c714:	4490      	add	r8, r2
 800c716:	4ba1      	ldr	r3, [pc, #644]	; (800c99c <_strtod_l+0x95c>)
 800c718:	f108 38ff 	add.w	r8, r8, #4294967295
 800c71c:	4598      	cmp	r8, r3
 800c71e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c722:	f280 80c7 	bge.w	800c8b4 <_strtod_l+0x874>
 800c726:	eba3 0308 	sub.w	r3, r3, r8
 800c72a:	2b1f      	cmp	r3, #31
 800c72c:	eba2 0203 	sub.w	r2, r2, r3
 800c730:	f04f 0101 	mov.w	r1, #1
 800c734:	f300 80b1 	bgt.w	800c89a <_strtod_l+0x85a>
 800c738:	fa01 f303 	lsl.w	r3, r1, r3
 800c73c:	930d      	str	r3, [sp, #52]	; 0x34
 800c73e:	2300      	movs	r3, #0
 800c740:	9308      	str	r3, [sp, #32]
 800c742:	eb09 0802 	add.w	r8, r9, r2
 800c746:	9b04      	ldr	r3, [sp, #16]
 800c748:	45c1      	cmp	r9, r8
 800c74a:	4417      	add	r7, r2
 800c74c:	441f      	add	r7, r3
 800c74e:	464b      	mov	r3, r9
 800c750:	bfa8      	it	ge
 800c752:	4643      	movge	r3, r8
 800c754:	42bb      	cmp	r3, r7
 800c756:	bfa8      	it	ge
 800c758:	463b      	movge	r3, r7
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	bfc2      	ittt	gt
 800c75e:	eba8 0803 	subgt.w	r8, r8, r3
 800c762:	1aff      	subgt	r7, r7, r3
 800c764:	eba9 0903 	subgt.w	r9, r9, r3
 800c768:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	dd17      	ble.n	800c79e <_strtod_l+0x75e>
 800c76e:	4631      	mov	r1, r6
 800c770:	461a      	mov	r2, r3
 800c772:	4620      	mov	r0, r4
 800c774:	f002 fa18 	bl	800eba8 <__pow5mult>
 800c778:	4606      	mov	r6, r0
 800c77a:	2800      	cmp	r0, #0
 800c77c:	f43f aea8 	beq.w	800c4d0 <_strtod_l+0x490>
 800c780:	4601      	mov	r1, r0
 800c782:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c784:	4620      	mov	r0, r4
 800c786:	f002 f965 	bl	800ea54 <__multiply>
 800c78a:	900b      	str	r0, [sp, #44]	; 0x2c
 800c78c:	2800      	cmp	r0, #0
 800c78e:	f43f ae9f 	beq.w	800c4d0 <_strtod_l+0x490>
 800c792:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c794:	4620      	mov	r0, r4
 800c796:	f002 f845 	bl	800e824 <_Bfree>
 800c79a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c79c:	9318      	str	r3, [sp, #96]	; 0x60
 800c79e:	f1b8 0f00 	cmp.w	r8, #0
 800c7a2:	f300 808c 	bgt.w	800c8be <_strtod_l+0x87e>
 800c7a6:	9b06      	ldr	r3, [sp, #24]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	dd08      	ble.n	800c7be <_strtod_l+0x77e>
 800c7ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c7ae:	9905      	ldr	r1, [sp, #20]
 800c7b0:	4620      	mov	r0, r4
 800c7b2:	f002 f9f9 	bl	800eba8 <__pow5mult>
 800c7b6:	9005      	str	r0, [sp, #20]
 800c7b8:	2800      	cmp	r0, #0
 800c7ba:	f43f ae89 	beq.w	800c4d0 <_strtod_l+0x490>
 800c7be:	2f00      	cmp	r7, #0
 800c7c0:	dd08      	ble.n	800c7d4 <_strtod_l+0x794>
 800c7c2:	9905      	ldr	r1, [sp, #20]
 800c7c4:	463a      	mov	r2, r7
 800c7c6:	4620      	mov	r0, r4
 800c7c8:	f002 fa48 	bl	800ec5c <__lshift>
 800c7cc:	9005      	str	r0, [sp, #20]
 800c7ce:	2800      	cmp	r0, #0
 800c7d0:	f43f ae7e 	beq.w	800c4d0 <_strtod_l+0x490>
 800c7d4:	f1b9 0f00 	cmp.w	r9, #0
 800c7d8:	dd08      	ble.n	800c7ec <_strtod_l+0x7ac>
 800c7da:	4631      	mov	r1, r6
 800c7dc:	464a      	mov	r2, r9
 800c7de:	4620      	mov	r0, r4
 800c7e0:	f002 fa3c 	bl	800ec5c <__lshift>
 800c7e4:	4606      	mov	r6, r0
 800c7e6:	2800      	cmp	r0, #0
 800c7e8:	f43f ae72 	beq.w	800c4d0 <_strtod_l+0x490>
 800c7ec:	9a05      	ldr	r2, [sp, #20]
 800c7ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c7f0:	4620      	mov	r0, r4
 800c7f2:	f002 fabf 	bl	800ed74 <__mdiff>
 800c7f6:	4605      	mov	r5, r0
 800c7f8:	2800      	cmp	r0, #0
 800c7fa:	f43f ae69 	beq.w	800c4d0 <_strtod_l+0x490>
 800c7fe:	68c3      	ldr	r3, [r0, #12]
 800c800:	930b      	str	r3, [sp, #44]	; 0x2c
 800c802:	2300      	movs	r3, #0
 800c804:	60c3      	str	r3, [r0, #12]
 800c806:	4631      	mov	r1, r6
 800c808:	f002 fa98 	bl	800ed3c <__mcmp>
 800c80c:	2800      	cmp	r0, #0
 800c80e:	da60      	bge.n	800c8d2 <_strtod_l+0x892>
 800c810:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c812:	ea53 030a 	orrs.w	r3, r3, sl
 800c816:	f040 8082 	bne.w	800c91e <_strtod_l+0x8de>
 800c81a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d17d      	bne.n	800c91e <_strtod_l+0x8de>
 800c822:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c826:	0d1b      	lsrs	r3, r3, #20
 800c828:	051b      	lsls	r3, r3, #20
 800c82a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c82e:	d976      	bls.n	800c91e <_strtod_l+0x8de>
 800c830:	696b      	ldr	r3, [r5, #20]
 800c832:	b913      	cbnz	r3, 800c83a <_strtod_l+0x7fa>
 800c834:	692b      	ldr	r3, [r5, #16]
 800c836:	2b01      	cmp	r3, #1
 800c838:	dd71      	ble.n	800c91e <_strtod_l+0x8de>
 800c83a:	4629      	mov	r1, r5
 800c83c:	2201      	movs	r2, #1
 800c83e:	4620      	mov	r0, r4
 800c840:	f002 fa0c 	bl	800ec5c <__lshift>
 800c844:	4631      	mov	r1, r6
 800c846:	4605      	mov	r5, r0
 800c848:	f002 fa78 	bl	800ed3c <__mcmp>
 800c84c:	2800      	cmp	r0, #0
 800c84e:	dd66      	ble.n	800c91e <_strtod_l+0x8de>
 800c850:	9904      	ldr	r1, [sp, #16]
 800c852:	4a53      	ldr	r2, [pc, #332]	; (800c9a0 <_strtod_l+0x960>)
 800c854:	465b      	mov	r3, fp
 800c856:	2900      	cmp	r1, #0
 800c858:	f000 8081 	beq.w	800c95e <_strtod_l+0x91e>
 800c85c:	ea02 010b 	and.w	r1, r2, fp
 800c860:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c864:	dc7b      	bgt.n	800c95e <_strtod_l+0x91e>
 800c866:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c86a:	f77f aea9 	ble.w	800c5c0 <_strtod_l+0x580>
 800c86e:	4b4d      	ldr	r3, [pc, #308]	; (800c9a4 <_strtod_l+0x964>)
 800c870:	4650      	mov	r0, sl
 800c872:	4659      	mov	r1, fp
 800c874:	2200      	movs	r2, #0
 800c876:	f7f3 febf 	bl	80005f8 <__aeabi_dmul>
 800c87a:	460b      	mov	r3, r1
 800c87c:	4303      	orrs	r3, r0
 800c87e:	bf08      	it	eq
 800c880:	2322      	moveq	r3, #34	; 0x22
 800c882:	4682      	mov	sl, r0
 800c884:	468b      	mov	fp, r1
 800c886:	bf08      	it	eq
 800c888:	6023      	streq	r3, [r4, #0]
 800c88a:	e62b      	b.n	800c4e4 <_strtod_l+0x4a4>
 800c88c:	f04f 32ff 	mov.w	r2, #4294967295
 800c890:	fa02 f303 	lsl.w	r3, r2, r3
 800c894:	ea03 0a0a 	and.w	sl, r3, sl
 800c898:	e6e3      	b.n	800c662 <_strtod_l+0x622>
 800c89a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800c89e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800c8a2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800c8a6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800c8aa:	fa01 f308 	lsl.w	r3, r1, r8
 800c8ae:	9308      	str	r3, [sp, #32]
 800c8b0:	910d      	str	r1, [sp, #52]	; 0x34
 800c8b2:	e746      	b.n	800c742 <_strtod_l+0x702>
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	9308      	str	r3, [sp, #32]
 800c8b8:	2301      	movs	r3, #1
 800c8ba:	930d      	str	r3, [sp, #52]	; 0x34
 800c8bc:	e741      	b.n	800c742 <_strtod_l+0x702>
 800c8be:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c8c0:	4642      	mov	r2, r8
 800c8c2:	4620      	mov	r0, r4
 800c8c4:	f002 f9ca 	bl	800ec5c <__lshift>
 800c8c8:	9018      	str	r0, [sp, #96]	; 0x60
 800c8ca:	2800      	cmp	r0, #0
 800c8cc:	f47f af6b 	bne.w	800c7a6 <_strtod_l+0x766>
 800c8d0:	e5fe      	b.n	800c4d0 <_strtod_l+0x490>
 800c8d2:	465f      	mov	r7, fp
 800c8d4:	d16e      	bne.n	800c9b4 <_strtod_l+0x974>
 800c8d6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c8d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c8dc:	b342      	cbz	r2, 800c930 <_strtod_l+0x8f0>
 800c8de:	4a32      	ldr	r2, [pc, #200]	; (800c9a8 <_strtod_l+0x968>)
 800c8e0:	4293      	cmp	r3, r2
 800c8e2:	d128      	bne.n	800c936 <_strtod_l+0x8f6>
 800c8e4:	9b04      	ldr	r3, [sp, #16]
 800c8e6:	4651      	mov	r1, sl
 800c8e8:	b1eb      	cbz	r3, 800c926 <_strtod_l+0x8e6>
 800c8ea:	4b2d      	ldr	r3, [pc, #180]	; (800c9a0 <_strtod_l+0x960>)
 800c8ec:	403b      	ands	r3, r7
 800c8ee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c8f2:	f04f 32ff 	mov.w	r2, #4294967295
 800c8f6:	d819      	bhi.n	800c92c <_strtod_l+0x8ec>
 800c8f8:	0d1b      	lsrs	r3, r3, #20
 800c8fa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c8fe:	fa02 f303 	lsl.w	r3, r2, r3
 800c902:	4299      	cmp	r1, r3
 800c904:	d117      	bne.n	800c936 <_strtod_l+0x8f6>
 800c906:	4b29      	ldr	r3, [pc, #164]	; (800c9ac <_strtod_l+0x96c>)
 800c908:	429f      	cmp	r7, r3
 800c90a:	d102      	bne.n	800c912 <_strtod_l+0x8d2>
 800c90c:	3101      	adds	r1, #1
 800c90e:	f43f addf 	beq.w	800c4d0 <_strtod_l+0x490>
 800c912:	4b23      	ldr	r3, [pc, #140]	; (800c9a0 <_strtod_l+0x960>)
 800c914:	403b      	ands	r3, r7
 800c916:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c91a:	f04f 0a00 	mov.w	sl, #0
 800c91e:	9b04      	ldr	r3, [sp, #16]
 800c920:	2b00      	cmp	r3, #0
 800c922:	d1a4      	bne.n	800c86e <_strtod_l+0x82e>
 800c924:	e5de      	b.n	800c4e4 <_strtod_l+0x4a4>
 800c926:	f04f 33ff 	mov.w	r3, #4294967295
 800c92a:	e7ea      	b.n	800c902 <_strtod_l+0x8c2>
 800c92c:	4613      	mov	r3, r2
 800c92e:	e7e8      	b.n	800c902 <_strtod_l+0x8c2>
 800c930:	ea53 030a 	orrs.w	r3, r3, sl
 800c934:	d08c      	beq.n	800c850 <_strtod_l+0x810>
 800c936:	9b08      	ldr	r3, [sp, #32]
 800c938:	b1db      	cbz	r3, 800c972 <_strtod_l+0x932>
 800c93a:	423b      	tst	r3, r7
 800c93c:	d0ef      	beq.n	800c91e <_strtod_l+0x8de>
 800c93e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c940:	9a04      	ldr	r2, [sp, #16]
 800c942:	4650      	mov	r0, sl
 800c944:	4659      	mov	r1, fp
 800c946:	b1c3      	cbz	r3, 800c97a <_strtod_l+0x93a>
 800c948:	f7ff fb5e 	bl	800c008 <sulp>
 800c94c:	4602      	mov	r2, r0
 800c94e:	460b      	mov	r3, r1
 800c950:	ec51 0b18 	vmov	r0, r1, d8
 800c954:	f7f3 fc9a 	bl	800028c <__adddf3>
 800c958:	4682      	mov	sl, r0
 800c95a:	468b      	mov	fp, r1
 800c95c:	e7df      	b.n	800c91e <_strtod_l+0x8de>
 800c95e:	4013      	ands	r3, r2
 800c960:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c964:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c968:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c96c:	f04f 3aff 	mov.w	sl, #4294967295
 800c970:	e7d5      	b.n	800c91e <_strtod_l+0x8de>
 800c972:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c974:	ea13 0f0a 	tst.w	r3, sl
 800c978:	e7e0      	b.n	800c93c <_strtod_l+0x8fc>
 800c97a:	f7ff fb45 	bl	800c008 <sulp>
 800c97e:	4602      	mov	r2, r0
 800c980:	460b      	mov	r3, r1
 800c982:	ec51 0b18 	vmov	r0, r1, d8
 800c986:	f7f3 fc7f 	bl	8000288 <__aeabi_dsub>
 800c98a:	2200      	movs	r2, #0
 800c98c:	2300      	movs	r3, #0
 800c98e:	4682      	mov	sl, r0
 800c990:	468b      	mov	fp, r1
 800c992:	f7f4 f899 	bl	8000ac8 <__aeabi_dcmpeq>
 800c996:	2800      	cmp	r0, #0
 800c998:	d0c1      	beq.n	800c91e <_strtod_l+0x8de>
 800c99a:	e611      	b.n	800c5c0 <_strtod_l+0x580>
 800c99c:	fffffc02 	.word	0xfffffc02
 800c9a0:	7ff00000 	.word	0x7ff00000
 800c9a4:	39500000 	.word	0x39500000
 800c9a8:	000fffff 	.word	0x000fffff
 800c9ac:	7fefffff 	.word	0x7fefffff
 800c9b0:	08012210 	.word	0x08012210
 800c9b4:	4631      	mov	r1, r6
 800c9b6:	4628      	mov	r0, r5
 800c9b8:	f002 fb3e 	bl	800f038 <__ratio>
 800c9bc:	ec59 8b10 	vmov	r8, r9, d0
 800c9c0:	ee10 0a10 	vmov	r0, s0
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c9ca:	4649      	mov	r1, r9
 800c9cc:	f7f4 f890 	bl	8000af0 <__aeabi_dcmple>
 800c9d0:	2800      	cmp	r0, #0
 800c9d2:	d07a      	beq.n	800caca <_strtod_l+0xa8a>
 800c9d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d04a      	beq.n	800ca70 <_strtod_l+0xa30>
 800c9da:	4b95      	ldr	r3, [pc, #596]	; (800cc30 <_strtod_l+0xbf0>)
 800c9dc:	2200      	movs	r2, #0
 800c9de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c9e2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800cc30 <_strtod_l+0xbf0>
 800c9e6:	f04f 0800 	mov.w	r8, #0
 800c9ea:	4b92      	ldr	r3, [pc, #584]	; (800cc34 <_strtod_l+0xbf4>)
 800c9ec:	403b      	ands	r3, r7
 800c9ee:	930d      	str	r3, [sp, #52]	; 0x34
 800c9f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c9f2:	4b91      	ldr	r3, [pc, #580]	; (800cc38 <_strtod_l+0xbf8>)
 800c9f4:	429a      	cmp	r2, r3
 800c9f6:	f040 80b0 	bne.w	800cb5a <_strtod_l+0xb1a>
 800c9fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c9fe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800ca02:	ec4b ab10 	vmov	d0, sl, fp
 800ca06:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ca0a:	f002 fa3d 	bl	800ee88 <__ulp>
 800ca0e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ca12:	ec53 2b10 	vmov	r2, r3, d0
 800ca16:	f7f3 fdef 	bl	80005f8 <__aeabi_dmul>
 800ca1a:	4652      	mov	r2, sl
 800ca1c:	465b      	mov	r3, fp
 800ca1e:	f7f3 fc35 	bl	800028c <__adddf3>
 800ca22:	460b      	mov	r3, r1
 800ca24:	4983      	ldr	r1, [pc, #524]	; (800cc34 <_strtod_l+0xbf4>)
 800ca26:	4a85      	ldr	r2, [pc, #532]	; (800cc3c <_strtod_l+0xbfc>)
 800ca28:	4019      	ands	r1, r3
 800ca2a:	4291      	cmp	r1, r2
 800ca2c:	4682      	mov	sl, r0
 800ca2e:	d960      	bls.n	800caf2 <_strtod_l+0xab2>
 800ca30:	ee18 3a90 	vmov	r3, s17
 800ca34:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800ca38:	4293      	cmp	r3, r2
 800ca3a:	d104      	bne.n	800ca46 <_strtod_l+0xa06>
 800ca3c:	ee18 3a10 	vmov	r3, s16
 800ca40:	3301      	adds	r3, #1
 800ca42:	f43f ad45 	beq.w	800c4d0 <_strtod_l+0x490>
 800ca46:	f8df b200 	ldr.w	fp, [pc, #512]	; 800cc48 <_strtod_l+0xc08>
 800ca4a:	f04f 3aff 	mov.w	sl, #4294967295
 800ca4e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ca50:	4620      	mov	r0, r4
 800ca52:	f001 fee7 	bl	800e824 <_Bfree>
 800ca56:	9905      	ldr	r1, [sp, #20]
 800ca58:	4620      	mov	r0, r4
 800ca5a:	f001 fee3 	bl	800e824 <_Bfree>
 800ca5e:	4631      	mov	r1, r6
 800ca60:	4620      	mov	r0, r4
 800ca62:	f001 fedf 	bl	800e824 <_Bfree>
 800ca66:	4629      	mov	r1, r5
 800ca68:	4620      	mov	r0, r4
 800ca6a:	f001 fedb 	bl	800e824 <_Bfree>
 800ca6e:	e61a      	b.n	800c6a6 <_strtod_l+0x666>
 800ca70:	f1ba 0f00 	cmp.w	sl, #0
 800ca74:	d11b      	bne.n	800caae <_strtod_l+0xa6e>
 800ca76:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ca7a:	b9f3      	cbnz	r3, 800caba <_strtod_l+0xa7a>
 800ca7c:	4b6c      	ldr	r3, [pc, #432]	; (800cc30 <_strtod_l+0xbf0>)
 800ca7e:	2200      	movs	r2, #0
 800ca80:	4640      	mov	r0, r8
 800ca82:	4649      	mov	r1, r9
 800ca84:	f7f4 f82a 	bl	8000adc <__aeabi_dcmplt>
 800ca88:	b9d0      	cbnz	r0, 800cac0 <_strtod_l+0xa80>
 800ca8a:	4640      	mov	r0, r8
 800ca8c:	4649      	mov	r1, r9
 800ca8e:	4b6c      	ldr	r3, [pc, #432]	; (800cc40 <_strtod_l+0xc00>)
 800ca90:	2200      	movs	r2, #0
 800ca92:	f7f3 fdb1 	bl	80005f8 <__aeabi_dmul>
 800ca96:	4680      	mov	r8, r0
 800ca98:	4689      	mov	r9, r1
 800ca9a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ca9e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800caa2:	9315      	str	r3, [sp, #84]	; 0x54
 800caa4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800caa8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800caac:	e79d      	b.n	800c9ea <_strtod_l+0x9aa>
 800caae:	f1ba 0f01 	cmp.w	sl, #1
 800cab2:	d102      	bne.n	800caba <_strtod_l+0xa7a>
 800cab4:	2f00      	cmp	r7, #0
 800cab6:	f43f ad83 	beq.w	800c5c0 <_strtod_l+0x580>
 800caba:	4b62      	ldr	r3, [pc, #392]	; (800cc44 <_strtod_l+0xc04>)
 800cabc:	2200      	movs	r2, #0
 800cabe:	e78e      	b.n	800c9de <_strtod_l+0x99e>
 800cac0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800cc40 <_strtod_l+0xc00>
 800cac4:	f04f 0800 	mov.w	r8, #0
 800cac8:	e7e7      	b.n	800ca9a <_strtod_l+0xa5a>
 800caca:	4b5d      	ldr	r3, [pc, #372]	; (800cc40 <_strtod_l+0xc00>)
 800cacc:	4640      	mov	r0, r8
 800cace:	4649      	mov	r1, r9
 800cad0:	2200      	movs	r2, #0
 800cad2:	f7f3 fd91 	bl	80005f8 <__aeabi_dmul>
 800cad6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cad8:	4680      	mov	r8, r0
 800cada:	4689      	mov	r9, r1
 800cadc:	b933      	cbnz	r3, 800caec <_strtod_l+0xaac>
 800cade:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cae2:	900e      	str	r0, [sp, #56]	; 0x38
 800cae4:	930f      	str	r3, [sp, #60]	; 0x3c
 800cae6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800caea:	e7dd      	b.n	800caa8 <_strtod_l+0xa68>
 800caec:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800caf0:	e7f9      	b.n	800cae6 <_strtod_l+0xaa6>
 800caf2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800caf6:	9b04      	ldr	r3, [sp, #16]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d1a8      	bne.n	800ca4e <_strtod_l+0xa0e>
 800cafc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cb00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cb02:	0d1b      	lsrs	r3, r3, #20
 800cb04:	051b      	lsls	r3, r3, #20
 800cb06:	429a      	cmp	r2, r3
 800cb08:	d1a1      	bne.n	800ca4e <_strtod_l+0xa0e>
 800cb0a:	4640      	mov	r0, r8
 800cb0c:	4649      	mov	r1, r9
 800cb0e:	f7f4 f8d3 	bl	8000cb8 <__aeabi_d2lz>
 800cb12:	f7f3 fd43 	bl	800059c <__aeabi_l2d>
 800cb16:	4602      	mov	r2, r0
 800cb18:	460b      	mov	r3, r1
 800cb1a:	4640      	mov	r0, r8
 800cb1c:	4649      	mov	r1, r9
 800cb1e:	f7f3 fbb3 	bl	8000288 <__aeabi_dsub>
 800cb22:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cb24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb28:	ea43 030a 	orr.w	r3, r3, sl
 800cb2c:	4313      	orrs	r3, r2
 800cb2e:	4680      	mov	r8, r0
 800cb30:	4689      	mov	r9, r1
 800cb32:	d055      	beq.n	800cbe0 <_strtod_l+0xba0>
 800cb34:	a336      	add	r3, pc, #216	; (adr r3, 800cc10 <_strtod_l+0xbd0>)
 800cb36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb3a:	f7f3 ffcf 	bl	8000adc <__aeabi_dcmplt>
 800cb3e:	2800      	cmp	r0, #0
 800cb40:	f47f acd0 	bne.w	800c4e4 <_strtod_l+0x4a4>
 800cb44:	a334      	add	r3, pc, #208	; (adr r3, 800cc18 <_strtod_l+0xbd8>)
 800cb46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb4a:	4640      	mov	r0, r8
 800cb4c:	4649      	mov	r1, r9
 800cb4e:	f7f3 ffe3 	bl	8000b18 <__aeabi_dcmpgt>
 800cb52:	2800      	cmp	r0, #0
 800cb54:	f43f af7b 	beq.w	800ca4e <_strtod_l+0xa0e>
 800cb58:	e4c4      	b.n	800c4e4 <_strtod_l+0x4a4>
 800cb5a:	9b04      	ldr	r3, [sp, #16]
 800cb5c:	b333      	cbz	r3, 800cbac <_strtod_l+0xb6c>
 800cb5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb60:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cb64:	d822      	bhi.n	800cbac <_strtod_l+0xb6c>
 800cb66:	a32e      	add	r3, pc, #184	; (adr r3, 800cc20 <_strtod_l+0xbe0>)
 800cb68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb6c:	4640      	mov	r0, r8
 800cb6e:	4649      	mov	r1, r9
 800cb70:	f7f3 ffbe 	bl	8000af0 <__aeabi_dcmple>
 800cb74:	b1a0      	cbz	r0, 800cba0 <_strtod_l+0xb60>
 800cb76:	4649      	mov	r1, r9
 800cb78:	4640      	mov	r0, r8
 800cb7a:	f7f4 f815 	bl	8000ba8 <__aeabi_d2uiz>
 800cb7e:	2801      	cmp	r0, #1
 800cb80:	bf38      	it	cc
 800cb82:	2001      	movcc	r0, #1
 800cb84:	f7f3 fcbe 	bl	8000504 <__aeabi_ui2d>
 800cb88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb8a:	4680      	mov	r8, r0
 800cb8c:	4689      	mov	r9, r1
 800cb8e:	bb23      	cbnz	r3, 800cbda <_strtod_l+0xb9a>
 800cb90:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cb94:	9010      	str	r0, [sp, #64]	; 0x40
 800cb96:	9311      	str	r3, [sp, #68]	; 0x44
 800cb98:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cb9c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cba2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cba4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800cba8:	1a9b      	subs	r3, r3, r2
 800cbaa:	9309      	str	r3, [sp, #36]	; 0x24
 800cbac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cbb0:	eeb0 0a48 	vmov.f32	s0, s16
 800cbb4:	eef0 0a68 	vmov.f32	s1, s17
 800cbb8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cbbc:	f002 f964 	bl	800ee88 <__ulp>
 800cbc0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cbc4:	ec53 2b10 	vmov	r2, r3, d0
 800cbc8:	f7f3 fd16 	bl	80005f8 <__aeabi_dmul>
 800cbcc:	ec53 2b18 	vmov	r2, r3, d8
 800cbd0:	f7f3 fb5c 	bl	800028c <__adddf3>
 800cbd4:	4682      	mov	sl, r0
 800cbd6:	468b      	mov	fp, r1
 800cbd8:	e78d      	b.n	800caf6 <_strtod_l+0xab6>
 800cbda:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800cbde:	e7db      	b.n	800cb98 <_strtod_l+0xb58>
 800cbe0:	a311      	add	r3, pc, #68	; (adr r3, 800cc28 <_strtod_l+0xbe8>)
 800cbe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbe6:	f7f3 ff79 	bl	8000adc <__aeabi_dcmplt>
 800cbea:	e7b2      	b.n	800cb52 <_strtod_l+0xb12>
 800cbec:	2300      	movs	r3, #0
 800cbee:	930a      	str	r3, [sp, #40]	; 0x28
 800cbf0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cbf2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cbf4:	6013      	str	r3, [r2, #0]
 800cbf6:	f7ff ba6b 	b.w	800c0d0 <_strtod_l+0x90>
 800cbfa:	2a65      	cmp	r2, #101	; 0x65
 800cbfc:	f43f ab5f 	beq.w	800c2be <_strtod_l+0x27e>
 800cc00:	2a45      	cmp	r2, #69	; 0x45
 800cc02:	f43f ab5c 	beq.w	800c2be <_strtod_l+0x27e>
 800cc06:	2301      	movs	r3, #1
 800cc08:	f7ff bb94 	b.w	800c334 <_strtod_l+0x2f4>
 800cc0c:	f3af 8000 	nop.w
 800cc10:	94a03595 	.word	0x94a03595
 800cc14:	3fdfffff 	.word	0x3fdfffff
 800cc18:	35afe535 	.word	0x35afe535
 800cc1c:	3fe00000 	.word	0x3fe00000
 800cc20:	ffc00000 	.word	0xffc00000
 800cc24:	41dfffff 	.word	0x41dfffff
 800cc28:	94a03595 	.word	0x94a03595
 800cc2c:	3fcfffff 	.word	0x3fcfffff
 800cc30:	3ff00000 	.word	0x3ff00000
 800cc34:	7ff00000 	.word	0x7ff00000
 800cc38:	7fe00000 	.word	0x7fe00000
 800cc3c:	7c9fffff 	.word	0x7c9fffff
 800cc40:	3fe00000 	.word	0x3fe00000
 800cc44:	bff00000 	.word	0xbff00000
 800cc48:	7fefffff 	.word	0x7fefffff

0800cc4c <_strtod_r>:
 800cc4c:	4b01      	ldr	r3, [pc, #4]	; (800cc54 <_strtod_r+0x8>)
 800cc4e:	f7ff b9f7 	b.w	800c040 <_strtod_l>
 800cc52:	bf00      	nop
 800cc54:	20000078 	.word	0x20000078

0800cc58 <_strtol_l.constprop.0>:
 800cc58:	2b01      	cmp	r3, #1
 800cc5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc5e:	d001      	beq.n	800cc64 <_strtol_l.constprop.0+0xc>
 800cc60:	2b24      	cmp	r3, #36	; 0x24
 800cc62:	d906      	bls.n	800cc72 <_strtol_l.constprop.0+0x1a>
 800cc64:	f7fe fa62 	bl	800b12c <__errno>
 800cc68:	2316      	movs	r3, #22
 800cc6a:	6003      	str	r3, [r0, #0]
 800cc6c:	2000      	movs	r0, #0
 800cc6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc72:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800cd58 <_strtol_l.constprop.0+0x100>
 800cc76:	460d      	mov	r5, r1
 800cc78:	462e      	mov	r6, r5
 800cc7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc7e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800cc82:	f017 0708 	ands.w	r7, r7, #8
 800cc86:	d1f7      	bne.n	800cc78 <_strtol_l.constprop.0+0x20>
 800cc88:	2c2d      	cmp	r4, #45	; 0x2d
 800cc8a:	d132      	bne.n	800ccf2 <_strtol_l.constprop.0+0x9a>
 800cc8c:	782c      	ldrb	r4, [r5, #0]
 800cc8e:	2701      	movs	r7, #1
 800cc90:	1cb5      	adds	r5, r6, #2
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d05b      	beq.n	800cd4e <_strtol_l.constprop.0+0xf6>
 800cc96:	2b10      	cmp	r3, #16
 800cc98:	d109      	bne.n	800ccae <_strtol_l.constprop.0+0x56>
 800cc9a:	2c30      	cmp	r4, #48	; 0x30
 800cc9c:	d107      	bne.n	800ccae <_strtol_l.constprop.0+0x56>
 800cc9e:	782c      	ldrb	r4, [r5, #0]
 800cca0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800cca4:	2c58      	cmp	r4, #88	; 0x58
 800cca6:	d14d      	bne.n	800cd44 <_strtol_l.constprop.0+0xec>
 800cca8:	786c      	ldrb	r4, [r5, #1]
 800ccaa:	2310      	movs	r3, #16
 800ccac:	3502      	adds	r5, #2
 800ccae:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ccb2:	f108 38ff 	add.w	r8, r8, #4294967295
 800ccb6:	f04f 0c00 	mov.w	ip, #0
 800ccba:	fbb8 f9f3 	udiv	r9, r8, r3
 800ccbe:	4666      	mov	r6, ip
 800ccc0:	fb03 8a19 	mls	sl, r3, r9, r8
 800ccc4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ccc8:	f1be 0f09 	cmp.w	lr, #9
 800cccc:	d816      	bhi.n	800ccfc <_strtol_l.constprop.0+0xa4>
 800ccce:	4674      	mov	r4, lr
 800ccd0:	42a3      	cmp	r3, r4
 800ccd2:	dd24      	ble.n	800cd1e <_strtol_l.constprop.0+0xc6>
 800ccd4:	f1bc 0f00 	cmp.w	ip, #0
 800ccd8:	db1e      	blt.n	800cd18 <_strtol_l.constprop.0+0xc0>
 800ccda:	45b1      	cmp	r9, r6
 800ccdc:	d31c      	bcc.n	800cd18 <_strtol_l.constprop.0+0xc0>
 800ccde:	d101      	bne.n	800cce4 <_strtol_l.constprop.0+0x8c>
 800cce0:	45a2      	cmp	sl, r4
 800cce2:	db19      	blt.n	800cd18 <_strtol_l.constprop.0+0xc0>
 800cce4:	fb06 4603 	mla	r6, r6, r3, r4
 800cce8:	f04f 0c01 	mov.w	ip, #1
 800ccec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ccf0:	e7e8      	b.n	800ccc4 <_strtol_l.constprop.0+0x6c>
 800ccf2:	2c2b      	cmp	r4, #43	; 0x2b
 800ccf4:	bf04      	itt	eq
 800ccf6:	782c      	ldrbeq	r4, [r5, #0]
 800ccf8:	1cb5      	addeq	r5, r6, #2
 800ccfa:	e7ca      	b.n	800cc92 <_strtol_l.constprop.0+0x3a>
 800ccfc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800cd00:	f1be 0f19 	cmp.w	lr, #25
 800cd04:	d801      	bhi.n	800cd0a <_strtol_l.constprop.0+0xb2>
 800cd06:	3c37      	subs	r4, #55	; 0x37
 800cd08:	e7e2      	b.n	800ccd0 <_strtol_l.constprop.0+0x78>
 800cd0a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800cd0e:	f1be 0f19 	cmp.w	lr, #25
 800cd12:	d804      	bhi.n	800cd1e <_strtol_l.constprop.0+0xc6>
 800cd14:	3c57      	subs	r4, #87	; 0x57
 800cd16:	e7db      	b.n	800ccd0 <_strtol_l.constprop.0+0x78>
 800cd18:	f04f 3cff 	mov.w	ip, #4294967295
 800cd1c:	e7e6      	b.n	800ccec <_strtol_l.constprop.0+0x94>
 800cd1e:	f1bc 0f00 	cmp.w	ip, #0
 800cd22:	da05      	bge.n	800cd30 <_strtol_l.constprop.0+0xd8>
 800cd24:	2322      	movs	r3, #34	; 0x22
 800cd26:	6003      	str	r3, [r0, #0]
 800cd28:	4646      	mov	r6, r8
 800cd2a:	b942      	cbnz	r2, 800cd3e <_strtol_l.constprop.0+0xe6>
 800cd2c:	4630      	mov	r0, r6
 800cd2e:	e79e      	b.n	800cc6e <_strtol_l.constprop.0+0x16>
 800cd30:	b107      	cbz	r7, 800cd34 <_strtol_l.constprop.0+0xdc>
 800cd32:	4276      	negs	r6, r6
 800cd34:	2a00      	cmp	r2, #0
 800cd36:	d0f9      	beq.n	800cd2c <_strtol_l.constprop.0+0xd4>
 800cd38:	f1bc 0f00 	cmp.w	ip, #0
 800cd3c:	d000      	beq.n	800cd40 <_strtol_l.constprop.0+0xe8>
 800cd3e:	1e69      	subs	r1, r5, #1
 800cd40:	6011      	str	r1, [r2, #0]
 800cd42:	e7f3      	b.n	800cd2c <_strtol_l.constprop.0+0xd4>
 800cd44:	2430      	movs	r4, #48	; 0x30
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d1b1      	bne.n	800ccae <_strtol_l.constprop.0+0x56>
 800cd4a:	2308      	movs	r3, #8
 800cd4c:	e7af      	b.n	800ccae <_strtol_l.constprop.0+0x56>
 800cd4e:	2c30      	cmp	r4, #48	; 0x30
 800cd50:	d0a5      	beq.n	800cc9e <_strtol_l.constprop.0+0x46>
 800cd52:	230a      	movs	r3, #10
 800cd54:	e7ab      	b.n	800ccae <_strtol_l.constprop.0+0x56>
 800cd56:	bf00      	nop
 800cd58:	08012239 	.word	0x08012239

0800cd5c <_strtol_r>:
 800cd5c:	f7ff bf7c 	b.w	800cc58 <_strtol_l.constprop.0>

0800cd60 <_vsniprintf_r>:
 800cd60:	b530      	push	{r4, r5, lr}
 800cd62:	4614      	mov	r4, r2
 800cd64:	2c00      	cmp	r4, #0
 800cd66:	b09b      	sub	sp, #108	; 0x6c
 800cd68:	4605      	mov	r5, r0
 800cd6a:	461a      	mov	r2, r3
 800cd6c:	da05      	bge.n	800cd7a <_vsniprintf_r+0x1a>
 800cd6e:	238b      	movs	r3, #139	; 0x8b
 800cd70:	6003      	str	r3, [r0, #0]
 800cd72:	f04f 30ff 	mov.w	r0, #4294967295
 800cd76:	b01b      	add	sp, #108	; 0x6c
 800cd78:	bd30      	pop	{r4, r5, pc}
 800cd7a:	f44f 7302 	mov.w	r3, #520	; 0x208
 800cd7e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800cd82:	bf14      	ite	ne
 800cd84:	f104 33ff 	addne.w	r3, r4, #4294967295
 800cd88:	4623      	moveq	r3, r4
 800cd8a:	9302      	str	r3, [sp, #8]
 800cd8c:	9305      	str	r3, [sp, #20]
 800cd8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cd92:	9100      	str	r1, [sp, #0]
 800cd94:	9104      	str	r1, [sp, #16]
 800cd96:	f8ad 300e 	strh.w	r3, [sp, #14]
 800cd9a:	4669      	mov	r1, sp
 800cd9c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800cd9e:	f002 fb15 	bl	800f3cc <_svfiprintf_r>
 800cda2:	1c43      	adds	r3, r0, #1
 800cda4:	bfbc      	itt	lt
 800cda6:	238b      	movlt	r3, #139	; 0x8b
 800cda8:	602b      	strlt	r3, [r5, #0]
 800cdaa:	2c00      	cmp	r4, #0
 800cdac:	d0e3      	beq.n	800cd76 <_vsniprintf_r+0x16>
 800cdae:	9b00      	ldr	r3, [sp, #0]
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	701a      	strb	r2, [r3, #0]
 800cdb4:	e7df      	b.n	800cd76 <_vsniprintf_r+0x16>
	...

0800cdb8 <vsniprintf>:
 800cdb8:	b507      	push	{r0, r1, r2, lr}
 800cdba:	9300      	str	r3, [sp, #0]
 800cdbc:	4613      	mov	r3, r2
 800cdbe:	460a      	mov	r2, r1
 800cdc0:	4601      	mov	r1, r0
 800cdc2:	4803      	ldr	r0, [pc, #12]	; (800cdd0 <vsniprintf+0x18>)
 800cdc4:	6800      	ldr	r0, [r0, #0]
 800cdc6:	f7ff ffcb 	bl	800cd60 <_vsniprintf_r>
 800cdca:	b003      	add	sp, #12
 800cdcc:	f85d fb04 	ldr.w	pc, [sp], #4
 800cdd0:	20000010 	.word	0x20000010

0800cdd4 <__swbuf_r>:
 800cdd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdd6:	460e      	mov	r6, r1
 800cdd8:	4614      	mov	r4, r2
 800cdda:	4605      	mov	r5, r0
 800cddc:	b118      	cbz	r0, 800cde6 <__swbuf_r+0x12>
 800cdde:	6983      	ldr	r3, [r0, #24]
 800cde0:	b90b      	cbnz	r3, 800cde6 <__swbuf_r+0x12>
 800cde2:	f001 f84d 	bl	800de80 <__sinit>
 800cde6:	4b21      	ldr	r3, [pc, #132]	; (800ce6c <__swbuf_r+0x98>)
 800cde8:	429c      	cmp	r4, r3
 800cdea:	d12b      	bne.n	800ce44 <__swbuf_r+0x70>
 800cdec:	686c      	ldr	r4, [r5, #4]
 800cdee:	69a3      	ldr	r3, [r4, #24]
 800cdf0:	60a3      	str	r3, [r4, #8]
 800cdf2:	89a3      	ldrh	r3, [r4, #12]
 800cdf4:	071a      	lsls	r2, r3, #28
 800cdf6:	d52f      	bpl.n	800ce58 <__swbuf_r+0x84>
 800cdf8:	6923      	ldr	r3, [r4, #16]
 800cdfa:	b36b      	cbz	r3, 800ce58 <__swbuf_r+0x84>
 800cdfc:	6923      	ldr	r3, [r4, #16]
 800cdfe:	6820      	ldr	r0, [r4, #0]
 800ce00:	1ac0      	subs	r0, r0, r3
 800ce02:	6963      	ldr	r3, [r4, #20]
 800ce04:	b2f6      	uxtb	r6, r6
 800ce06:	4283      	cmp	r3, r0
 800ce08:	4637      	mov	r7, r6
 800ce0a:	dc04      	bgt.n	800ce16 <__swbuf_r+0x42>
 800ce0c:	4621      	mov	r1, r4
 800ce0e:	4628      	mov	r0, r5
 800ce10:	f000 ffa2 	bl	800dd58 <_fflush_r>
 800ce14:	bb30      	cbnz	r0, 800ce64 <__swbuf_r+0x90>
 800ce16:	68a3      	ldr	r3, [r4, #8]
 800ce18:	3b01      	subs	r3, #1
 800ce1a:	60a3      	str	r3, [r4, #8]
 800ce1c:	6823      	ldr	r3, [r4, #0]
 800ce1e:	1c5a      	adds	r2, r3, #1
 800ce20:	6022      	str	r2, [r4, #0]
 800ce22:	701e      	strb	r6, [r3, #0]
 800ce24:	6963      	ldr	r3, [r4, #20]
 800ce26:	3001      	adds	r0, #1
 800ce28:	4283      	cmp	r3, r0
 800ce2a:	d004      	beq.n	800ce36 <__swbuf_r+0x62>
 800ce2c:	89a3      	ldrh	r3, [r4, #12]
 800ce2e:	07db      	lsls	r3, r3, #31
 800ce30:	d506      	bpl.n	800ce40 <__swbuf_r+0x6c>
 800ce32:	2e0a      	cmp	r6, #10
 800ce34:	d104      	bne.n	800ce40 <__swbuf_r+0x6c>
 800ce36:	4621      	mov	r1, r4
 800ce38:	4628      	mov	r0, r5
 800ce3a:	f000 ff8d 	bl	800dd58 <_fflush_r>
 800ce3e:	b988      	cbnz	r0, 800ce64 <__swbuf_r+0x90>
 800ce40:	4638      	mov	r0, r7
 800ce42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce44:	4b0a      	ldr	r3, [pc, #40]	; (800ce70 <__swbuf_r+0x9c>)
 800ce46:	429c      	cmp	r4, r3
 800ce48:	d101      	bne.n	800ce4e <__swbuf_r+0x7a>
 800ce4a:	68ac      	ldr	r4, [r5, #8]
 800ce4c:	e7cf      	b.n	800cdee <__swbuf_r+0x1a>
 800ce4e:	4b09      	ldr	r3, [pc, #36]	; (800ce74 <__swbuf_r+0xa0>)
 800ce50:	429c      	cmp	r4, r3
 800ce52:	bf08      	it	eq
 800ce54:	68ec      	ldreq	r4, [r5, #12]
 800ce56:	e7ca      	b.n	800cdee <__swbuf_r+0x1a>
 800ce58:	4621      	mov	r1, r4
 800ce5a:	4628      	mov	r0, r5
 800ce5c:	f000 f80c 	bl	800ce78 <__swsetup_r>
 800ce60:	2800      	cmp	r0, #0
 800ce62:	d0cb      	beq.n	800cdfc <__swbuf_r+0x28>
 800ce64:	f04f 37ff 	mov.w	r7, #4294967295
 800ce68:	e7ea      	b.n	800ce40 <__swbuf_r+0x6c>
 800ce6a:	bf00      	nop
 800ce6c:	080123ec 	.word	0x080123ec
 800ce70:	0801240c 	.word	0x0801240c
 800ce74:	080123cc 	.word	0x080123cc

0800ce78 <__swsetup_r>:
 800ce78:	4b32      	ldr	r3, [pc, #200]	; (800cf44 <__swsetup_r+0xcc>)
 800ce7a:	b570      	push	{r4, r5, r6, lr}
 800ce7c:	681d      	ldr	r5, [r3, #0]
 800ce7e:	4606      	mov	r6, r0
 800ce80:	460c      	mov	r4, r1
 800ce82:	b125      	cbz	r5, 800ce8e <__swsetup_r+0x16>
 800ce84:	69ab      	ldr	r3, [r5, #24]
 800ce86:	b913      	cbnz	r3, 800ce8e <__swsetup_r+0x16>
 800ce88:	4628      	mov	r0, r5
 800ce8a:	f000 fff9 	bl	800de80 <__sinit>
 800ce8e:	4b2e      	ldr	r3, [pc, #184]	; (800cf48 <__swsetup_r+0xd0>)
 800ce90:	429c      	cmp	r4, r3
 800ce92:	d10f      	bne.n	800ceb4 <__swsetup_r+0x3c>
 800ce94:	686c      	ldr	r4, [r5, #4]
 800ce96:	89a3      	ldrh	r3, [r4, #12]
 800ce98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ce9c:	0719      	lsls	r1, r3, #28
 800ce9e:	d42c      	bmi.n	800cefa <__swsetup_r+0x82>
 800cea0:	06dd      	lsls	r5, r3, #27
 800cea2:	d411      	bmi.n	800cec8 <__swsetup_r+0x50>
 800cea4:	2309      	movs	r3, #9
 800cea6:	6033      	str	r3, [r6, #0]
 800cea8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ceac:	81a3      	strh	r3, [r4, #12]
 800ceae:	f04f 30ff 	mov.w	r0, #4294967295
 800ceb2:	e03e      	b.n	800cf32 <__swsetup_r+0xba>
 800ceb4:	4b25      	ldr	r3, [pc, #148]	; (800cf4c <__swsetup_r+0xd4>)
 800ceb6:	429c      	cmp	r4, r3
 800ceb8:	d101      	bne.n	800cebe <__swsetup_r+0x46>
 800ceba:	68ac      	ldr	r4, [r5, #8]
 800cebc:	e7eb      	b.n	800ce96 <__swsetup_r+0x1e>
 800cebe:	4b24      	ldr	r3, [pc, #144]	; (800cf50 <__swsetup_r+0xd8>)
 800cec0:	429c      	cmp	r4, r3
 800cec2:	bf08      	it	eq
 800cec4:	68ec      	ldreq	r4, [r5, #12]
 800cec6:	e7e6      	b.n	800ce96 <__swsetup_r+0x1e>
 800cec8:	0758      	lsls	r0, r3, #29
 800ceca:	d512      	bpl.n	800cef2 <__swsetup_r+0x7a>
 800cecc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cece:	b141      	cbz	r1, 800cee2 <__swsetup_r+0x6a>
 800ced0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ced4:	4299      	cmp	r1, r3
 800ced6:	d002      	beq.n	800cede <__swsetup_r+0x66>
 800ced8:	4630      	mov	r0, r6
 800ceda:	f002 f93b 	bl	800f154 <_free_r>
 800cede:	2300      	movs	r3, #0
 800cee0:	6363      	str	r3, [r4, #52]	; 0x34
 800cee2:	89a3      	ldrh	r3, [r4, #12]
 800cee4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cee8:	81a3      	strh	r3, [r4, #12]
 800ceea:	2300      	movs	r3, #0
 800ceec:	6063      	str	r3, [r4, #4]
 800ceee:	6923      	ldr	r3, [r4, #16]
 800cef0:	6023      	str	r3, [r4, #0]
 800cef2:	89a3      	ldrh	r3, [r4, #12]
 800cef4:	f043 0308 	orr.w	r3, r3, #8
 800cef8:	81a3      	strh	r3, [r4, #12]
 800cefa:	6923      	ldr	r3, [r4, #16]
 800cefc:	b94b      	cbnz	r3, 800cf12 <__swsetup_r+0x9a>
 800cefe:	89a3      	ldrh	r3, [r4, #12]
 800cf00:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cf04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cf08:	d003      	beq.n	800cf12 <__swsetup_r+0x9a>
 800cf0a:	4621      	mov	r1, r4
 800cf0c:	4630      	mov	r0, r6
 800cf0e:	f001 fbef 	bl	800e6f0 <__smakebuf_r>
 800cf12:	89a0      	ldrh	r0, [r4, #12]
 800cf14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cf18:	f010 0301 	ands.w	r3, r0, #1
 800cf1c:	d00a      	beq.n	800cf34 <__swsetup_r+0xbc>
 800cf1e:	2300      	movs	r3, #0
 800cf20:	60a3      	str	r3, [r4, #8]
 800cf22:	6963      	ldr	r3, [r4, #20]
 800cf24:	425b      	negs	r3, r3
 800cf26:	61a3      	str	r3, [r4, #24]
 800cf28:	6923      	ldr	r3, [r4, #16]
 800cf2a:	b943      	cbnz	r3, 800cf3e <__swsetup_r+0xc6>
 800cf2c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cf30:	d1ba      	bne.n	800cea8 <__swsetup_r+0x30>
 800cf32:	bd70      	pop	{r4, r5, r6, pc}
 800cf34:	0781      	lsls	r1, r0, #30
 800cf36:	bf58      	it	pl
 800cf38:	6963      	ldrpl	r3, [r4, #20]
 800cf3a:	60a3      	str	r3, [r4, #8]
 800cf3c:	e7f4      	b.n	800cf28 <__swsetup_r+0xb0>
 800cf3e:	2000      	movs	r0, #0
 800cf40:	e7f7      	b.n	800cf32 <__swsetup_r+0xba>
 800cf42:	bf00      	nop
 800cf44:	20000010 	.word	0x20000010
 800cf48:	080123ec 	.word	0x080123ec
 800cf4c:	0801240c 	.word	0x0801240c
 800cf50:	080123cc 	.word	0x080123cc

0800cf54 <quorem>:
 800cf54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf58:	6903      	ldr	r3, [r0, #16]
 800cf5a:	690c      	ldr	r4, [r1, #16]
 800cf5c:	42a3      	cmp	r3, r4
 800cf5e:	4607      	mov	r7, r0
 800cf60:	f2c0 8081 	blt.w	800d066 <quorem+0x112>
 800cf64:	3c01      	subs	r4, #1
 800cf66:	f101 0814 	add.w	r8, r1, #20
 800cf6a:	f100 0514 	add.w	r5, r0, #20
 800cf6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cf72:	9301      	str	r3, [sp, #4]
 800cf74:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cf78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cf7c:	3301      	adds	r3, #1
 800cf7e:	429a      	cmp	r2, r3
 800cf80:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cf84:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cf88:	fbb2 f6f3 	udiv	r6, r2, r3
 800cf8c:	d331      	bcc.n	800cff2 <quorem+0x9e>
 800cf8e:	f04f 0e00 	mov.w	lr, #0
 800cf92:	4640      	mov	r0, r8
 800cf94:	46ac      	mov	ip, r5
 800cf96:	46f2      	mov	sl, lr
 800cf98:	f850 2b04 	ldr.w	r2, [r0], #4
 800cf9c:	b293      	uxth	r3, r2
 800cf9e:	fb06 e303 	mla	r3, r6, r3, lr
 800cfa2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cfa6:	b29b      	uxth	r3, r3
 800cfa8:	ebaa 0303 	sub.w	r3, sl, r3
 800cfac:	f8dc a000 	ldr.w	sl, [ip]
 800cfb0:	0c12      	lsrs	r2, r2, #16
 800cfb2:	fa13 f38a 	uxtah	r3, r3, sl
 800cfb6:	fb06 e202 	mla	r2, r6, r2, lr
 800cfba:	9300      	str	r3, [sp, #0]
 800cfbc:	9b00      	ldr	r3, [sp, #0]
 800cfbe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cfc2:	b292      	uxth	r2, r2
 800cfc4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cfc8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cfcc:	f8bd 3000 	ldrh.w	r3, [sp]
 800cfd0:	4581      	cmp	r9, r0
 800cfd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cfd6:	f84c 3b04 	str.w	r3, [ip], #4
 800cfda:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cfde:	d2db      	bcs.n	800cf98 <quorem+0x44>
 800cfe0:	f855 300b 	ldr.w	r3, [r5, fp]
 800cfe4:	b92b      	cbnz	r3, 800cff2 <quorem+0x9e>
 800cfe6:	9b01      	ldr	r3, [sp, #4]
 800cfe8:	3b04      	subs	r3, #4
 800cfea:	429d      	cmp	r5, r3
 800cfec:	461a      	mov	r2, r3
 800cfee:	d32e      	bcc.n	800d04e <quorem+0xfa>
 800cff0:	613c      	str	r4, [r7, #16]
 800cff2:	4638      	mov	r0, r7
 800cff4:	f001 fea2 	bl	800ed3c <__mcmp>
 800cff8:	2800      	cmp	r0, #0
 800cffa:	db24      	blt.n	800d046 <quorem+0xf2>
 800cffc:	3601      	adds	r6, #1
 800cffe:	4628      	mov	r0, r5
 800d000:	f04f 0c00 	mov.w	ip, #0
 800d004:	f858 2b04 	ldr.w	r2, [r8], #4
 800d008:	f8d0 e000 	ldr.w	lr, [r0]
 800d00c:	b293      	uxth	r3, r2
 800d00e:	ebac 0303 	sub.w	r3, ip, r3
 800d012:	0c12      	lsrs	r2, r2, #16
 800d014:	fa13 f38e 	uxtah	r3, r3, lr
 800d018:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d01c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d020:	b29b      	uxth	r3, r3
 800d022:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d026:	45c1      	cmp	r9, r8
 800d028:	f840 3b04 	str.w	r3, [r0], #4
 800d02c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d030:	d2e8      	bcs.n	800d004 <quorem+0xb0>
 800d032:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d036:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d03a:	b922      	cbnz	r2, 800d046 <quorem+0xf2>
 800d03c:	3b04      	subs	r3, #4
 800d03e:	429d      	cmp	r5, r3
 800d040:	461a      	mov	r2, r3
 800d042:	d30a      	bcc.n	800d05a <quorem+0x106>
 800d044:	613c      	str	r4, [r7, #16]
 800d046:	4630      	mov	r0, r6
 800d048:	b003      	add	sp, #12
 800d04a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d04e:	6812      	ldr	r2, [r2, #0]
 800d050:	3b04      	subs	r3, #4
 800d052:	2a00      	cmp	r2, #0
 800d054:	d1cc      	bne.n	800cff0 <quorem+0x9c>
 800d056:	3c01      	subs	r4, #1
 800d058:	e7c7      	b.n	800cfea <quorem+0x96>
 800d05a:	6812      	ldr	r2, [r2, #0]
 800d05c:	3b04      	subs	r3, #4
 800d05e:	2a00      	cmp	r2, #0
 800d060:	d1f0      	bne.n	800d044 <quorem+0xf0>
 800d062:	3c01      	subs	r4, #1
 800d064:	e7eb      	b.n	800d03e <quorem+0xea>
 800d066:	2000      	movs	r0, #0
 800d068:	e7ee      	b.n	800d048 <quorem+0xf4>
 800d06a:	0000      	movs	r0, r0
 800d06c:	0000      	movs	r0, r0
	...

0800d070 <_dtoa_r>:
 800d070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d074:	ed2d 8b04 	vpush	{d8-d9}
 800d078:	ec57 6b10 	vmov	r6, r7, d0
 800d07c:	b093      	sub	sp, #76	; 0x4c
 800d07e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d080:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d084:	9106      	str	r1, [sp, #24]
 800d086:	ee10 aa10 	vmov	sl, s0
 800d08a:	4604      	mov	r4, r0
 800d08c:	9209      	str	r2, [sp, #36]	; 0x24
 800d08e:	930c      	str	r3, [sp, #48]	; 0x30
 800d090:	46bb      	mov	fp, r7
 800d092:	b975      	cbnz	r5, 800d0b2 <_dtoa_r+0x42>
 800d094:	2010      	movs	r0, #16
 800d096:	f001 fb6b 	bl	800e770 <malloc>
 800d09a:	4602      	mov	r2, r0
 800d09c:	6260      	str	r0, [r4, #36]	; 0x24
 800d09e:	b920      	cbnz	r0, 800d0aa <_dtoa_r+0x3a>
 800d0a0:	4ba7      	ldr	r3, [pc, #668]	; (800d340 <_dtoa_r+0x2d0>)
 800d0a2:	21ea      	movs	r1, #234	; 0xea
 800d0a4:	48a7      	ldr	r0, [pc, #668]	; (800d344 <_dtoa_r+0x2d4>)
 800d0a6:	f002 fc79 	bl	800f99c <__assert_func>
 800d0aa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d0ae:	6005      	str	r5, [r0, #0]
 800d0b0:	60c5      	str	r5, [r0, #12]
 800d0b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d0b4:	6819      	ldr	r1, [r3, #0]
 800d0b6:	b151      	cbz	r1, 800d0ce <_dtoa_r+0x5e>
 800d0b8:	685a      	ldr	r2, [r3, #4]
 800d0ba:	604a      	str	r2, [r1, #4]
 800d0bc:	2301      	movs	r3, #1
 800d0be:	4093      	lsls	r3, r2
 800d0c0:	608b      	str	r3, [r1, #8]
 800d0c2:	4620      	mov	r0, r4
 800d0c4:	f001 fbae 	bl	800e824 <_Bfree>
 800d0c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	601a      	str	r2, [r3, #0]
 800d0ce:	1e3b      	subs	r3, r7, #0
 800d0d0:	bfaa      	itet	ge
 800d0d2:	2300      	movge	r3, #0
 800d0d4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d0d8:	f8c8 3000 	strge.w	r3, [r8]
 800d0dc:	4b9a      	ldr	r3, [pc, #616]	; (800d348 <_dtoa_r+0x2d8>)
 800d0de:	bfbc      	itt	lt
 800d0e0:	2201      	movlt	r2, #1
 800d0e2:	f8c8 2000 	strlt.w	r2, [r8]
 800d0e6:	ea33 030b 	bics.w	r3, r3, fp
 800d0ea:	d11b      	bne.n	800d124 <_dtoa_r+0xb4>
 800d0ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d0ee:	f242 730f 	movw	r3, #9999	; 0x270f
 800d0f2:	6013      	str	r3, [r2, #0]
 800d0f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d0f8:	4333      	orrs	r3, r6
 800d0fa:	f000 8592 	beq.w	800dc22 <_dtoa_r+0xbb2>
 800d0fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d100:	b963      	cbnz	r3, 800d11c <_dtoa_r+0xac>
 800d102:	4b92      	ldr	r3, [pc, #584]	; (800d34c <_dtoa_r+0x2dc>)
 800d104:	e022      	b.n	800d14c <_dtoa_r+0xdc>
 800d106:	4b92      	ldr	r3, [pc, #584]	; (800d350 <_dtoa_r+0x2e0>)
 800d108:	9301      	str	r3, [sp, #4]
 800d10a:	3308      	adds	r3, #8
 800d10c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d10e:	6013      	str	r3, [r2, #0]
 800d110:	9801      	ldr	r0, [sp, #4]
 800d112:	b013      	add	sp, #76	; 0x4c
 800d114:	ecbd 8b04 	vpop	{d8-d9}
 800d118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d11c:	4b8b      	ldr	r3, [pc, #556]	; (800d34c <_dtoa_r+0x2dc>)
 800d11e:	9301      	str	r3, [sp, #4]
 800d120:	3303      	adds	r3, #3
 800d122:	e7f3      	b.n	800d10c <_dtoa_r+0x9c>
 800d124:	2200      	movs	r2, #0
 800d126:	2300      	movs	r3, #0
 800d128:	4650      	mov	r0, sl
 800d12a:	4659      	mov	r1, fp
 800d12c:	f7f3 fccc 	bl	8000ac8 <__aeabi_dcmpeq>
 800d130:	ec4b ab19 	vmov	d9, sl, fp
 800d134:	4680      	mov	r8, r0
 800d136:	b158      	cbz	r0, 800d150 <_dtoa_r+0xe0>
 800d138:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d13a:	2301      	movs	r3, #1
 800d13c:	6013      	str	r3, [r2, #0]
 800d13e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d140:	2b00      	cmp	r3, #0
 800d142:	f000 856b 	beq.w	800dc1c <_dtoa_r+0xbac>
 800d146:	4883      	ldr	r0, [pc, #524]	; (800d354 <_dtoa_r+0x2e4>)
 800d148:	6018      	str	r0, [r3, #0]
 800d14a:	1e43      	subs	r3, r0, #1
 800d14c:	9301      	str	r3, [sp, #4]
 800d14e:	e7df      	b.n	800d110 <_dtoa_r+0xa0>
 800d150:	ec4b ab10 	vmov	d0, sl, fp
 800d154:	aa10      	add	r2, sp, #64	; 0x40
 800d156:	a911      	add	r1, sp, #68	; 0x44
 800d158:	4620      	mov	r0, r4
 800d15a:	f001 ff11 	bl	800ef80 <__d2b>
 800d15e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d162:	ee08 0a10 	vmov	s16, r0
 800d166:	2d00      	cmp	r5, #0
 800d168:	f000 8084 	beq.w	800d274 <_dtoa_r+0x204>
 800d16c:	ee19 3a90 	vmov	r3, s19
 800d170:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d174:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d178:	4656      	mov	r6, sl
 800d17a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d17e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d182:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d186:	4b74      	ldr	r3, [pc, #464]	; (800d358 <_dtoa_r+0x2e8>)
 800d188:	2200      	movs	r2, #0
 800d18a:	4630      	mov	r0, r6
 800d18c:	4639      	mov	r1, r7
 800d18e:	f7f3 f87b 	bl	8000288 <__aeabi_dsub>
 800d192:	a365      	add	r3, pc, #404	; (adr r3, 800d328 <_dtoa_r+0x2b8>)
 800d194:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d198:	f7f3 fa2e 	bl	80005f8 <__aeabi_dmul>
 800d19c:	a364      	add	r3, pc, #400	; (adr r3, 800d330 <_dtoa_r+0x2c0>)
 800d19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1a2:	f7f3 f873 	bl	800028c <__adddf3>
 800d1a6:	4606      	mov	r6, r0
 800d1a8:	4628      	mov	r0, r5
 800d1aa:	460f      	mov	r7, r1
 800d1ac:	f7f3 f9ba 	bl	8000524 <__aeabi_i2d>
 800d1b0:	a361      	add	r3, pc, #388	; (adr r3, 800d338 <_dtoa_r+0x2c8>)
 800d1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1b6:	f7f3 fa1f 	bl	80005f8 <__aeabi_dmul>
 800d1ba:	4602      	mov	r2, r0
 800d1bc:	460b      	mov	r3, r1
 800d1be:	4630      	mov	r0, r6
 800d1c0:	4639      	mov	r1, r7
 800d1c2:	f7f3 f863 	bl	800028c <__adddf3>
 800d1c6:	4606      	mov	r6, r0
 800d1c8:	460f      	mov	r7, r1
 800d1ca:	f7f3 fcc5 	bl	8000b58 <__aeabi_d2iz>
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	9000      	str	r0, [sp, #0]
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	4630      	mov	r0, r6
 800d1d6:	4639      	mov	r1, r7
 800d1d8:	f7f3 fc80 	bl	8000adc <__aeabi_dcmplt>
 800d1dc:	b150      	cbz	r0, 800d1f4 <_dtoa_r+0x184>
 800d1de:	9800      	ldr	r0, [sp, #0]
 800d1e0:	f7f3 f9a0 	bl	8000524 <__aeabi_i2d>
 800d1e4:	4632      	mov	r2, r6
 800d1e6:	463b      	mov	r3, r7
 800d1e8:	f7f3 fc6e 	bl	8000ac8 <__aeabi_dcmpeq>
 800d1ec:	b910      	cbnz	r0, 800d1f4 <_dtoa_r+0x184>
 800d1ee:	9b00      	ldr	r3, [sp, #0]
 800d1f0:	3b01      	subs	r3, #1
 800d1f2:	9300      	str	r3, [sp, #0]
 800d1f4:	9b00      	ldr	r3, [sp, #0]
 800d1f6:	2b16      	cmp	r3, #22
 800d1f8:	d85a      	bhi.n	800d2b0 <_dtoa_r+0x240>
 800d1fa:	9a00      	ldr	r2, [sp, #0]
 800d1fc:	4b57      	ldr	r3, [pc, #348]	; (800d35c <_dtoa_r+0x2ec>)
 800d1fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d206:	ec51 0b19 	vmov	r0, r1, d9
 800d20a:	f7f3 fc67 	bl	8000adc <__aeabi_dcmplt>
 800d20e:	2800      	cmp	r0, #0
 800d210:	d050      	beq.n	800d2b4 <_dtoa_r+0x244>
 800d212:	9b00      	ldr	r3, [sp, #0]
 800d214:	3b01      	subs	r3, #1
 800d216:	9300      	str	r3, [sp, #0]
 800d218:	2300      	movs	r3, #0
 800d21a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d21c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d21e:	1b5d      	subs	r5, r3, r5
 800d220:	1e6b      	subs	r3, r5, #1
 800d222:	9305      	str	r3, [sp, #20]
 800d224:	bf45      	ittet	mi
 800d226:	f1c5 0301 	rsbmi	r3, r5, #1
 800d22a:	9304      	strmi	r3, [sp, #16]
 800d22c:	2300      	movpl	r3, #0
 800d22e:	2300      	movmi	r3, #0
 800d230:	bf4c      	ite	mi
 800d232:	9305      	strmi	r3, [sp, #20]
 800d234:	9304      	strpl	r3, [sp, #16]
 800d236:	9b00      	ldr	r3, [sp, #0]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	db3d      	blt.n	800d2b8 <_dtoa_r+0x248>
 800d23c:	9b05      	ldr	r3, [sp, #20]
 800d23e:	9a00      	ldr	r2, [sp, #0]
 800d240:	920a      	str	r2, [sp, #40]	; 0x28
 800d242:	4413      	add	r3, r2
 800d244:	9305      	str	r3, [sp, #20]
 800d246:	2300      	movs	r3, #0
 800d248:	9307      	str	r3, [sp, #28]
 800d24a:	9b06      	ldr	r3, [sp, #24]
 800d24c:	2b09      	cmp	r3, #9
 800d24e:	f200 8089 	bhi.w	800d364 <_dtoa_r+0x2f4>
 800d252:	2b05      	cmp	r3, #5
 800d254:	bfc4      	itt	gt
 800d256:	3b04      	subgt	r3, #4
 800d258:	9306      	strgt	r3, [sp, #24]
 800d25a:	9b06      	ldr	r3, [sp, #24]
 800d25c:	f1a3 0302 	sub.w	r3, r3, #2
 800d260:	bfcc      	ite	gt
 800d262:	2500      	movgt	r5, #0
 800d264:	2501      	movle	r5, #1
 800d266:	2b03      	cmp	r3, #3
 800d268:	f200 8087 	bhi.w	800d37a <_dtoa_r+0x30a>
 800d26c:	e8df f003 	tbb	[pc, r3]
 800d270:	59383a2d 	.word	0x59383a2d
 800d274:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d278:	441d      	add	r5, r3
 800d27a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d27e:	2b20      	cmp	r3, #32
 800d280:	bfc1      	itttt	gt
 800d282:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d286:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d28a:	fa0b f303 	lslgt.w	r3, fp, r3
 800d28e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d292:	bfda      	itte	le
 800d294:	f1c3 0320 	rsble	r3, r3, #32
 800d298:	fa06 f003 	lslle.w	r0, r6, r3
 800d29c:	4318      	orrgt	r0, r3
 800d29e:	f7f3 f931 	bl	8000504 <__aeabi_ui2d>
 800d2a2:	2301      	movs	r3, #1
 800d2a4:	4606      	mov	r6, r0
 800d2a6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d2aa:	3d01      	subs	r5, #1
 800d2ac:	930e      	str	r3, [sp, #56]	; 0x38
 800d2ae:	e76a      	b.n	800d186 <_dtoa_r+0x116>
 800d2b0:	2301      	movs	r3, #1
 800d2b2:	e7b2      	b.n	800d21a <_dtoa_r+0x1aa>
 800d2b4:	900b      	str	r0, [sp, #44]	; 0x2c
 800d2b6:	e7b1      	b.n	800d21c <_dtoa_r+0x1ac>
 800d2b8:	9b04      	ldr	r3, [sp, #16]
 800d2ba:	9a00      	ldr	r2, [sp, #0]
 800d2bc:	1a9b      	subs	r3, r3, r2
 800d2be:	9304      	str	r3, [sp, #16]
 800d2c0:	4253      	negs	r3, r2
 800d2c2:	9307      	str	r3, [sp, #28]
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	930a      	str	r3, [sp, #40]	; 0x28
 800d2c8:	e7bf      	b.n	800d24a <_dtoa_r+0x1da>
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	9308      	str	r3, [sp, #32]
 800d2ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	dc55      	bgt.n	800d380 <_dtoa_r+0x310>
 800d2d4:	2301      	movs	r3, #1
 800d2d6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d2da:	461a      	mov	r2, r3
 800d2dc:	9209      	str	r2, [sp, #36]	; 0x24
 800d2de:	e00c      	b.n	800d2fa <_dtoa_r+0x28a>
 800d2e0:	2301      	movs	r3, #1
 800d2e2:	e7f3      	b.n	800d2cc <_dtoa_r+0x25c>
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d2e8:	9308      	str	r3, [sp, #32]
 800d2ea:	9b00      	ldr	r3, [sp, #0]
 800d2ec:	4413      	add	r3, r2
 800d2ee:	9302      	str	r3, [sp, #8]
 800d2f0:	3301      	adds	r3, #1
 800d2f2:	2b01      	cmp	r3, #1
 800d2f4:	9303      	str	r3, [sp, #12]
 800d2f6:	bfb8      	it	lt
 800d2f8:	2301      	movlt	r3, #1
 800d2fa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d2fc:	2200      	movs	r2, #0
 800d2fe:	6042      	str	r2, [r0, #4]
 800d300:	2204      	movs	r2, #4
 800d302:	f102 0614 	add.w	r6, r2, #20
 800d306:	429e      	cmp	r6, r3
 800d308:	6841      	ldr	r1, [r0, #4]
 800d30a:	d93d      	bls.n	800d388 <_dtoa_r+0x318>
 800d30c:	4620      	mov	r0, r4
 800d30e:	f001 fa49 	bl	800e7a4 <_Balloc>
 800d312:	9001      	str	r0, [sp, #4]
 800d314:	2800      	cmp	r0, #0
 800d316:	d13b      	bne.n	800d390 <_dtoa_r+0x320>
 800d318:	4b11      	ldr	r3, [pc, #68]	; (800d360 <_dtoa_r+0x2f0>)
 800d31a:	4602      	mov	r2, r0
 800d31c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d320:	e6c0      	b.n	800d0a4 <_dtoa_r+0x34>
 800d322:	2301      	movs	r3, #1
 800d324:	e7df      	b.n	800d2e6 <_dtoa_r+0x276>
 800d326:	bf00      	nop
 800d328:	636f4361 	.word	0x636f4361
 800d32c:	3fd287a7 	.word	0x3fd287a7
 800d330:	8b60c8b3 	.word	0x8b60c8b3
 800d334:	3fc68a28 	.word	0x3fc68a28
 800d338:	509f79fb 	.word	0x509f79fb
 800d33c:	3fd34413 	.word	0x3fd34413
 800d340:	08012346 	.word	0x08012346
 800d344:	0801235d 	.word	0x0801235d
 800d348:	7ff00000 	.word	0x7ff00000
 800d34c:	08012342 	.word	0x08012342
 800d350:	08012339 	.word	0x08012339
 800d354:	080121b9 	.word	0x080121b9
 800d358:	3ff80000 	.word	0x3ff80000
 800d35c:	08012530 	.word	0x08012530
 800d360:	080123b8 	.word	0x080123b8
 800d364:	2501      	movs	r5, #1
 800d366:	2300      	movs	r3, #0
 800d368:	9306      	str	r3, [sp, #24]
 800d36a:	9508      	str	r5, [sp, #32]
 800d36c:	f04f 33ff 	mov.w	r3, #4294967295
 800d370:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d374:	2200      	movs	r2, #0
 800d376:	2312      	movs	r3, #18
 800d378:	e7b0      	b.n	800d2dc <_dtoa_r+0x26c>
 800d37a:	2301      	movs	r3, #1
 800d37c:	9308      	str	r3, [sp, #32]
 800d37e:	e7f5      	b.n	800d36c <_dtoa_r+0x2fc>
 800d380:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d382:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d386:	e7b8      	b.n	800d2fa <_dtoa_r+0x28a>
 800d388:	3101      	adds	r1, #1
 800d38a:	6041      	str	r1, [r0, #4]
 800d38c:	0052      	lsls	r2, r2, #1
 800d38e:	e7b8      	b.n	800d302 <_dtoa_r+0x292>
 800d390:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d392:	9a01      	ldr	r2, [sp, #4]
 800d394:	601a      	str	r2, [r3, #0]
 800d396:	9b03      	ldr	r3, [sp, #12]
 800d398:	2b0e      	cmp	r3, #14
 800d39a:	f200 809d 	bhi.w	800d4d8 <_dtoa_r+0x468>
 800d39e:	2d00      	cmp	r5, #0
 800d3a0:	f000 809a 	beq.w	800d4d8 <_dtoa_r+0x468>
 800d3a4:	9b00      	ldr	r3, [sp, #0]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	dd32      	ble.n	800d410 <_dtoa_r+0x3a0>
 800d3aa:	4ab7      	ldr	r2, [pc, #732]	; (800d688 <_dtoa_r+0x618>)
 800d3ac:	f003 030f 	and.w	r3, r3, #15
 800d3b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d3b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d3b8:	9b00      	ldr	r3, [sp, #0]
 800d3ba:	05d8      	lsls	r0, r3, #23
 800d3bc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d3c0:	d516      	bpl.n	800d3f0 <_dtoa_r+0x380>
 800d3c2:	4bb2      	ldr	r3, [pc, #712]	; (800d68c <_dtoa_r+0x61c>)
 800d3c4:	ec51 0b19 	vmov	r0, r1, d9
 800d3c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d3cc:	f7f3 fa3e 	bl	800084c <__aeabi_ddiv>
 800d3d0:	f007 070f 	and.w	r7, r7, #15
 800d3d4:	4682      	mov	sl, r0
 800d3d6:	468b      	mov	fp, r1
 800d3d8:	2503      	movs	r5, #3
 800d3da:	4eac      	ldr	r6, [pc, #688]	; (800d68c <_dtoa_r+0x61c>)
 800d3dc:	b957      	cbnz	r7, 800d3f4 <_dtoa_r+0x384>
 800d3de:	4642      	mov	r2, r8
 800d3e0:	464b      	mov	r3, r9
 800d3e2:	4650      	mov	r0, sl
 800d3e4:	4659      	mov	r1, fp
 800d3e6:	f7f3 fa31 	bl	800084c <__aeabi_ddiv>
 800d3ea:	4682      	mov	sl, r0
 800d3ec:	468b      	mov	fp, r1
 800d3ee:	e028      	b.n	800d442 <_dtoa_r+0x3d2>
 800d3f0:	2502      	movs	r5, #2
 800d3f2:	e7f2      	b.n	800d3da <_dtoa_r+0x36a>
 800d3f4:	07f9      	lsls	r1, r7, #31
 800d3f6:	d508      	bpl.n	800d40a <_dtoa_r+0x39a>
 800d3f8:	4640      	mov	r0, r8
 800d3fa:	4649      	mov	r1, r9
 800d3fc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d400:	f7f3 f8fa 	bl	80005f8 <__aeabi_dmul>
 800d404:	3501      	adds	r5, #1
 800d406:	4680      	mov	r8, r0
 800d408:	4689      	mov	r9, r1
 800d40a:	107f      	asrs	r7, r7, #1
 800d40c:	3608      	adds	r6, #8
 800d40e:	e7e5      	b.n	800d3dc <_dtoa_r+0x36c>
 800d410:	f000 809b 	beq.w	800d54a <_dtoa_r+0x4da>
 800d414:	9b00      	ldr	r3, [sp, #0]
 800d416:	4f9d      	ldr	r7, [pc, #628]	; (800d68c <_dtoa_r+0x61c>)
 800d418:	425e      	negs	r6, r3
 800d41a:	4b9b      	ldr	r3, [pc, #620]	; (800d688 <_dtoa_r+0x618>)
 800d41c:	f006 020f 	and.w	r2, r6, #15
 800d420:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d428:	ec51 0b19 	vmov	r0, r1, d9
 800d42c:	f7f3 f8e4 	bl	80005f8 <__aeabi_dmul>
 800d430:	1136      	asrs	r6, r6, #4
 800d432:	4682      	mov	sl, r0
 800d434:	468b      	mov	fp, r1
 800d436:	2300      	movs	r3, #0
 800d438:	2502      	movs	r5, #2
 800d43a:	2e00      	cmp	r6, #0
 800d43c:	d17a      	bne.n	800d534 <_dtoa_r+0x4c4>
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d1d3      	bne.n	800d3ea <_dtoa_r+0x37a>
 800d442:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d444:	2b00      	cmp	r3, #0
 800d446:	f000 8082 	beq.w	800d54e <_dtoa_r+0x4de>
 800d44a:	4b91      	ldr	r3, [pc, #580]	; (800d690 <_dtoa_r+0x620>)
 800d44c:	2200      	movs	r2, #0
 800d44e:	4650      	mov	r0, sl
 800d450:	4659      	mov	r1, fp
 800d452:	f7f3 fb43 	bl	8000adc <__aeabi_dcmplt>
 800d456:	2800      	cmp	r0, #0
 800d458:	d079      	beq.n	800d54e <_dtoa_r+0x4de>
 800d45a:	9b03      	ldr	r3, [sp, #12]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d076      	beq.n	800d54e <_dtoa_r+0x4de>
 800d460:	9b02      	ldr	r3, [sp, #8]
 800d462:	2b00      	cmp	r3, #0
 800d464:	dd36      	ble.n	800d4d4 <_dtoa_r+0x464>
 800d466:	9b00      	ldr	r3, [sp, #0]
 800d468:	4650      	mov	r0, sl
 800d46a:	4659      	mov	r1, fp
 800d46c:	1e5f      	subs	r7, r3, #1
 800d46e:	2200      	movs	r2, #0
 800d470:	4b88      	ldr	r3, [pc, #544]	; (800d694 <_dtoa_r+0x624>)
 800d472:	f7f3 f8c1 	bl	80005f8 <__aeabi_dmul>
 800d476:	9e02      	ldr	r6, [sp, #8]
 800d478:	4682      	mov	sl, r0
 800d47a:	468b      	mov	fp, r1
 800d47c:	3501      	adds	r5, #1
 800d47e:	4628      	mov	r0, r5
 800d480:	f7f3 f850 	bl	8000524 <__aeabi_i2d>
 800d484:	4652      	mov	r2, sl
 800d486:	465b      	mov	r3, fp
 800d488:	f7f3 f8b6 	bl	80005f8 <__aeabi_dmul>
 800d48c:	4b82      	ldr	r3, [pc, #520]	; (800d698 <_dtoa_r+0x628>)
 800d48e:	2200      	movs	r2, #0
 800d490:	f7f2 fefc 	bl	800028c <__adddf3>
 800d494:	46d0      	mov	r8, sl
 800d496:	46d9      	mov	r9, fp
 800d498:	4682      	mov	sl, r0
 800d49a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d49e:	2e00      	cmp	r6, #0
 800d4a0:	d158      	bne.n	800d554 <_dtoa_r+0x4e4>
 800d4a2:	4b7e      	ldr	r3, [pc, #504]	; (800d69c <_dtoa_r+0x62c>)
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	4640      	mov	r0, r8
 800d4a8:	4649      	mov	r1, r9
 800d4aa:	f7f2 feed 	bl	8000288 <__aeabi_dsub>
 800d4ae:	4652      	mov	r2, sl
 800d4b0:	465b      	mov	r3, fp
 800d4b2:	4680      	mov	r8, r0
 800d4b4:	4689      	mov	r9, r1
 800d4b6:	f7f3 fb2f 	bl	8000b18 <__aeabi_dcmpgt>
 800d4ba:	2800      	cmp	r0, #0
 800d4bc:	f040 8295 	bne.w	800d9ea <_dtoa_r+0x97a>
 800d4c0:	4652      	mov	r2, sl
 800d4c2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d4c6:	4640      	mov	r0, r8
 800d4c8:	4649      	mov	r1, r9
 800d4ca:	f7f3 fb07 	bl	8000adc <__aeabi_dcmplt>
 800d4ce:	2800      	cmp	r0, #0
 800d4d0:	f040 8289 	bne.w	800d9e6 <_dtoa_r+0x976>
 800d4d4:	ec5b ab19 	vmov	sl, fp, d9
 800d4d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	f2c0 8148 	blt.w	800d770 <_dtoa_r+0x700>
 800d4e0:	9a00      	ldr	r2, [sp, #0]
 800d4e2:	2a0e      	cmp	r2, #14
 800d4e4:	f300 8144 	bgt.w	800d770 <_dtoa_r+0x700>
 800d4e8:	4b67      	ldr	r3, [pc, #412]	; (800d688 <_dtoa_r+0x618>)
 800d4ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d4ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d4f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	f280 80d5 	bge.w	800d6a4 <_dtoa_r+0x634>
 800d4fa:	9b03      	ldr	r3, [sp, #12]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	f300 80d1 	bgt.w	800d6a4 <_dtoa_r+0x634>
 800d502:	f040 826f 	bne.w	800d9e4 <_dtoa_r+0x974>
 800d506:	4b65      	ldr	r3, [pc, #404]	; (800d69c <_dtoa_r+0x62c>)
 800d508:	2200      	movs	r2, #0
 800d50a:	4640      	mov	r0, r8
 800d50c:	4649      	mov	r1, r9
 800d50e:	f7f3 f873 	bl	80005f8 <__aeabi_dmul>
 800d512:	4652      	mov	r2, sl
 800d514:	465b      	mov	r3, fp
 800d516:	f7f3 faf5 	bl	8000b04 <__aeabi_dcmpge>
 800d51a:	9e03      	ldr	r6, [sp, #12]
 800d51c:	4637      	mov	r7, r6
 800d51e:	2800      	cmp	r0, #0
 800d520:	f040 8245 	bne.w	800d9ae <_dtoa_r+0x93e>
 800d524:	9d01      	ldr	r5, [sp, #4]
 800d526:	2331      	movs	r3, #49	; 0x31
 800d528:	f805 3b01 	strb.w	r3, [r5], #1
 800d52c:	9b00      	ldr	r3, [sp, #0]
 800d52e:	3301      	adds	r3, #1
 800d530:	9300      	str	r3, [sp, #0]
 800d532:	e240      	b.n	800d9b6 <_dtoa_r+0x946>
 800d534:	07f2      	lsls	r2, r6, #31
 800d536:	d505      	bpl.n	800d544 <_dtoa_r+0x4d4>
 800d538:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d53c:	f7f3 f85c 	bl	80005f8 <__aeabi_dmul>
 800d540:	3501      	adds	r5, #1
 800d542:	2301      	movs	r3, #1
 800d544:	1076      	asrs	r6, r6, #1
 800d546:	3708      	adds	r7, #8
 800d548:	e777      	b.n	800d43a <_dtoa_r+0x3ca>
 800d54a:	2502      	movs	r5, #2
 800d54c:	e779      	b.n	800d442 <_dtoa_r+0x3d2>
 800d54e:	9f00      	ldr	r7, [sp, #0]
 800d550:	9e03      	ldr	r6, [sp, #12]
 800d552:	e794      	b.n	800d47e <_dtoa_r+0x40e>
 800d554:	9901      	ldr	r1, [sp, #4]
 800d556:	4b4c      	ldr	r3, [pc, #304]	; (800d688 <_dtoa_r+0x618>)
 800d558:	4431      	add	r1, r6
 800d55a:	910d      	str	r1, [sp, #52]	; 0x34
 800d55c:	9908      	ldr	r1, [sp, #32]
 800d55e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d562:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d566:	2900      	cmp	r1, #0
 800d568:	d043      	beq.n	800d5f2 <_dtoa_r+0x582>
 800d56a:	494d      	ldr	r1, [pc, #308]	; (800d6a0 <_dtoa_r+0x630>)
 800d56c:	2000      	movs	r0, #0
 800d56e:	f7f3 f96d 	bl	800084c <__aeabi_ddiv>
 800d572:	4652      	mov	r2, sl
 800d574:	465b      	mov	r3, fp
 800d576:	f7f2 fe87 	bl	8000288 <__aeabi_dsub>
 800d57a:	9d01      	ldr	r5, [sp, #4]
 800d57c:	4682      	mov	sl, r0
 800d57e:	468b      	mov	fp, r1
 800d580:	4649      	mov	r1, r9
 800d582:	4640      	mov	r0, r8
 800d584:	f7f3 fae8 	bl	8000b58 <__aeabi_d2iz>
 800d588:	4606      	mov	r6, r0
 800d58a:	f7f2 ffcb 	bl	8000524 <__aeabi_i2d>
 800d58e:	4602      	mov	r2, r0
 800d590:	460b      	mov	r3, r1
 800d592:	4640      	mov	r0, r8
 800d594:	4649      	mov	r1, r9
 800d596:	f7f2 fe77 	bl	8000288 <__aeabi_dsub>
 800d59a:	3630      	adds	r6, #48	; 0x30
 800d59c:	f805 6b01 	strb.w	r6, [r5], #1
 800d5a0:	4652      	mov	r2, sl
 800d5a2:	465b      	mov	r3, fp
 800d5a4:	4680      	mov	r8, r0
 800d5a6:	4689      	mov	r9, r1
 800d5a8:	f7f3 fa98 	bl	8000adc <__aeabi_dcmplt>
 800d5ac:	2800      	cmp	r0, #0
 800d5ae:	d163      	bne.n	800d678 <_dtoa_r+0x608>
 800d5b0:	4642      	mov	r2, r8
 800d5b2:	464b      	mov	r3, r9
 800d5b4:	4936      	ldr	r1, [pc, #216]	; (800d690 <_dtoa_r+0x620>)
 800d5b6:	2000      	movs	r0, #0
 800d5b8:	f7f2 fe66 	bl	8000288 <__aeabi_dsub>
 800d5bc:	4652      	mov	r2, sl
 800d5be:	465b      	mov	r3, fp
 800d5c0:	f7f3 fa8c 	bl	8000adc <__aeabi_dcmplt>
 800d5c4:	2800      	cmp	r0, #0
 800d5c6:	f040 80b5 	bne.w	800d734 <_dtoa_r+0x6c4>
 800d5ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d5cc:	429d      	cmp	r5, r3
 800d5ce:	d081      	beq.n	800d4d4 <_dtoa_r+0x464>
 800d5d0:	4b30      	ldr	r3, [pc, #192]	; (800d694 <_dtoa_r+0x624>)
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	4650      	mov	r0, sl
 800d5d6:	4659      	mov	r1, fp
 800d5d8:	f7f3 f80e 	bl	80005f8 <__aeabi_dmul>
 800d5dc:	4b2d      	ldr	r3, [pc, #180]	; (800d694 <_dtoa_r+0x624>)
 800d5de:	4682      	mov	sl, r0
 800d5e0:	468b      	mov	fp, r1
 800d5e2:	4640      	mov	r0, r8
 800d5e4:	4649      	mov	r1, r9
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	f7f3 f806 	bl	80005f8 <__aeabi_dmul>
 800d5ec:	4680      	mov	r8, r0
 800d5ee:	4689      	mov	r9, r1
 800d5f0:	e7c6      	b.n	800d580 <_dtoa_r+0x510>
 800d5f2:	4650      	mov	r0, sl
 800d5f4:	4659      	mov	r1, fp
 800d5f6:	f7f2 ffff 	bl	80005f8 <__aeabi_dmul>
 800d5fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d5fc:	9d01      	ldr	r5, [sp, #4]
 800d5fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800d600:	4682      	mov	sl, r0
 800d602:	468b      	mov	fp, r1
 800d604:	4649      	mov	r1, r9
 800d606:	4640      	mov	r0, r8
 800d608:	f7f3 faa6 	bl	8000b58 <__aeabi_d2iz>
 800d60c:	4606      	mov	r6, r0
 800d60e:	f7f2 ff89 	bl	8000524 <__aeabi_i2d>
 800d612:	3630      	adds	r6, #48	; 0x30
 800d614:	4602      	mov	r2, r0
 800d616:	460b      	mov	r3, r1
 800d618:	4640      	mov	r0, r8
 800d61a:	4649      	mov	r1, r9
 800d61c:	f7f2 fe34 	bl	8000288 <__aeabi_dsub>
 800d620:	f805 6b01 	strb.w	r6, [r5], #1
 800d624:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d626:	429d      	cmp	r5, r3
 800d628:	4680      	mov	r8, r0
 800d62a:	4689      	mov	r9, r1
 800d62c:	f04f 0200 	mov.w	r2, #0
 800d630:	d124      	bne.n	800d67c <_dtoa_r+0x60c>
 800d632:	4b1b      	ldr	r3, [pc, #108]	; (800d6a0 <_dtoa_r+0x630>)
 800d634:	4650      	mov	r0, sl
 800d636:	4659      	mov	r1, fp
 800d638:	f7f2 fe28 	bl	800028c <__adddf3>
 800d63c:	4602      	mov	r2, r0
 800d63e:	460b      	mov	r3, r1
 800d640:	4640      	mov	r0, r8
 800d642:	4649      	mov	r1, r9
 800d644:	f7f3 fa68 	bl	8000b18 <__aeabi_dcmpgt>
 800d648:	2800      	cmp	r0, #0
 800d64a:	d173      	bne.n	800d734 <_dtoa_r+0x6c4>
 800d64c:	4652      	mov	r2, sl
 800d64e:	465b      	mov	r3, fp
 800d650:	4913      	ldr	r1, [pc, #76]	; (800d6a0 <_dtoa_r+0x630>)
 800d652:	2000      	movs	r0, #0
 800d654:	f7f2 fe18 	bl	8000288 <__aeabi_dsub>
 800d658:	4602      	mov	r2, r0
 800d65a:	460b      	mov	r3, r1
 800d65c:	4640      	mov	r0, r8
 800d65e:	4649      	mov	r1, r9
 800d660:	f7f3 fa3c 	bl	8000adc <__aeabi_dcmplt>
 800d664:	2800      	cmp	r0, #0
 800d666:	f43f af35 	beq.w	800d4d4 <_dtoa_r+0x464>
 800d66a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d66c:	1e6b      	subs	r3, r5, #1
 800d66e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d670:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d674:	2b30      	cmp	r3, #48	; 0x30
 800d676:	d0f8      	beq.n	800d66a <_dtoa_r+0x5fa>
 800d678:	9700      	str	r7, [sp, #0]
 800d67a:	e049      	b.n	800d710 <_dtoa_r+0x6a0>
 800d67c:	4b05      	ldr	r3, [pc, #20]	; (800d694 <_dtoa_r+0x624>)
 800d67e:	f7f2 ffbb 	bl	80005f8 <__aeabi_dmul>
 800d682:	4680      	mov	r8, r0
 800d684:	4689      	mov	r9, r1
 800d686:	e7bd      	b.n	800d604 <_dtoa_r+0x594>
 800d688:	08012530 	.word	0x08012530
 800d68c:	08012508 	.word	0x08012508
 800d690:	3ff00000 	.word	0x3ff00000
 800d694:	40240000 	.word	0x40240000
 800d698:	401c0000 	.word	0x401c0000
 800d69c:	40140000 	.word	0x40140000
 800d6a0:	3fe00000 	.word	0x3fe00000
 800d6a4:	9d01      	ldr	r5, [sp, #4]
 800d6a6:	4656      	mov	r6, sl
 800d6a8:	465f      	mov	r7, fp
 800d6aa:	4642      	mov	r2, r8
 800d6ac:	464b      	mov	r3, r9
 800d6ae:	4630      	mov	r0, r6
 800d6b0:	4639      	mov	r1, r7
 800d6b2:	f7f3 f8cb 	bl	800084c <__aeabi_ddiv>
 800d6b6:	f7f3 fa4f 	bl	8000b58 <__aeabi_d2iz>
 800d6ba:	4682      	mov	sl, r0
 800d6bc:	f7f2 ff32 	bl	8000524 <__aeabi_i2d>
 800d6c0:	4642      	mov	r2, r8
 800d6c2:	464b      	mov	r3, r9
 800d6c4:	f7f2 ff98 	bl	80005f8 <__aeabi_dmul>
 800d6c8:	4602      	mov	r2, r0
 800d6ca:	460b      	mov	r3, r1
 800d6cc:	4630      	mov	r0, r6
 800d6ce:	4639      	mov	r1, r7
 800d6d0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d6d4:	f7f2 fdd8 	bl	8000288 <__aeabi_dsub>
 800d6d8:	f805 6b01 	strb.w	r6, [r5], #1
 800d6dc:	9e01      	ldr	r6, [sp, #4]
 800d6de:	9f03      	ldr	r7, [sp, #12]
 800d6e0:	1bae      	subs	r6, r5, r6
 800d6e2:	42b7      	cmp	r7, r6
 800d6e4:	4602      	mov	r2, r0
 800d6e6:	460b      	mov	r3, r1
 800d6e8:	d135      	bne.n	800d756 <_dtoa_r+0x6e6>
 800d6ea:	f7f2 fdcf 	bl	800028c <__adddf3>
 800d6ee:	4642      	mov	r2, r8
 800d6f0:	464b      	mov	r3, r9
 800d6f2:	4606      	mov	r6, r0
 800d6f4:	460f      	mov	r7, r1
 800d6f6:	f7f3 fa0f 	bl	8000b18 <__aeabi_dcmpgt>
 800d6fa:	b9d0      	cbnz	r0, 800d732 <_dtoa_r+0x6c2>
 800d6fc:	4642      	mov	r2, r8
 800d6fe:	464b      	mov	r3, r9
 800d700:	4630      	mov	r0, r6
 800d702:	4639      	mov	r1, r7
 800d704:	f7f3 f9e0 	bl	8000ac8 <__aeabi_dcmpeq>
 800d708:	b110      	cbz	r0, 800d710 <_dtoa_r+0x6a0>
 800d70a:	f01a 0f01 	tst.w	sl, #1
 800d70e:	d110      	bne.n	800d732 <_dtoa_r+0x6c2>
 800d710:	4620      	mov	r0, r4
 800d712:	ee18 1a10 	vmov	r1, s16
 800d716:	f001 f885 	bl	800e824 <_Bfree>
 800d71a:	2300      	movs	r3, #0
 800d71c:	9800      	ldr	r0, [sp, #0]
 800d71e:	702b      	strb	r3, [r5, #0]
 800d720:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d722:	3001      	adds	r0, #1
 800d724:	6018      	str	r0, [r3, #0]
 800d726:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d728:	2b00      	cmp	r3, #0
 800d72a:	f43f acf1 	beq.w	800d110 <_dtoa_r+0xa0>
 800d72e:	601d      	str	r5, [r3, #0]
 800d730:	e4ee      	b.n	800d110 <_dtoa_r+0xa0>
 800d732:	9f00      	ldr	r7, [sp, #0]
 800d734:	462b      	mov	r3, r5
 800d736:	461d      	mov	r5, r3
 800d738:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d73c:	2a39      	cmp	r2, #57	; 0x39
 800d73e:	d106      	bne.n	800d74e <_dtoa_r+0x6de>
 800d740:	9a01      	ldr	r2, [sp, #4]
 800d742:	429a      	cmp	r2, r3
 800d744:	d1f7      	bne.n	800d736 <_dtoa_r+0x6c6>
 800d746:	9901      	ldr	r1, [sp, #4]
 800d748:	2230      	movs	r2, #48	; 0x30
 800d74a:	3701      	adds	r7, #1
 800d74c:	700a      	strb	r2, [r1, #0]
 800d74e:	781a      	ldrb	r2, [r3, #0]
 800d750:	3201      	adds	r2, #1
 800d752:	701a      	strb	r2, [r3, #0]
 800d754:	e790      	b.n	800d678 <_dtoa_r+0x608>
 800d756:	4ba6      	ldr	r3, [pc, #664]	; (800d9f0 <_dtoa_r+0x980>)
 800d758:	2200      	movs	r2, #0
 800d75a:	f7f2 ff4d 	bl	80005f8 <__aeabi_dmul>
 800d75e:	2200      	movs	r2, #0
 800d760:	2300      	movs	r3, #0
 800d762:	4606      	mov	r6, r0
 800d764:	460f      	mov	r7, r1
 800d766:	f7f3 f9af 	bl	8000ac8 <__aeabi_dcmpeq>
 800d76a:	2800      	cmp	r0, #0
 800d76c:	d09d      	beq.n	800d6aa <_dtoa_r+0x63a>
 800d76e:	e7cf      	b.n	800d710 <_dtoa_r+0x6a0>
 800d770:	9a08      	ldr	r2, [sp, #32]
 800d772:	2a00      	cmp	r2, #0
 800d774:	f000 80d7 	beq.w	800d926 <_dtoa_r+0x8b6>
 800d778:	9a06      	ldr	r2, [sp, #24]
 800d77a:	2a01      	cmp	r2, #1
 800d77c:	f300 80ba 	bgt.w	800d8f4 <_dtoa_r+0x884>
 800d780:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d782:	2a00      	cmp	r2, #0
 800d784:	f000 80b2 	beq.w	800d8ec <_dtoa_r+0x87c>
 800d788:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d78c:	9e07      	ldr	r6, [sp, #28]
 800d78e:	9d04      	ldr	r5, [sp, #16]
 800d790:	9a04      	ldr	r2, [sp, #16]
 800d792:	441a      	add	r2, r3
 800d794:	9204      	str	r2, [sp, #16]
 800d796:	9a05      	ldr	r2, [sp, #20]
 800d798:	2101      	movs	r1, #1
 800d79a:	441a      	add	r2, r3
 800d79c:	4620      	mov	r0, r4
 800d79e:	9205      	str	r2, [sp, #20]
 800d7a0:	f001 f942 	bl	800ea28 <__i2b>
 800d7a4:	4607      	mov	r7, r0
 800d7a6:	2d00      	cmp	r5, #0
 800d7a8:	dd0c      	ble.n	800d7c4 <_dtoa_r+0x754>
 800d7aa:	9b05      	ldr	r3, [sp, #20]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	dd09      	ble.n	800d7c4 <_dtoa_r+0x754>
 800d7b0:	42ab      	cmp	r3, r5
 800d7b2:	9a04      	ldr	r2, [sp, #16]
 800d7b4:	bfa8      	it	ge
 800d7b6:	462b      	movge	r3, r5
 800d7b8:	1ad2      	subs	r2, r2, r3
 800d7ba:	9204      	str	r2, [sp, #16]
 800d7bc:	9a05      	ldr	r2, [sp, #20]
 800d7be:	1aed      	subs	r5, r5, r3
 800d7c0:	1ad3      	subs	r3, r2, r3
 800d7c2:	9305      	str	r3, [sp, #20]
 800d7c4:	9b07      	ldr	r3, [sp, #28]
 800d7c6:	b31b      	cbz	r3, 800d810 <_dtoa_r+0x7a0>
 800d7c8:	9b08      	ldr	r3, [sp, #32]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	f000 80af 	beq.w	800d92e <_dtoa_r+0x8be>
 800d7d0:	2e00      	cmp	r6, #0
 800d7d2:	dd13      	ble.n	800d7fc <_dtoa_r+0x78c>
 800d7d4:	4639      	mov	r1, r7
 800d7d6:	4632      	mov	r2, r6
 800d7d8:	4620      	mov	r0, r4
 800d7da:	f001 f9e5 	bl	800eba8 <__pow5mult>
 800d7de:	ee18 2a10 	vmov	r2, s16
 800d7e2:	4601      	mov	r1, r0
 800d7e4:	4607      	mov	r7, r0
 800d7e6:	4620      	mov	r0, r4
 800d7e8:	f001 f934 	bl	800ea54 <__multiply>
 800d7ec:	ee18 1a10 	vmov	r1, s16
 800d7f0:	4680      	mov	r8, r0
 800d7f2:	4620      	mov	r0, r4
 800d7f4:	f001 f816 	bl	800e824 <_Bfree>
 800d7f8:	ee08 8a10 	vmov	s16, r8
 800d7fc:	9b07      	ldr	r3, [sp, #28]
 800d7fe:	1b9a      	subs	r2, r3, r6
 800d800:	d006      	beq.n	800d810 <_dtoa_r+0x7a0>
 800d802:	ee18 1a10 	vmov	r1, s16
 800d806:	4620      	mov	r0, r4
 800d808:	f001 f9ce 	bl	800eba8 <__pow5mult>
 800d80c:	ee08 0a10 	vmov	s16, r0
 800d810:	2101      	movs	r1, #1
 800d812:	4620      	mov	r0, r4
 800d814:	f001 f908 	bl	800ea28 <__i2b>
 800d818:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	4606      	mov	r6, r0
 800d81e:	f340 8088 	ble.w	800d932 <_dtoa_r+0x8c2>
 800d822:	461a      	mov	r2, r3
 800d824:	4601      	mov	r1, r0
 800d826:	4620      	mov	r0, r4
 800d828:	f001 f9be 	bl	800eba8 <__pow5mult>
 800d82c:	9b06      	ldr	r3, [sp, #24]
 800d82e:	2b01      	cmp	r3, #1
 800d830:	4606      	mov	r6, r0
 800d832:	f340 8081 	ble.w	800d938 <_dtoa_r+0x8c8>
 800d836:	f04f 0800 	mov.w	r8, #0
 800d83a:	6933      	ldr	r3, [r6, #16]
 800d83c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d840:	6918      	ldr	r0, [r3, #16]
 800d842:	f001 f8a1 	bl	800e988 <__hi0bits>
 800d846:	f1c0 0020 	rsb	r0, r0, #32
 800d84a:	9b05      	ldr	r3, [sp, #20]
 800d84c:	4418      	add	r0, r3
 800d84e:	f010 001f 	ands.w	r0, r0, #31
 800d852:	f000 8092 	beq.w	800d97a <_dtoa_r+0x90a>
 800d856:	f1c0 0320 	rsb	r3, r0, #32
 800d85a:	2b04      	cmp	r3, #4
 800d85c:	f340 808a 	ble.w	800d974 <_dtoa_r+0x904>
 800d860:	f1c0 001c 	rsb	r0, r0, #28
 800d864:	9b04      	ldr	r3, [sp, #16]
 800d866:	4403      	add	r3, r0
 800d868:	9304      	str	r3, [sp, #16]
 800d86a:	9b05      	ldr	r3, [sp, #20]
 800d86c:	4403      	add	r3, r0
 800d86e:	4405      	add	r5, r0
 800d870:	9305      	str	r3, [sp, #20]
 800d872:	9b04      	ldr	r3, [sp, #16]
 800d874:	2b00      	cmp	r3, #0
 800d876:	dd07      	ble.n	800d888 <_dtoa_r+0x818>
 800d878:	ee18 1a10 	vmov	r1, s16
 800d87c:	461a      	mov	r2, r3
 800d87e:	4620      	mov	r0, r4
 800d880:	f001 f9ec 	bl	800ec5c <__lshift>
 800d884:	ee08 0a10 	vmov	s16, r0
 800d888:	9b05      	ldr	r3, [sp, #20]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	dd05      	ble.n	800d89a <_dtoa_r+0x82a>
 800d88e:	4631      	mov	r1, r6
 800d890:	461a      	mov	r2, r3
 800d892:	4620      	mov	r0, r4
 800d894:	f001 f9e2 	bl	800ec5c <__lshift>
 800d898:	4606      	mov	r6, r0
 800d89a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d06e      	beq.n	800d97e <_dtoa_r+0x90e>
 800d8a0:	ee18 0a10 	vmov	r0, s16
 800d8a4:	4631      	mov	r1, r6
 800d8a6:	f001 fa49 	bl	800ed3c <__mcmp>
 800d8aa:	2800      	cmp	r0, #0
 800d8ac:	da67      	bge.n	800d97e <_dtoa_r+0x90e>
 800d8ae:	9b00      	ldr	r3, [sp, #0]
 800d8b0:	3b01      	subs	r3, #1
 800d8b2:	ee18 1a10 	vmov	r1, s16
 800d8b6:	9300      	str	r3, [sp, #0]
 800d8b8:	220a      	movs	r2, #10
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	4620      	mov	r0, r4
 800d8be:	f000 ffd3 	bl	800e868 <__multadd>
 800d8c2:	9b08      	ldr	r3, [sp, #32]
 800d8c4:	ee08 0a10 	vmov	s16, r0
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	f000 81b1 	beq.w	800dc30 <_dtoa_r+0xbc0>
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	4639      	mov	r1, r7
 800d8d2:	220a      	movs	r2, #10
 800d8d4:	4620      	mov	r0, r4
 800d8d6:	f000 ffc7 	bl	800e868 <__multadd>
 800d8da:	9b02      	ldr	r3, [sp, #8]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	4607      	mov	r7, r0
 800d8e0:	f300 808e 	bgt.w	800da00 <_dtoa_r+0x990>
 800d8e4:	9b06      	ldr	r3, [sp, #24]
 800d8e6:	2b02      	cmp	r3, #2
 800d8e8:	dc51      	bgt.n	800d98e <_dtoa_r+0x91e>
 800d8ea:	e089      	b.n	800da00 <_dtoa_r+0x990>
 800d8ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d8ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d8f2:	e74b      	b.n	800d78c <_dtoa_r+0x71c>
 800d8f4:	9b03      	ldr	r3, [sp, #12]
 800d8f6:	1e5e      	subs	r6, r3, #1
 800d8f8:	9b07      	ldr	r3, [sp, #28]
 800d8fa:	42b3      	cmp	r3, r6
 800d8fc:	bfbf      	itttt	lt
 800d8fe:	9b07      	ldrlt	r3, [sp, #28]
 800d900:	9607      	strlt	r6, [sp, #28]
 800d902:	1af2      	sublt	r2, r6, r3
 800d904:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d906:	bfb6      	itet	lt
 800d908:	189b      	addlt	r3, r3, r2
 800d90a:	1b9e      	subge	r6, r3, r6
 800d90c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d90e:	9b03      	ldr	r3, [sp, #12]
 800d910:	bfb8      	it	lt
 800d912:	2600      	movlt	r6, #0
 800d914:	2b00      	cmp	r3, #0
 800d916:	bfb7      	itett	lt
 800d918:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d91c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d920:	1a9d      	sublt	r5, r3, r2
 800d922:	2300      	movlt	r3, #0
 800d924:	e734      	b.n	800d790 <_dtoa_r+0x720>
 800d926:	9e07      	ldr	r6, [sp, #28]
 800d928:	9d04      	ldr	r5, [sp, #16]
 800d92a:	9f08      	ldr	r7, [sp, #32]
 800d92c:	e73b      	b.n	800d7a6 <_dtoa_r+0x736>
 800d92e:	9a07      	ldr	r2, [sp, #28]
 800d930:	e767      	b.n	800d802 <_dtoa_r+0x792>
 800d932:	9b06      	ldr	r3, [sp, #24]
 800d934:	2b01      	cmp	r3, #1
 800d936:	dc18      	bgt.n	800d96a <_dtoa_r+0x8fa>
 800d938:	f1ba 0f00 	cmp.w	sl, #0
 800d93c:	d115      	bne.n	800d96a <_dtoa_r+0x8fa>
 800d93e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d942:	b993      	cbnz	r3, 800d96a <_dtoa_r+0x8fa>
 800d944:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d948:	0d1b      	lsrs	r3, r3, #20
 800d94a:	051b      	lsls	r3, r3, #20
 800d94c:	b183      	cbz	r3, 800d970 <_dtoa_r+0x900>
 800d94e:	9b04      	ldr	r3, [sp, #16]
 800d950:	3301      	adds	r3, #1
 800d952:	9304      	str	r3, [sp, #16]
 800d954:	9b05      	ldr	r3, [sp, #20]
 800d956:	3301      	adds	r3, #1
 800d958:	9305      	str	r3, [sp, #20]
 800d95a:	f04f 0801 	mov.w	r8, #1
 800d95e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d960:	2b00      	cmp	r3, #0
 800d962:	f47f af6a 	bne.w	800d83a <_dtoa_r+0x7ca>
 800d966:	2001      	movs	r0, #1
 800d968:	e76f      	b.n	800d84a <_dtoa_r+0x7da>
 800d96a:	f04f 0800 	mov.w	r8, #0
 800d96e:	e7f6      	b.n	800d95e <_dtoa_r+0x8ee>
 800d970:	4698      	mov	r8, r3
 800d972:	e7f4      	b.n	800d95e <_dtoa_r+0x8ee>
 800d974:	f43f af7d 	beq.w	800d872 <_dtoa_r+0x802>
 800d978:	4618      	mov	r0, r3
 800d97a:	301c      	adds	r0, #28
 800d97c:	e772      	b.n	800d864 <_dtoa_r+0x7f4>
 800d97e:	9b03      	ldr	r3, [sp, #12]
 800d980:	2b00      	cmp	r3, #0
 800d982:	dc37      	bgt.n	800d9f4 <_dtoa_r+0x984>
 800d984:	9b06      	ldr	r3, [sp, #24]
 800d986:	2b02      	cmp	r3, #2
 800d988:	dd34      	ble.n	800d9f4 <_dtoa_r+0x984>
 800d98a:	9b03      	ldr	r3, [sp, #12]
 800d98c:	9302      	str	r3, [sp, #8]
 800d98e:	9b02      	ldr	r3, [sp, #8]
 800d990:	b96b      	cbnz	r3, 800d9ae <_dtoa_r+0x93e>
 800d992:	4631      	mov	r1, r6
 800d994:	2205      	movs	r2, #5
 800d996:	4620      	mov	r0, r4
 800d998:	f000 ff66 	bl	800e868 <__multadd>
 800d99c:	4601      	mov	r1, r0
 800d99e:	4606      	mov	r6, r0
 800d9a0:	ee18 0a10 	vmov	r0, s16
 800d9a4:	f001 f9ca 	bl	800ed3c <__mcmp>
 800d9a8:	2800      	cmp	r0, #0
 800d9aa:	f73f adbb 	bgt.w	800d524 <_dtoa_r+0x4b4>
 800d9ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9b0:	9d01      	ldr	r5, [sp, #4]
 800d9b2:	43db      	mvns	r3, r3
 800d9b4:	9300      	str	r3, [sp, #0]
 800d9b6:	f04f 0800 	mov.w	r8, #0
 800d9ba:	4631      	mov	r1, r6
 800d9bc:	4620      	mov	r0, r4
 800d9be:	f000 ff31 	bl	800e824 <_Bfree>
 800d9c2:	2f00      	cmp	r7, #0
 800d9c4:	f43f aea4 	beq.w	800d710 <_dtoa_r+0x6a0>
 800d9c8:	f1b8 0f00 	cmp.w	r8, #0
 800d9cc:	d005      	beq.n	800d9da <_dtoa_r+0x96a>
 800d9ce:	45b8      	cmp	r8, r7
 800d9d0:	d003      	beq.n	800d9da <_dtoa_r+0x96a>
 800d9d2:	4641      	mov	r1, r8
 800d9d4:	4620      	mov	r0, r4
 800d9d6:	f000 ff25 	bl	800e824 <_Bfree>
 800d9da:	4639      	mov	r1, r7
 800d9dc:	4620      	mov	r0, r4
 800d9de:	f000 ff21 	bl	800e824 <_Bfree>
 800d9e2:	e695      	b.n	800d710 <_dtoa_r+0x6a0>
 800d9e4:	2600      	movs	r6, #0
 800d9e6:	4637      	mov	r7, r6
 800d9e8:	e7e1      	b.n	800d9ae <_dtoa_r+0x93e>
 800d9ea:	9700      	str	r7, [sp, #0]
 800d9ec:	4637      	mov	r7, r6
 800d9ee:	e599      	b.n	800d524 <_dtoa_r+0x4b4>
 800d9f0:	40240000 	.word	0x40240000
 800d9f4:	9b08      	ldr	r3, [sp, #32]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	f000 80ca 	beq.w	800db90 <_dtoa_r+0xb20>
 800d9fc:	9b03      	ldr	r3, [sp, #12]
 800d9fe:	9302      	str	r3, [sp, #8]
 800da00:	2d00      	cmp	r5, #0
 800da02:	dd05      	ble.n	800da10 <_dtoa_r+0x9a0>
 800da04:	4639      	mov	r1, r7
 800da06:	462a      	mov	r2, r5
 800da08:	4620      	mov	r0, r4
 800da0a:	f001 f927 	bl	800ec5c <__lshift>
 800da0e:	4607      	mov	r7, r0
 800da10:	f1b8 0f00 	cmp.w	r8, #0
 800da14:	d05b      	beq.n	800dace <_dtoa_r+0xa5e>
 800da16:	6879      	ldr	r1, [r7, #4]
 800da18:	4620      	mov	r0, r4
 800da1a:	f000 fec3 	bl	800e7a4 <_Balloc>
 800da1e:	4605      	mov	r5, r0
 800da20:	b928      	cbnz	r0, 800da2e <_dtoa_r+0x9be>
 800da22:	4b87      	ldr	r3, [pc, #540]	; (800dc40 <_dtoa_r+0xbd0>)
 800da24:	4602      	mov	r2, r0
 800da26:	f240 21ea 	movw	r1, #746	; 0x2ea
 800da2a:	f7ff bb3b 	b.w	800d0a4 <_dtoa_r+0x34>
 800da2e:	693a      	ldr	r2, [r7, #16]
 800da30:	3202      	adds	r2, #2
 800da32:	0092      	lsls	r2, r2, #2
 800da34:	f107 010c 	add.w	r1, r7, #12
 800da38:	300c      	adds	r0, #12
 800da3a:	f7fd fba1 	bl	800b180 <memcpy>
 800da3e:	2201      	movs	r2, #1
 800da40:	4629      	mov	r1, r5
 800da42:	4620      	mov	r0, r4
 800da44:	f001 f90a 	bl	800ec5c <__lshift>
 800da48:	9b01      	ldr	r3, [sp, #4]
 800da4a:	f103 0901 	add.w	r9, r3, #1
 800da4e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800da52:	4413      	add	r3, r2
 800da54:	9305      	str	r3, [sp, #20]
 800da56:	f00a 0301 	and.w	r3, sl, #1
 800da5a:	46b8      	mov	r8, r7
 800da5c:	9304      	str	r3, [sp, #16]
 800da5e:	4607      	mov	r7, r0
 800da60:	4631      	mov	r1, r6
 800da62:	ee18 0a10 	vmov	r0, s16
 800da66:	f7ff fa75 	bl	800cf54 <quorem>
 800da6a:	4641      	mov	r1, r8
 800da6c:	9002      	str	r0, [sp, #8]
 800da6e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800da72:	ee18 0a10 	vmov	r0, s16
 800da76:	f001 f961 	bl	800ed3c <__mcmp>
 800da7a:	463a      	mov	r2, r7
 800da7c:	9003      	str	r0, [sp, #12]
 800da7e:	4631      	mov	r1, r6
 800da80:	4620      	mov	r0, r4
 800da82:	f001 f977 	bl	800ed74 <__mdiff>
 800da86:	68c2      	ldr	r2, [r0, #12]
 800da88:	f109 3bff 	add.w	fp, r9, #4294967295
 800da8c:	4605      	mov	r5, r0
 800da8e:	bb02      	cbnz	r2, 800dad2 <_dtoa_r+0xa62>
 800da90:	4601      	mov	r1, r0
 800da92:	ee18 0a10 	vmov	r0, s16
 800da96:	f001 f951 	bl	800ed3c <__mcmp>
 800da9a:	4602      	mov	r2, r0
 800da9c:	4629      	mov	r1, r5
 800da9e:	4620      	mov	r0, r4
 800daa0:	9207      	str	r2, [sp, #28]
 800daa2:	f000 febf 	bl	800e824 <_Bfree>
 800daa6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800daaa:	ea43 0102 	orr.w	r1, r3, r2
 800daae:	9b04      	ldr	r3, [sp, #16]
 800dab0:	430b      	orrs	r3, r1
 800dab2:	464d      	mov	r5, r9
 800dab4:	d10f      	bne.n	800dad6 <_dtoa_r+0xa66>
 800dab6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800daba:	d02a      	beq.n	800db12 <_dtoa_r+0xaa2>
 800dabc:	9b03      	ldr	r3, [sp, #12]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	dd02      	ble.n	800dac8 <_dtoa_r+0xa58>
 800dac2:	9b02      	ldr	r3, [sp, #8]
 800dac4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800dac8:	f88b a000 	strb.w	sl, [fp]
 800dacc:	e775      	b.n	800d9ba <_dtoa_r+0x94a>
 800dace:	4638      	mov	r0, r7
 800dad0:	e7ba      	b.n	800da48 <_dtoa_r+0x9d8>
 800dad2:	2201      	movs	r2, #1
 800dad4:	e7e2      	b.n	800da9c <_dtoa_r+0xa2c>
 800dad6:	9b03      	ldr	r3, [sp, #12]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	db04      	blt.n	800dae6 <_dtoa_r+0xa76>
 800dadc:	9906      	ldr	r1, [sp, #24]
 800dade:	430b      	orrs	r3, r1
 800dae0:	9904      	ldr	r1, [sp, #16]
 800dae2:	430b      	orrs	r3, r1
 800dae4:	d122      	bne.n	800db2c <_dtoa_r+0xabc>
 800dae6:	2a00      	cmp	r2, #0
 800dae8:	ddee      	ble.n	800dac8 <_dtoa_r+0xa58>
 800daea:	ee18 1a10 	vmov	r1, s16
 800daee:	2201      	movs	r2, #1
 800daf0:	4620      	mov	r0, r4
 800daf2:	f001 f8b3 	bl	800ec5c <__lshift>
 800daf6:	4631      	mov	r1, r6
 800daf8:	ee08 0a10 	vmov	s16, r0
 800dafc:	f001 f91e 	bl	800ed3c <__mcmp>
 800db00:	2800      	cmp	r0, #0
 800db02:	dc03      	bgt.n	800db0c <_dtoa_r+0xa9c>
 800db04:	d1e0      	bne.n	800dac8 <_dtoa_r+0xa58>
 800db06:	f01a 0f01 	tst.w	sl, #1
 800db0a:	d0dd      	beq.n	800dac8 <_dtoa_r+0xa58>
 800db0c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800db10:	d1d7      	bne.n	800dac2 <_dtoa_r+0xa52>
 800db12:	2339      	movs	r3, #57	; 0x39
 800db14:	f88b 3000 	strb.w	r3, [fp]
 800db18:	462b      	mov	r3, r5
 800db1a:	461d      	mov	r5, r3
 800db1c:	3b01      	subs	r3, #1
 800db1e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800db22:	2a39      	cmp	r2, #57	; 0x39
 800db24:	d071      	beq.n	800dc0a <_dtoa_r+0xb9a>
 800db26:	3201      	adds	r2, #1
 800db28:	701a      	strb	r2, [r3, #0]
 800db2a:	e746      	b.n	800d9ba <_dtoa_r+0x94a>
 800db2c:	2a00      	cmp	r2, #0
 800db2e:	dd07      	ble.n	800db40 <_dtoa_r+0xad0>
 800db30:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800db34:	d0ed      	beq.n	800db12 <_dtoa_r+0xaa2>
 800db36:	f10a 0301 	add.w	r3, sl, #1
 800db3a:	f88b 3000 	strb.w	r3, [fp]
 800db3e:	e73c      	b.n	800d9ba <_dtoa_r+0x94a>
 800db40:	9b05      	ldr	r3, [sp, #20]
 800db42:	f809 ac01 	strb.w	sl, [r9, #-1]
 800db46:	4599      	cmp	r9, r3
 800db48:	d047      	beq.n	800dbda <_dtoa_r+0xb6a>
 800db4a:	ee18 1a10 	vmov	r1, s16
 800db4e:	2300      	movs	r3, #0
 800db50:	220a      	movs	r2, #10
 800db52:	4620      	mov	r0, r4
 800db54:	f000 fe88 	bl	800e868 <__multadd>
 800db58:	45b8      	cmp	r8, r7
 800db5a:	ee08 0a10 	vmov	s16, r0
 800db5e:	f04f 0300 	mov.w	r3, #0
 800db62:	f04f 020a 	mov.w	r2, #10
 800db66:	4641      	mov	r1, r8
 800db68:	4620      	mov	r0, r4
 800db6a:	d106      	bne.n	800db7a <_dtoa_r+0xb0a>
 800db6c:	f000 fe7c 	bl	800e868 <__multadd>
 800db70:	4680      	mov	r8, r0
 800db72:	4607      	mov	r7, r0
 800db74:	f109 0901 	add.w	r9, r9, #1
 800db78:	e772      	b.n	800da60 <_dtoa_r+0x9f0>
 800db7a:	f000 fe75 	bl	800e868 <__multadd>
 800db7e:	4639      	mov	r1, r7
 800db80:	4680      	mov	r8, r0
 800db82:	2300      	movs	r3, #0
 800db84:	220a      	movs	r2, #10
 800db86:	4620      	mov	r0, r4
 800db88:	f000 fe6e 	bl	800e868 <__multadd>
 800db8c:	4607      	mov	r7, r0
 800db8e:	e7f1      	b.n	800db74 <_dtoa_r+0xb04>
 800db90:	9b03      	ldr	r3, [sp, #12]
 800db92:	9302      	str	r3, [sp, #8]
 800db94:	9d01      	ldr	r5, [sp, #4]
 800db96:	ee18 0a10 	vmov	r0, s16
 800db9a:	4631      	mov	r1, r6
 800db9c:	f7ff f9da 	bl	800cf54 <quorem>
 800dba0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800dba4:	9b01      	ldr	r3, [sp, #4]
 800dba6:	f805 ab01 	strb.w	sl, [r5], #1
 800dbaa:	1aea      	subs	r2, r5, r3
 800dbac:	9b02      	ldr	r3, [sp, #8]
 800dbae:	4293      	cmp	r3, r2
 800dbb0:	dd09      	ble.n	800dbc6 <_dtoa_r+0xb56>
 800dbb2:	ee18 1a10 	vmov	r1, s16
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	220a      	movs	r2, #10
 800dbba:	4620      	mov	r0, r4
 800dbbc:	f000 fe54 	bl	800e868 <__multadd>
 800dbc0:	ee08 0a10 	vmov	s16, r0
 800dbc4:	e7e7      	b.n	800db96 <_dtoa_r+0xb26>
 800dbc6:	9b02      	ldr	r3, [sp, #8]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	bfc8      	it	gt
 800dbcc:	461d      	movgt	r5, r3
 800dbce:	9b01      	ldr	r3, [sp, #4]
 800dbd0:	bfd8      	it	le
 800dbd2:	2501      	movle	r5, #1
 800dbd4:	441d      	add	r5, r3
 800dbd6:	f04f 0800 	mov.w	r8, #0
 800dbda:	ee18 1a10 	vmov	r1, s16
 800dbde:	2201      	movs	r2, #1
 800dbe0:	4620      	mov	r0, r4
 800dbe2:	f001 f83b 	bl	800ec5c <__lshift>
 800dbe6:	4631      	mov	r1, r6
 800dbe8:	ee08 0a10 	vmov	s16, r0
 800dbec:	f001 f8a6 	bl	800ed3c <__mcmp>
 800dbf0:	2800      	cmp	r0, #0
 800dbf2:	dc91      	bgt.n	800db18 <_dtoa_r+0xaa8>
 800dbf4:	d102      	bne.n	800dbfc <_dtoa_r+0xb8c>
 800dbf6:	f01a 0f01 	tst.w	sl, #1
 800dbfa:	d18d      	bne.n	800db18 <_dtoa_r+0xaa8>
 800dbfc:	462b      	mov	r3, r5
 800dbfe:	461d      	mov	r5, r3
 800dc00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc04:	2a30      	cmp	r2, #48	; 0x30
 800dc06:	d0fa      	beq.n	800dbfe <_dtoa_r+0xb8e>
 800dc08:	e6d7      	b.n	800d9ba <_dtoa_r+0x94a>
 800dc0a:	9a01      	ldr	r2, [sp, #4]
 800dc0c:	429a      	cmp	r2, r3
 800dc0e:	d184      	bne.n	800db1a <_dtoa_r+0xaaa>
 800dc10:	9b00      	ldr	r3, [sp, #0]
 800dc12:	3301      	adds	r3, #1
 800dc14:	9300      	str	r3, [sp, #0]
 800dc16:	2331      	movs	r3, #49	; 0x31
 800dc18:	7013      	strb	r3, [r2, #0]
 800dc1a:	e6ce      	b.n	800d9ba <_dtoa_r+0x94a>
 800dc1c:	4b09      	ldr	r3, [pc, #36]	; (800dc44 <_dtoa_r+0xbd4>)
 800dc1e:	f7ff ba95 	b.w	800d14c <_dtoa_r+0xdc>
 800dc22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	f47f aa6e 	bne.w	800d106 <_dtoa_r+0x96>
 800dc2a:	4b07      	ldr	r3, [pc, #28]	; (800dc48 <_dtoa_r+0xbd8>)
 800dc2c:	f7ff ba8e 	b.w	800d14c <_dtoa_r+0xdc>
 800dc30:	9b02      	ldr	r3, [sp, #8]
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	dcae      	bgt.n	800db94 <_dtoa_r+0xb24>
 800dc36:	9b06      	ldr	r3, [sp, #24]
 800dc38:	2b02      	cmp	r3, #2
 800dc3a:	f73f aea8 	bgt.w	800d98e <_dtoa_r+0x91e>
 800dc3e:	e7a9      	b.n	800db94 <_dtoa_r+0xb24>
 800dc40:	080123b8 	.word	0x080123b8
 800dc44:	080121b8 	.word	0x080121b8
 800dc48:	08012339 	.word	0x08012339

0800dc4c <__sflush_r>:
 800dc4c:	898a      	ldrh	r2, [r1, #12]
 800dc4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc52:	4605      	mov	r5, r0
 800dc54:	0710      	lsls	r0, r2, #28
 800dc56:	460c      	mov	r4, r1
 800dc58:	d458      	bmi.n	800dd0c <__sflush_r+0xc0>
 800dc5a:	684b      	ldr	r3, [r1, #4]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	dc05      	bgt.n	800dc6c <__sflush_r+0x20>
 800dc60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	dc02      	bgt.n	800dc6c <__sflush_r+0x20>
 800dc66:	2000      	movs	r0, #0
 800dc68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dc6e:	2e00      	cmp	r6, #0
 800dc70:	d0f9      	beq.n	800dc66 <__sflush_r+0x1a>
 800dc72:	2300      	movs	r3, #0
 800dc74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dc78:	682f      	ldr	r7, [r5, #0]
 800dc7a:	602b      	str	r3, [r5, #0]
 800dc7c:	d032      	beq.n	800dce4 <__sflush_r+0x98>
 800dc7e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dc80:	89a3      	ldrh	r3, [r4, #12]
 800dc82:	075a      	lsls	r2, r3, #29
 800dc84:	d505      	bpl.n	800dc92 <__sflush_r+0x46>
 800dc86:	6863      	ldr	r3, [r4, #4]
 800dc88:	1ac0      	subs	r0, r0, r3
 800dc8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dc8c:	b10b      	cbz	r3, 800dc92 <__sflush_r+0x46>
 800dc8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dc90:	1ac0      	subs	r0, r0, r3
 800dc92:	2300      	movs	r3, #0
 800dc94:	4602      	mov	r2, r0
 800dc96:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dc98:	6a21      	ldr	r1, [r4, #32]
 800dc9a:	4628      	mov	r0, r5
 800dc9c:	47b0      	blx	r6
 800dc9e:	1c43      	adds	r3, r0, #1
 800dca0:	89a3      	ldrh	r3, [r4, #12]
 800dca2:	d106      	bne.n	800dcb2 <__sflush_r+0x66>
 800dca4:	6829      	ldr	r1, [r5, #0]
 800dca6:	291d      	cmp	r1, #29
 800dca8:	d82c      	bhi.n	800dd04 <__sflush_r+0xb8>
 800dcaa:	4a2a      	ldr	r2, [pc, #168]	; (800dd54 <__sflush_r+0x108>)
 800dcac:	40ca      	lsrs	r2, r1
 800dcae:	07d6      	lsls	r6, r2, #31
 800dcb0:	d528      	bpl.n	800dd04 <__sflush_r+0xb8>
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	6062      	str	r2, [r4, #4]
 800dcb6:	04d9      	lsls	r1, r3, #19
 800dcb8:	6922      	ldr	r2, [r4, #16]
 800dcba:	6022      	str	r2, [r4, #0]
 800dcbc:	d504      	bpl.n	800dcc8 <__sflush_r+0x7c>
 800dcbe:	1c42      	adds	r2, r0, #1
 800dcc0:	d101      	bne.n	800dcc6 <__sflush_r+0x7a>
 800dcc2:	682b      	ldr	r3, [r5, #0]
 800dcc4:	b903      	cbnz	r3, 800dcc8 <__sflush_r+0x7c>
 800dcc6:	6560      	str	r0, [r4, #84]	; 0x54
 800dcc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dcca:	602f      	str	r7, [r5, #0]
 800dccc:	2900      	cmp	r1, #0
 800dcce:	d0ca      	beq.n	800dc66 <__sflush_r+0x1a>
 800dcd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dcd4:	4299      	cmp	r1, r3
 800dcd6:	d002      	beq.n	800dcde <__sflush_r+0x92>
 800dcd8:	4628      	mov	r0, r5
 800dcda:	f001 fa3b 	bl	800f154 <_free_r>
 800dcde:	2000      	movs	r0, #0
 800dce0:	6360      	str	r0, [r4, #52]	; 0x34
 800dce2:	e7c1      	b.n	800dc68 <__sflush_r+0x1c>
 800dce4:	6a21      	ldr	r1, [r4, #32]
 800dce6:	2301      	movs	r3, #1
 800dce8:	4628      	mov	r0, r5
 800dcea:	47b0      	blx	r6
 800dcec:	1c41      	adds	r1, r0, #1
 800dcee:	d1c7      	bne.n	800dc80 <__sflush_r+0x34>
 800dcf0:	682b      	ldr	r3, [r5, #0]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d0c4      	beq.n	800dc80 <__sflush_r+0x34>
 800dcf6:	2b1d      	cmp	r3, #29
 800dcf8:	d001      	beq.n	800dcfe <__sflush_r+0xb2>
 800dcfa:	2b16      	cmp	r3, #22
 800dcfc:	d101      	bne.n	800dd02 <__sflush_r+0xb6>
 800dcfe:	602f      	str	r7, [r5, #0]
 800dd00:	e7b1      	b.n	800dc66 <__sflush_r+0x1a>
 800dd02:	89a3      	ldrh	r3, [r4, #12]
 800dd04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd08:	81a3      	strh	r3, [r4, #12]
 800dd0a:	e7ad      	b.n	800dc68 <__sflush_r+0x1c>
 800dd0c:	690f      	ldr	r7, [r1, #16]
 800dd0e:	2f00      	cmp	r7, #0
 800dd10:	d0a9      	beq.n	800dc66 <__sflush_r+0x1a>
 800dd12:	0793      	lsls	r3, r2, #30
 800dd14:	680e      	ldr	r6, [r1, #0]
 800dd16:	bf08      	it	eq
 800dd18:	694b      	ldreq	r3, [r1, #20]
 800dd1a:	600f      	str	r7, [r1, #0]
 800dd1c:	bf18      	it	ne
 800dd1e:	2300      	movne	r3, #0
 800dd20:	eba6 0807 	sub.w	r8, r6, r7
 800dd24:	608b      	str	r3, [r1, #8]
 800dd26:	f1b8 0f00 	cmp.w	r8, #0
 800dd2a:	dd9c      	ble.n	800dc66 <__sflush_r+0x1a>
 800dd2c:	6a21      	ldr	r1, [r4, #32]
 800dd2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dd30:	4643      	mov	r3, r8
 800dd32:	463a      	mov	r2, r7
 800dd34:	4628      	mov	r0, r5
 800dd36:	47b0      	blx	r6
 800dd38:	2800      	cmp	r0, #0
 800dd3a:	dc06      	bgt.n	800dd4a <__sflush_r+0xfe>
 800dd3c:	89a3      	ldrh	r3, [r4, #12]
 800dd3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd42:	81a3      	strh	r3, [r4, #12]
 800dd44:	f04f 30ff 	mov.w	r0, #4294967295
 800dd48:	e78e      	b.n	800dc68 <__sflush_r+0x1c>
 800dd4a:	4407      	add	r7, r0
 800dd4c:	eba8 0800 	sub.w	r8, r8, r0
 800dd50:	e7e9      	b.n	800dd26 <__sflush_r+0xda>
 800dd52:	bf00      	nop
 800dd54:	20400001 	.word	0x20400001

0800dd58 <_fflush_r>:
 800dd58:	b538      	push	{r3, r4, r5, lr}
 800dd5a:	690b      	ldr	r3, [r1, #16]
 800dd5c:	4605      	mov	r5, r0
 800dd5e:	460c      	mov	r4, r1
 800dd60:	b913      	cbnz	r3, 800dd68 <_fflush_r+0x10>
 800dd62:	2500      	movs	r5, #0
 800dd64:	4628      	mov	r0, r5
 800dd66:	bd38      	pop	{r3, r4, r5, pc}
 800dd68:	b118      	cbz	r0, 800dd72 <_fflush_r+0x1a>
 800dd6a:	6983      	ldr	r3, [r0, #24]
 800dd6c:	b90b      	cbnz	r3, 800dd72 <_fflush_r+0x1a>
 800dd6e:	f000 f887 	bl	800de80 <__sinit>
 800dd72:	4b14      	ldr	r3, [pc, #80]	; (800ddc4 <_fflush_r+0x6c>)
 800dd74:	429c      	cmp	r4, r3
 800dd76:	d11b      	bne.n	800ddb0 <_fflush_r+0x58>
 800dd78:	686c      	ldr	r4, [r5, #4]
 800dd7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d0ef      	beq.n	800dd62 <_fflush_r+0xa>
 800dd82:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dd84:	07d0      	lsls	r0, r2, #31
 800dd86:	d404      	bmi.n	800dd92 <_fflush_r+0x3a>
 800dd88:	0599      	lsls	r1, r3, #22
 800dd8a:	d402      	bmi.n	800dd92 <_fflush_r+0x3a>
 800dd8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd8e:	f000 fc88 	bl	800e6a2 <__retarget_lock_acquire_recursive>
 800dd92:	4628      	mov	r0, r5
 800dd94:	4621      	mov	r1, r4
 800dd96:	f7ff ff59 	bl	800dc4c <__sflush_r>
 800dd9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dd9c:	07da      	lsls	r2, r3, #31
 800dd9e:	4605      	mov	r5, r0
 800dda0:	d4e0      	bmi.n	800dd64 <_fflush_r+0xc>
 800dda2:	89a3      	ldrh	r3, [r4, #12]
 800dda4:	059b      	lsls	r3, r3, #22
 800dda6:	d4dd      	bmi.n	800dd64 <_fflush_r+0xc>
 800dda8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ddaa:	f000 fc7b 	bl	800e6a4 <__retarget_lock_release_recursive>
 800ddae:	e7d9      	b.n	800dd64 <_fflush_r+0xc>
 800ddb0:	4b05      	ldr	r3, [pc, #20]	; (800ddc8 <_fflush_r+0x70>)
 800ddb2:	429c      	cmp	r4, r3
 800ddb4:	d101      	bne.n	800ddba <_fflush_r+0x62>
 800ddb6:	68ac      	ldr	r4, [r5, #8]
 800ddb8:	e7df      	b.n	800dd7a <_fflush_r+0x22>
 800ddba:	4b04      	ldr	r3, [pc, #16]	; (800ddcc <_fflush_r+0x74>)
 800ddbc:	429c      	cmp	r4, r3
 800ddbe:	bf08      	it	eq
 800ddc0:	68ec      	ldreq	r4, [r5, #12]
 800ddc2:	e7da      	b.n	800dd7a <_fflush_r+0x22>
 800ddc4:	080123ec 	.word	0x080123ec
 800ddc8:	0801240c 	.word	0x0801240c
 800ddcc:	080123cc 	.word	0x080123cc

0800ddd0 <std>:
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	b510      	push	{r4, lr}
 800ddd4:	4604      	mov	r4, r0
 800ddd6:	e9c0 3300 	strd	r3, r3, [r0]
 800ddda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ddde:	6083      	str	r3, [r0, #8]
 800dde0:	8181      	strh	r1, [r0, #12]
 800dde2:	6643      	str	r3, [r0, #100]	; 0x64
 800dde4:	81c2      	strh	r2, [r0, #14]
 800dde6:	6183      	str	r3, [r0, #24]
 800dde8:	4619      	mov	r1, r3
 800ddea:	2208      	movs	r2, #8
 800ddec:	305c      	adds	r0, #92	; 0x5c
 800ddee:	f7fd f9d5 	bl	800b19c <memset>
 800ddf2:	4b05      	ldr	r3, [pc, #20]	; (800de08 <std+0x38>)
 800ddf4:	6263      	str	r3, [r4, #36]	; 0x24
 800ddf6:	4b05      	ldr	r3, [pc, #20]	; (800de0c <std+0x3c>)
 800ddf8:	62a3      	str	r3, [r4, #40]	; 0x28
 800ddfa:	4b05      	ldr	r3, [pc, #20]	; (800de10 <std+0x40>)
 800ddfc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ddfe:	4b05      	ldr	r3, [pc, #20]	; (800de14 <std+0x44>)
 800de00:	6224      	str	r4, [r4, #32]
 800de02:	6323      	str	r3, [r4, #48]	; 0x30
 800de04:	bd10      	pop	{r4, pc}
 800de06:	bf00      	nop
 800de08:	0800f8b1 	.word	0x0800f8b1
 800de0c:	0800f8d3 	.word	0x0800f8d3
 800de10:	0800f90b 	.word	0x0800f90b
 800de14:	0800f92f 	.word	0x0800f92f

0800de18 <_cleanup_r>:
 800de18:	4901      	ldr	r1, [pc, #4]	; (800de20 <_cleanup_r+0x8>)
 800de1a:	f000 b8af 	b.w	800df7c <_fwalk_reent>
 800de1e:	bf00      	nop
 800de20:	0800dd59 	.word	0x0800dd59

0800de24 <__sfmoreglue>:
 800de24:	b570      	push	{r4, r5, r6, lr}
 800de26:	2268      	movs	r2, #104	; 0x68
 800de28:	1e4d      	subs	r5, r1, #1
 800de2a:	4355      	muls	r5, r2
 800de2c:	460e      	mov	r6, r1
 800de2e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800de32:	f001 f9fb 	bl	800f22c <_malloc_r>
 800de36:	4604      	mov	r4, r0
 800de38:	b140      	cbz	r0, 800de4c <__sfmoreglue+0x28>
 800de3a:	2100      	movs	r1, #0
 800de3c:	e9c0 1600 	strd	r1, r6, [r0]
 800de40:	300c      	adds	r0, #12
 800de42:	60a0      	str	r0, [r4, #8]
 800de44:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800de48:	f7fd f9a8 	bl	800b19c <memset>
 800de4c:	4620      	mov	r0, r4
 800de4e:	bd70      	pop	{r4, r5, r6, pc}

0800de50 <__sfp_lock_acquire>:
 800de50:	4801      	ldr	r0, [pc, #4]	; (800de58 <__sfp_lock_acquire+0x8>)
 800de52:	f000 bc26 	b.w	800e6a2 <__retarget_lock_acquire_recursive>
 800de56:	bf00      	nop
 800de58:	20005f29 	.word	0x20005f29

0800de5c <__sfp_lock_release>:
 800de5c:	4801      	ldr	r0, [pc, #4]	; (800de64 <__sfp_lock_release+0x8>)
 800de5e:	f000 bc21 	b.w	800e6a4 <__retarget_lock_release_recursive>
 800de62:	bf00      	nop
 800de64:	20005f29 	.word	0x20005f29

0800de68 <__sinit_lock_acquire>:
 800de68:	4801      	ldr	r0, [pc, #4]	; (800de70 <__sinit_lock_acquire+0x8>)
 800de6a:	f000 bc1a 	b.w	800e6a2 <__retarget_lock_acquire_recursive>
 800de6e:	bf00      	nop
 800de70:	20005f2a 	.word	0x20005f2a

0800de74 <__sinit_lock_release>:
 800de74:	4801      	ldr	r0, [pc, #4]	; (800de7c <__sinit_lock_release+0x8>)
 800de76:	f000 bc15 	b.w	800e6a4 <__retarget_lock_release_recursive>
 800de7a:	bf00      	nop
 800de7c:	20005f2a 	.word	0x20005f2a

0800de80 <__sinit>:
 800de80:	b510      	push	{r4, lr}
 800de82:	4604      	mov	r4, r0
 800de84:	f7ff fff0 	bl	800de68 <__sinit_lock_acquire>
 800de88:	69a3      	ldr	r3, [r4, #24]
 800de8a:	b11b      	cbz	r3, 800de94 <__sinit+0x14>
 800de8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de90:	f7ff bff0 	b.w	800de74 <__sinit_lock_release>
 800de94:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800de98:	6523      	str	r3, [r4, #80]	; 0x50
 800de9a:	4b13      	ldr	r3, [pc, #76]	; (800dee8 <__sinit+0x68>)
 800de9c:	4a13      	ldr	r2, [pc, #76]	; (800deec <__sinit+0x6c>)
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	62a2      	str	r2, [r4, #40]	; 0x28
 800dea2:	42a3      	cmp	r3, r4
 800dea4:	bf04      	itt	eq
 800dea6:	2301      	moveq	r3, #1
 800dea8:	61a3      	streq	r3, [r4, #24]
 800deaa:	4620      	mov	r0, r4
 800deac:	f000 f820 	bl	800def0 <__sfp>
 800deb0:	6060      	str	r0, [r4, #4]
 800deb2:	4620      	mov	r0, r4
 800deb4:	f000 f81c 	bl	800def0 <__sfp>
 800deb8:	60a0      	str	r0, [r4, #8]
 800deba:	4620      	mov	r0, r4
 800debc:	f000 f818 	bl	800def0 <__sfp>
 800dec0:	2200      	movs	r2, #0
 800dec2:	60e0      	str	r0, [r4, #12]
 800dec4:	2104      	movs	r1, #4
 800dec6:	6860      	ldr	r0, [r4, #4]
 800dec8:	f7ff ff82 	bl	800ddd0 <std>
 800decc:	68a0      	ldr	r0, [r4, #8]
 800dece:	2201      	movs	r2, #1
 800ded0:	2109      	movs	r1, #9
 800ded2:	f7ff ff7d 	bl	800ddd0 <std>
 800ded6:	68e0      	ldr	r0, [r4, #12]
 800ded8:	2202      	movs	r2, #2
 800deda:	2112      	movs	r1, #18
 800dedc:	f7ff ff78 	bl	800ddd0 <std>
 800dee0:	2301      	movs	r3, #1
 800dee2:	61a3      	str	r3, [r4, #24]
 800dee4:	e7d2      	b.n	800de8c <__sinit+0xc>
 800dee6:	bf00      	nop
 800dee8:	080121a4 	.word	0x080121a4
 800deec:	0800de19 	.word	0x0800de19

0800def0 <__sfp>:
 800def0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800def2:	4607      	mov	r7, r0
 800def4:	f7ff ffac 	bl	800de50 <__sfp_lock_acquire>
 800def8:	4b1e      	ldr	r3, [pc, #120]	; (800df74 <__sfp+0x84>)
 800defa:	681e      	ldr	r6, [r3, #0]
 800defc:	69b3      	ldr	r3, [r6, #24]
 800defe:	b913      	cbnz	r3, 800df06 <__sfp+0x16>
 800df00:	4630      	mov	r0, r6
 800df02:	f7ff ffbd 	bl	800de80 <__sinit>
 800df06:	3648      	adds	r6, #72	; 0x48
 800df08:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800df0c:	3b01      	subs	r3, #1
 800df0e:	d503      	bpl.n	800df18 <__sfp+0x28>
 800df10:	6833      	ldr	r3, [r6, #0]
 800df12:	b30b      	cbz	r3, 800df58 <__sfp+0x68>
 800df14:	6836      	ldr	r6, [r6, #0]
 800df16:	e7f7      	b.n	800df08 <__sfp+0x18>
 800df18:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800df1c:	b9d5      	cbnz	r5, 800df54 <__sfp+0x64>
 800df1e:	4b16      	ldr	r3, [pc, #88]	; (800df78 <__sfp+0x88>)
 800df20:	60e3      	str	r3, [r4, #12]
 800df22:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800df26:	6665      	str	r5, [r4, #100]	; 0x64
 800df28:	f000 fbba 	bl	800e6a0 <__retarget_lock_init_recursive>
 800df2c:	f7ff ff96 	bl	800de5c <__sfp_lock_release>
 800df30:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800df34:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800df38:	6025      	str	r5, [r4, #0]
 800df3a:	61a5      	str	r5, [r4, #24]
 800df3c:	2208      	movs	r2, #8
 800df3e:	4629      	mov	r1, r5
 800df40:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800df44:	f7fd f92a 	bl	800b19c <memset>
 800df48:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800df4c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800df50:	4620      	mov	r0, r4
 800df52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df54:	3468      	adds	r4, #104	; 0x68
 800df56:	e7d9      	b.n	800df0c <__sfp+0x1c>
 800df58:	2104      	movs	r1, #4
 800df5a:	4638      	mov	r0, r7
 800df5c:	f7ff ff62 	bl	800de24 <__sfmoreglue>
 800df60:	4604      	mov	r4, r0
 800df62:	6030      	str	r0, [r6, #0]
 800df64:	2800      	cmp	r0, #0
 800df66:	d1d5      	bne.n	800df14 <__sfp+0x24>
 800df68:	f7ff ff78 	bl	800de5c <__sfp_lock_release>
 800df6c:	230c      	movs	r3, #12
 800df6e:	603b      	str	r3, [r7, #0]
 800df70:	e7ee      	b.n	800df50 <__sfp+0x60>
 800df72:	bf00      	nop
 800df74:	080121a4 	.word	0x080121a4
 800df78:	ffff0001 	.word	0xffff0001

0800df7c <_fwalk_reent>:
 800df7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df80:	4606      	mov	r6, r0
 800df82:	4688      	mov	r8, r1
 800df84:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800df88:	2700      	movs	r7, #0
 800df8a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800df8e:	f1b9 0901 	subs.w	r9, r9, #1
 800df92:	d505      	bpl.n	800dfa0 <_fwalk_reent+0x24>
 800df94:	6824      	ldr	r4, [r4, #0]
 800df96:	2c00      	cmp	r4, #0
 800df98:	d1f7      	bne.n	800df8a <_fwalk_reent+0xe>
 800df9a:	4638      	mov	r0, r7
 800df9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfa0:	89ab      	ldrh	r3, [r5, #12]
 800dfa2:	2b01      	cmp	r3, #1
 800dfa4:	d907      	bls.n	800dfb6 <_fwalk_reent+0x3a>
 800dfa6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dfaa:	3301      	adds	r3, #1
 800dfac:	d003      	beq.n	800dfb6 <_fwalk_reent+0x3a>
 800dfae:	4629      	mov	r1, r5
 800dfb0:	4630      	mov	r0, r6
 800dfb2:	47c0      	blx	r8
 800dfb4:	4307      	orrs	r7, r0
 800dfb6:	3568      	adds	r5, #104	; 0x68
 800dfb8:	e7e9      	b.n	800df8e <_fwalk_reent+0x12>

0800dfba <rshift>:
 800dfba:	6903      	ldr	r3, [r0, #16]
 800dfbc:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dfc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dfc4:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dfc8:	f100 0414 	add.w	r4, r0, #20
 800dfcc:	dd45      	ble.n	800e05a <rshift+0xa0>
 800dfce:	f011 011f 	ands.w	r1, r1, #31
 800dfd2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dfd6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dfda:	d10c      	bne.n	800dff6 <rshift+0x3c>
 800dfdc:	f100 0710 	add.w	r7, r0, #16
 800dfe0:	4629      	mov	r1, r5
 800dfe2:	42b1      	cmp	r1, r6
 800dfe4:	d334      	bcc.n	800e050 <rshift+0x96>
 800dfe6:	1a9b      	subs	r3, r3, r2
 800dfe8:	009b      	lsls	r3, r3, #2
 800dfea:	1eea      	subs	r2, r5, #3
 800dfec:	4296      	cmp	r6, r2
 800dfee:	bf38      	it	cc
 800dff0:	2300      	movcc	r3, #0
 800dff2:	4423      	add	r3, r4
 800dff4:	e015      	b.n	800e022 <rshift+0x68>
 800dff6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dffa:	f1c1 0820 	rsb	r8, r1, #32
 800dffe:	40cf      	lsrs	r7, r1
 800e000:	f105 0e04 	add.w	lr, r5, #4
 800e004:	46a1      	mov	r9, r4
 800e006:	4576      	cmp	r6, lr
 800e008:	46f4      	mov	ip, lr
 800e00a:	d815      	bhi.n	800e038 <rshift+0x7e>
 800e00c:	1a9a      	subs	r2, r3, r2
 800e00e:	0092      	lsls	r2, r2, #2
 800e010:	3a04      	subs	r2, #4
 800e012:	3501      	adds	r5, #1
 800e014:	42ae      	cmp	r6, r5
 800e016:	bf38      	it	cc
 800e018:	2200      	movcc	r2, #0
 800e01a:	18a3      	adds	r3, r4, r2
 800e01c:	50a7      	str	r7, [r4, r2]
 800e01e:	b107      	cbz	r7, 800e022 <rshift+0x68>
 800e020:	3304      	adds	r3, #4
 800e022:	1b1a      	subs	r2, r3, r4
 800e024:	42a3      	cmp	r3, r4
 800e026:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e02a:	bf08      	it	eq
 800e02c:	2300      	moveq	r3, #0
 800e02e:	6102      	str	r2, [r0, #16]
 800e030:	bf08      	it	eq
 800e032:	6143      	streq	r3, [r0, #20]
 800e034:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e038:	f8dc c000 	ldr.w	ip, [ip]
 800e03c:	fa0c fc08 	lsl.w	ip, ip, r8
 800e040:	ea4c 0707 	orr.w	r7, ip, r7
 800e044:	f849 7b04 	str.w	r7, [r9], #4
 800e048:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e04c:	40cf      	lsrs	r7, r1
 800e04e:	e7da      	b.n	800e006 <rshift+0x4c>
 800e050:	f851 cb04 	ldr.w	ip, [r1], #4
 800e054:	f847 cf04 	str.w	ip, [r7, #4]!
 800e058:	e7c3      	b.n	800dfe2 <rshift+0x28>
 800e05a:	4623      	mov	r3, r4
 800e05c:	e7e1      	b.n	800e022 <rshift+0x68>

0800e05e <__hexdig_fun>:
 800e05e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e062:	2b09      	cmp	r3, #9
 800e064:	d802      	bhi.n	800e06c <__hexdig_fun+0xe>
 800e066:	3820      	subs	r0, #32
 800e068:	b2c0      	uxtb	r0, r0
 800e06a:	4770      	bx	lr
 800e06c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e070:	2b05      	cmp	r3, #5
 800e072:	d801      	bhi.n	800e078 <__hexdig_fun+0x1a>
 800e074:	3847      	subs	r0, #71	; 0x47
 800e076:	e7f7      	b.n	800e068 <__hexdig_fun+0xa>
 800e078:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e07c:	2b05      	cmp	r3, #5
 800e07e:	d801      	bhi.n	800e084 <__hexdig_fun+0x26>
 800e080:	3827      	subs	r0, #39	; 0x27
 800e082:	e7f1      	b.n	800e068 <__hexdig_fun+0xa>
 800e084:	2000      	movs	r0, #0
 800e086:	4770      	bx	lr

0800e088 <__gethex>:
 800e088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e08c:	ed2d 8b02 	vpush	{d8}
 800e090:	b089      	sub	sp, #36	; 0x24
 800e092:	ee08 0a10 	vmov	s16, r0
 800e096:	9304      	str	r3, [sp, #16]
 800e098:	4bb4      	ldr	r3, [pc, #720]	; (800e36c <__gethex+0x2e4>)
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	9301      	str	r3, [sp, #4]
 800e09e:	4618      	mov	r0, r3
 800e0a0:	468b      	mov	fp, r1
 800e0a2:	4690      	mov	r8, r2
 800e0a4:	f7f2 f894 	bl	80001d0 <strlen>
 800e0a8:	9b01      	ldr	r3, [sp, #4]
 800e0aa:	f8db 2000 	ldr.w	r2, [fp]
 800e0ae:	4403      	add	r3, r0
 800e0b0:	4682      	mov	sl, r0
 800e0b2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e0b6:	9305      	str	r3, [sp, #20]
 800e0b8:	1c93      	adds	r3, r2, #2
 800e0ba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e0be:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e0c2:	32fe      	adds	r2, #254	; 0xfe
 800e0c4:	18d1      	adds	r1, r2, r3
 800e0c6:	461f      	mov	r7, r3
 800e0c8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e0cc:	9100      	str	r1, [sp, #0]
 800e0ce:	2830      	cmp	r0, #48	; 0x30
 800e0d0:	d0f8      	beq.n	800e0c4 <__gethex+0x3c>
 800e0d2:	f7ff ffc4 	bl	800e05e <__hexdig_fun>
 800e0d6:	4604      	mov	r4, r0
 800e0d8:	2800      	cmp	r0, #0
 800e0da:	d13a      	bne.n	800e152 <__gethex+0xca>
 800e0dc:	9901      	ldr	r1, [sp, #4]
 800e0de:	4652      	mov	r2, sl
 800e0e0:	4638      	mov	r0, r7
 800e0e2:	f001 fc28 	bl	800f936 <strncmp>
 800e0e6:	4605      	mov	r5, r0
 800e0e8:	2800      	cmp	r0, #0
 800e0ea:	d168      	bne.n	800e1be <__gethex+0x136>
 800e0ec:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e0f0:	eb07 060a 	add.w	r6, r7, sl
 800e0f4:	f7ff ffb3 	bl	800e05e <__hexdig_fun>
 800e0f8:	2800      	cmp	r0, #0
 800e0fa:	d062      	beq.n	800e1c2 <__gethex+0x13a>
 800e0fc:	4633      	mov	r3, r6
 800e0fe:	7818      	ldrb	r0, [r3, #0]
 800e100:	2830      	cmp	r0, #48	; 0x30
 800e102:	461f      	mov	r7, r3
 800e104:	f103 0301 	add.w	r3, r3, #1
 800e108:	d0f9      	beq.n	800e0fe <__gethex+0x76>
 800e10a:	f7ff ffa8 	bl	800e05e <__hexdig_fun>
 800e10e:	2301      	movs	r3, #1
 800e110:	fab0 f480 	clz	r4, r0
 800e114:	0964      	lsrs	r4, r4, #5
 800e116:	4635      	mov	r5, r6
 800e118:	9300      	str	r3, [sp, #0]
 800e11a:	463a      	mov	r2, r7
 800e11c:	4616      	mov	r6, r2
 800e11e:	3201      	adds	r2, #1
 800e120:	7830      	ldrb	r0, [r6, #0]
 800e122:	f7ff ff9c 	bl	800e05e <__hexdig_fun>
 800e126:	2800      	cmp	r0, #0
 800e128:	d1f8      	bne.n	800e11c <__gethex+0x94>
 800e12a:	9901      	ldr	r1, [sp, #4]
 800e12c:	4652      	mov	r2, sl
 800e12e:	4630      	mov	r0, r6
 800e130:	f001 fc01 	bl	800f936 <strncmp>
 800e134:	b980      	cbnz	r0, 800e158 <__gethex+0xd0>
 800e136:	b94d      	cbnz	r5, 800e14c <__gethex+0xc4>
 800e138:	eb06 050a 	add.w	r5, r6, sl
 800e13c:	462a      	mov	r2, r5
 800e13e:	4616      	mov	r6, r2
 800e140:	3201      	adds	r2, #1
 800e142:	7830      	ldrb	r0, [r6, #0]
 800e144:	f7ff ff8b 	bl	800e05e <__hexdig_fun>
 800e148:	2800      	cmp	r0, #0
 800e14a:	d1f8      	bne.n	800e13e <__gethex+0xb6>
 800e14c:	1bad      	subs	r5, r5, r6
 800e14e:	00ad      	lsls	r5, r5, #2
 800e150:	e004      	b.n	800e15c <__gethex+0xd4>
 800e152:	2400      	movs	r4, #0
 800e154:	4625      	mov	r5, r4
 800e156:	e7e0      	b.n	800e11a <__gethex+0x92>
 800e158:	2d00      	cmp	r5, #0
 800e15a:	d1f7      	bne.n	800e14c <__gethex+0xc4>
 800e15c:	7833      	ldrb	r3, [r6, #0]
 800e15e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e162:	2b50      	cmp	r3, #80	; 0x50
 800e164:	d13b      	bne.n	800e1de <__gethex+0x156>
 800e166:	7873      	ldrb	r3, [r6, #1]
 800e168:	2b2b      	cmp	r3, #43	; 0x2b
 800e16a:	d02c      	beq.n	800e1c6 <__gethex+0x13e>
 800e16c:	2b2d      	cmp	r3, #45	; 0x2d
 800e16e:	d02e      	beq.n	800e1ce <__gethex+0x146>
 800e170:	1c71      	adds	r1, r6, #1
 800e172:	f04f 0900 	mov.w	r9, #0
 800e176:	7808      	ldrb	r0, [r1, #0]
 800e178:	f7ff ff71 	bl	800e05e <__hexdig_fun>
 800e17c:	1e43      	subs	r3, r0, #1
 800e17e:	b2db      	uxtb	r3, r3
 800e180:	2b18      	cmp	r3, #24
 800e182:	d82c      	bhi.n	800e1de <__gethex+0x156>
 800e184:	f1a0 0210 	sub.w	r2, r0, #16
 800e188:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e18c:	f7ff ff67 	bl	800e05e <__hexdig_fun>
 800e190:	1e43      	subs	r3, r0, #1
 800e192:	b2db      	uxtb	r3, r3
 800e194:	2b18      	cmp	r3, #24
 800e196:	d91d      	bls.n	800e1d4 <__gethex+0x14c>
 800e198:	f1b9 0f00 	cmp.w	r9, #0
 800e19c:	d000      	beq.n	800e1a0 <__gethex+0x118>
 800e19e:	4252      	negs	r2, r2
 800e1a0:	4415      	add	r5, r2
 800e1a2:	f8cb 1000 	str.w	r1, [fp]
 800e1a6:	b1e4      	cbz	r4, 800e1e2 <__gethex+0x15a>
 800e1a8:	9b00      	ldr	r3, [sp, #0]
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	bf14      	ite	ne
 800e1ae:	2700      	movne	r7, #0
 800e1b0:	2706      	moveq	r7, #6
 800e1b2:	4638      	mov	r0, r7
 800e1b4:	b009      	add	sp, #36	; 0x24
 800e1b6:	ecbd 8b02 	vpop	{d8}
 800e1ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1be:	463e      	mov	r6, r7
 800e1c0:	4625      	mov	r5, r4
 800e1c2:	2401      	movs	r4, #1
 800e1c4:	e7ca      	b.n	800e15c <__gethex+0xd4>
 800e1c6:	f04f 0900 	mov.w	r9, #0
 800e1ca:	1cb1      	adds	r1, r6, #2
 800e1cc:	e7d3      	b.n	800e176 <__gethex+0xee>
 800e1ce:	f04f 0901 	mov.w	r9, #1
 800e1d2:	e7fa      	b.n	800e1ca <__gethex+0x142>
 800e1d4:	230a      	movs	r3, #10
 800e1d6:	fb03 0202 	mla	r2, r3, r2, r0
 800e1da:	3a10      	subs	r2, #16
 800e1dc:	e7d4      	b.n	800e188 <__gethex+0x100>
 800e1de:	4631      	mov	r1, r6
 800e1e0:	e7df      	b.n	800e1a2 <__gethex+0x11a>
 800e1e2:	1bf3      	subs	r3, r6, r7
 800e1e4:	3b01      	subs	r3, #1
 800e1e6:	4621      	mov	r1, r4
 800e1e8:	2b07      	cmp	r3, #7
 800e1ea:	dc0b      	bgt.n	800e204 <__gethex+0x17c>
 800e1ec:	ee18 0a10 	vmov	r0, s16
 800e1f0:	f000 fad8 	bl	800e7a4 <_Balloc>
 800e1f4:	4604      	mov	r4, r0
 800e1f6:	b940      	cbnz	r0, 800e20a <__gethex+0x182>
 800e1f8:	4b5d      	ldr	r3, [pc, #372]	; (800e370 <__gethex+0x2e8>)
 800e1fa:	4602      	mov	r2, r0
 800e1fc:	21de      	movs	r1, #222	; 0xde
 800e1fe:	485d      	ldr	r0, [pc, #372]	; (800e374 <__gethex+0x2ec>)
 800e200:	f001 fbcc 	bl	800f99c <__assert_func>
 800e204:	3101      	adds	r1, #1
 800e206:	105b      	asrs	r3, r3, #1
 800e208:	e7ee      	b.n	800e1e8 <__gethex+0x160>
 800e20a:	f100 0914 	add.w	r9, r0, #20
 800e20e:	f04f 0b00 	mov.w	fp, #0
 800e212:	f1ca 0301 	rsb	r3, sl, #1
 800e216:	f8cd 9008 	str.w	r9, [sp, #8]
 800e21a:	f8cd b000 	str.w	fp, [sp]
 800e21e:	9306      	str	r3, [sp, #24]
 800e220:	42b7      	cmp	r7, r6
 800e222:	d340      	bcc.n	800e2a6 <__gethex+0x21e>
 800e224:	9802      	ldr	r0, [sp, #8]
 800e226:	9b00      	ldr	r3, [sp, #0]
 800e228:	f840 3b04 	str.w	r3, [r0], #4
 800e22c:	eba0 0009 	sub.w	r0, r0, r9
 800e230:	1080      	asrs	r0, r0, #2
 800e232:	0146      	lsls	r6, r0, #5
 800e234:	6120      	str	r0, [r4, #16]
 800e236:	4618      	mov	r0, r3
 800e238:	f000 fba6 	bl	800e988 <__hi0bits>
 800e23c:	1a30      	subs	r0, r6, r0
 800e23e:	f8d8 6000 	ldr.w	r6, [r8]
 800e242:	42b0      	cmp	r0, r6
 800e244:	dd63      	ble.n	800e30e <__gethex+0x286>
 800e246:	1b87      	subs	r7, r0, r6
 800e248:	4639      	mov	r1, r7
 800e24a:	4620      	mov	r0, r4
 800e24c:	f000 ff4a 	bl	800f0e4 <__any_on>
 800e250:	4682      	mov	sl, r0
 800e252:	b1a8      	cbz	r0, 800e280 <__gethex+0x1f8>
 800e254:	1e7b      	subs	r3, r7, #1
 800e256:	1159      	asrs	r1, r3, #5
 800e258:	f003 021f 	and.w	r2, r3, #31
 800e25c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e260:	f04f 0a01 	mov.w	sl, #1
 800e264:	fa0a f202 	lsl.w	r2, sl, r2
 800e268:	420a      	tst	r2, r1
 800e26a:	d009      	beq.n	800e280 <__gethex+0x1f8>
 800e26c:	4553      	cmp	r3, sl
 800e26e:	dd05      	ble.n	800e27c <__gethex+0x1f4>
 800e270:	1eb9      	subs	r1, r7, #2
 800e272:	4620      	mov	r0, r4
 800e274:	f000 ff36 	bl	800f0e4 <__any_on>
 800e278:	2800      	cmp	r0, #0
 800e27a:	d145      	bne.n	800e308 <__gethex+0x280>
 800e27c:	f04f 0a02 	mov.w	sl, #2
 800e280:	4639      	mov	r1, r7
 800e282:	4620      	mov	r0, r4
 800e284:	f7ff fe99 	bl	800dfba <rshift>
 800e288:	443d      	add	r5, r7
 800e28a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e28e:	42ab      	cmp	r3, r5
 800e290:	da4c      	bge.n	800e32c <__gethex+0x2a4>
 800e292:	ee18 0a10 	vmov	r0, s16
 800e296:	4621      	mov	r1, r4
 800e298:	f000 fac4 	bl	800e824 <_Bfree>
 800e29c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e29e:	2300      	movs	r3, #0
 800e2a0:	6013      	str	r3, [r2, #0]
 800e2a2:	27a3      	movs	r7, #163	; 0xa3
 800e2a4:	e785      	b.n	800e1b2 <__gethex+0x12a>
 800e2a6:	1e73      	subs	r3, r6, #1
 800e2a8:	9a05      	ldr	r2, [sp, #20]
 800e2aa:	9303      	str	r3, [sp, #12]
 800e2ac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e2b0:	4293      	cmp	r3, r2
 800e2b2:	d019      	beq.n	800e2e8 <__gethex+0x260>
 800e2b4:	f1bb 0f20 	cmp.w	fp, #32
 800e2b8:	d107      	bne.n	800e2ca <__gethex+0x242>
 800e2ba:	9b02      	ldr	r3, [sp, #8]
 800e2bc:	9a00      	ldr	r2, [sp, #0]
 800e2be:	f843 2b04 	str.w	r2, [r3], #4
 800e2c2:	9302      	str	r3, [sp, #8]
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	9300      	str	r3, [sp, #0]
 800e2c8:	469b      	mov	fp, r3
 800e2ca:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e2ce:	f7ff fec6 	bl	800e05e <__hexdig_fun>
 800e2d2:	9b00      	ldr	r3, [sp, #0]
 800e2d4:	f000 000f 	and.w	r0, r0, #15
 800e2d8:	fa00 f00b 	lsl.w	r0, r0, fp
 800e2dc:	4303      	orrs	r3, r0
 800e2de:	9300      	str	r3, [sp, #0]
 800e2e0:	f10b 0b04 	add.w	fp, fp, #4
 800e2e4:	9b03      	ldr	r3, [sp, #12]
 800e2e6:	e00d      	b.n	800e304 <__gethex+0x27c>
 800e2e8:	9b03      	ldr	r3, [sp, #12]
 800e2ea:	9a06      	ldr	r2, [sp, #24]
 800e2ec:	4413      	add	r3, r2
 800e2ee:	42bb      	cmp	r3, r7
 800e2f0:	d3e0      	bcc.n	800e2b4 <__gethex+0x22c>
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	9901      	ldr	r1, [sp, #4]
 800e2f6:	9307      	str	r3, [sp, #28]
 800e2f8:	4652      	mov	r2, sl
 800e2fa:	f001 fb1c 	bl	800f936 <strncmp>
 800e2fe:	9b07      	ldr	r3, [sp, #28]
 800e300:	2800      	cmp	r0, #0
 800e302:	d1d7      	bne.n	800e2b4 <__gethex+0x22c>
 800e304:	461e      	mov	r6, r3
 800e306:	e78b      	b.n	800e220 <__gethex+0x198>
 800e308:	f04f 0a03 	mov.w	sl, #3
 800e30c:	e7b8      	b.n	800e280 <__gethex+0x1f8>
 800e30e:	da0a      	bge.n	800e326 <__gethex+0x29e>
 800e310:	1a37      	subs	r7, r6, r0
 800e312:	4621      	mov	r1, r4
 800e314:	ee18 0a10 	vmov	r0, s16
 800e318:	463a      	mov	r2, r7
 800e31a:	f000 fc9f 	bl	800ec5c <__lshift>
 800e31e:	1bed      	subs	r5, r5, r7
 800e320:	4604      	mov	r4, r0
 800e322:	f100 0914 	add.w	r9, r0, #20
 800e326:	f04f 0a00 	mov.w	sl, #0
 800e32a:	e7ae      	b.n	800e28a <__gethex+0x202>
 800e32c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e330:	42a8      	cmp	r0, r5
 800e332:	dd72      	ble.n	800e41a <__gethex+0x392>
 800e334:	1b45      	subs	r5, r0, r5
 800e336:	42ae      	cmp	r6, r5
 800e338:	dc36      	bgt.n	800e3a8 <__gethex+0x320>
 800e33a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e33e:	2b02      	cmp	r3, #2
 800e340:	d02a      	beq.n	800e398 <__gethex+0x310>
 800e342:	2b03      	cmp	r3, #3
 800e344:	d02c      	beq.n	800e3a0 <__gethex+0x318>
 800e346:	2b01      	cmp	r3, #1
 800e348:	d11c      	bne.n	800e384 <__gethex+0x2fc>
 800e34a:	42ae      	cmp	r6, r5
 800e34c:	d11a      	bne.n	800e384 <__gethex+0x2fc>
 800e34e:	2e01      	cmp	r6, #1
 800e350:	d112      	bne.n	800e378 <__gethex+0x2f0>
 800e352:	9a04      	ldr	r2, [sp, #16]
 800e354:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e358:	6013      	str	r3, [r2, #0]
 800e35a:	2301      	movs	r3, #1
 800e35c:	6123      	str	r3, [r4, #16]
 800e35e:	f8c9 3000 	str.w	r3, [r9]
 800e362:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e364:	2762      	movs	r7, #98	; 0x62
 800e366:	601c      	str	r4, [r3, #0]
 800e368:	e723      	b.n	800e1b2 <__gethex+0x12a>
 800e36a:	bf00      	nop
 800e36c:	08012494 	.word	0x08012494
 800e370:	080123b8 	.word	0x080123b8
 800e374:	0801242c 	.word	0x0801242c
 800e378:	1e71      	subs	r1, r6, #1
 800e37a:	4620      	mov	r0, r4
 800e37c:	f000 feb2 	bl	800f0e4 <__any_on>
 800e380:	2800      	cmp	r0, #0
 800e382:	d1e6      	bne.n	800e352 <__gethex+0x2ca>
 800e384:	ee18 0a10 	vmov	r0, s16
 800e388:	4621      	mov	r1, r4
 800e38a:	f000 fa4b 	bl	800e824 <_Bfree>
 800e38e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e390:	2300      	movs	r3, #0
 800e392:	6013      	str	r3, [r2, #0]
 800e394:	2750      	movs	r7, #80	; 0x50
 800e396:	e70c      	b.n	800e1b2 <__gethex+0x12a>
 800e398:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d1f2      	bne.n	800e384 <__gethex+0x2fc>
 800e39e:	e7d8      	b.n	800e352 <__gethex+0x2ca>
 800e3a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d1d5      	bne.n	800e352 <__gethex+0x2ca>
 800e3a6:	e7ed      	b.n	800e384 <__gethex+0x2fc>
 800e3a8:	1e6f      	subs	r7, r5, #1
 800e3aa:	f1ba 0f00 	cmp.w	sl, #0
 800e3ae:	d131      	bne.n	800e414 <__gethex+0x38c>
 800e3b0:	b127      	cbz	r7, 800e3bc <__gethex+0x334>
 800e3b2:	4639      	mov	r1, r7
 800e3b4:	4620      	mov	r0, r4
 800e3b6:	f000 fe95 	bl	800f0e4 <__any_on>
 800e3ba:	4682      	mov	sl, r0
 800e3bc:	117b      	asrs	r3, r7, #5
 800e3be:	2101      	movs	r1, #1
 800e3c0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e3c4:	f007 071f 	and.w	r7, r7, #31
 800e3c8:	fa01 f707 	lsl.w	r7, r1, r7
 800e3cc:	421f      	tst	r7, r3
 800e3ce:	4629      	mov	r1, r5
 800e3d0:	4620      	mov	r0, r4
 800e3d2:	bf18      	it	ne
 800e3d4:	f04a 0a02 	orrne.w	sl, sl, #2
 800e3d8:	1b76      	subs	r6, r6, r5
 800e3da:	f7ff fdee 	bl	800dfba <rshift>
 800e3de:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e3e2:	2702      	movs	r7, #2
 800e3e4:	f1ba 0f00 	cmp.w	sl, #0
 800e3e8:	d048      	beq.n	800e47c <__gethex+0x3f4>
 800e3ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e3ee:	2b02      	cmp	r3, #2
 800e3f0:	d015      	beq.n	800e41e <__gethex+0x396>
 800e3f2:	2b03      	cmp	r3, #3
 800e3f4:	d017      	beq.n	800e426 <__gethex+0x39e>
 800e3f6:	2b01      	cmp	r3, #1
 800e3f8:	d109      	bne.n	800e40e <__gethex+0x386>
 800e3fa:	f01a 0f02 	tst.w	sl, #2
 800e3fe:	d006      	beq.n	800e40e <__gethex+0x386>
 800e400:	f8d9 0000 	ldr.w	r0, [r9]
 800e404:	ea4a 0a00 	orr.w	sl, sl, r0
 800e408:	f01a 0f01 	tst.w	sl, #1
 800e40c:	d10e      	bne.n	800e42c <__gethex+0x3a4>
 800e40e:	f047 0710 	orr.w	r7, r7, #16
 800e412:	e033      	b.n	800e47c <__gethex+0x3f4>
 800e414:	f04f 0a01 	mov.w	sl, #1
 800e418:	e7d0      	b.n	800e3bc <__gethex+0x334>
 800e41a:	2701      	movs	r7, #1
 800e41c:	e7e2      	b.n	800e3e4 <__gethex+0x35c>
 800e41e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e420:	f1c3 0301 	rsb	r3, r3, #1
 800e424:	9315      	str	r3, [sp, #84]	; 0x54
 800e426:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d0f0      	beq.n	800e40e <__gethex+0x386>
 800e42c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e430:	f104 0314 	add.w	r3, r4, #20
 800e434:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e438:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e43c:	f04f 0c00 	mov.w	ip, #0
 800e440:	4618      	mov	r0, r3
 800e442:	f853 2b04 	ldr.w	r2, [r3], #4
 800e446:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e44a:	d01c      	beq.n	800e486 <__gethex+0x3fe>
 800e44c:	3201      	adds	r2, #1
 800e44e:	6002      	str	r2, [r0, #0]
 800e450:	2f02      	cmp	r7, #2
 800e452:	f104 0314 	add.w	r3, r4, #20
 800e456:	d13f      	bne.n	800e4d8 <__gethex+0x450>
 800e458:	f8d8 2000 	ldr.w	r2, [r8]
 800e45c:	3a01      	subs	r2, #1
 800e45e:	42b2      	cmp	r2, r6
 800e460:	d10a      	bne.n	800e478 <__gethex+0x3f0>
 800e462:	1171      	asrs	r1, r6, #5
 800e464:	2201      	movs	r2, #1
 800e466:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e46a:	f006 061f 	and.w	r6, r6, #31
 800e46e:	fa02 f606 	lsl.w	r6, r2, r6
 800e472:	421e      	tst	r6, r3
 800e474:	bf18      	it	ne
 800e476:	4617      	movne	r7, r2
 800e478:	f047 0720 	orr.w	r7, r7, #32
 800e47c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e47e:	601c      	str	r4, [r3, #0]
 800e480:	9b04      	ldr	r3, [sp, #16]
 800e482:	601d      	str	r5, [r3, #0]
 800e484:	e695      	b.n	800e1b2 <__gethex+0x12a>
 800e486:	4299      	cmp	r1, r3
 800e488:	f843 cc04 	str.w	ip, [r3, #-4]
 800e48c:	d8d8      	bhi.n	800e440 <__gethex+0x3b8>
 800e48e:	68a3      	ldr	r3, [r4, #8]
 800e490:	459b      	cmp	fp, r3
 800e492:	db19      	blt.n	800e4c8 <__gethex+0x440>
 800e494:	6861      	ldr	r1, [r4, #4]
 800e496:	ee18 0a10 	vmov	r0, s16
 800e49a:	3101      	adds	r1, #1
 800e49c:	f000 f982 	bl	800e7a4 <_Balloc>
 800e4a0:	4681      	mov	r9, r0
 800e4a2:	b918      	cbnz	r0, 800e4ac <__gethex+0x424>
 800e4a4:	4b1a      	ldr	r3, [pc, #104]	; (800e510 <__gethex+0x488>)
 800e4a6:	4602      	mov	r2, r0
 800e4a8:	2184      	movs	r1, #132	; 0x84
 800e4aa:	e6a8      	b.n	800e1fe <__gethex+0x176>
 800e4ac:	6922      	ldr	r2, [r4, #16]
 800e4ae:	3202      	adds	r2, #2
 800e4b0:	f104 010c 	add.w	r1, r4, #12
 800e4b4:	0092      	lsls	r2, r2, #2
 800e4b6:	300c      	adds	r0, #12
 800e4b8:	f7fc fe62 	bl	800b180 <memcpy>
 800e4bc:	4621      	mov	r1, r4
 800e4be:	ee18 0a10 	vmov	r0, s16
 800e4c2:	f000 f9af 	bl	800e824 <_Bfree>
 800e4c6:	464c      	mov	r4, r9
 800e4c8:	6923      	ldr	r3, [r4, #16]
 800e4ca:	1c5a      	adds	r2, r3, #1
 800e4cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e4d0:	6122      	str	r2, [r4, #16]
 800e4d2:	2201      	movs	r2, #1
 800e4d4:	615a      	str	r2, [r3, #20]
 800e4d6:	e7bb      	b.n	800e450 <__gethex+0x3c8>
 800e4d8:	6922      	ldr	r2, [r4, #16]
 800e4da:	455a      	cmp	r2, fp
 800e4dc:	dd0b      	ble.n	800e4f6 <__gethex+0x46e>
 800e4de:	2101      	movs	r1, #1
 800e4e0:	4620      	mov	r0, r4
 800e4e2:	f7ff fd6a 	bl	800dfba <rshift>
 800e4e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e4ea:	3501      	adds	r5, #1
 800e4ec:	42ab      	cmp	r3, r5
 800e4ee:	f6ff aed0 	blt.w	800e292 <__gethex+0x20a>
 800e4f2:	2701      	movs	r7, #1
 800e4f4:	e7c0      	b.n	800e478 <__gethex+0x3f0>
 800e4f6:	f016 061f 	ands.w	r6, r6, #31
 800e4fa:	d0fa      	beq.n	800e4f2 <__gethex+0x46a>
 800e4fc:	4453      	add	r3, sl
 800e4fe:	f1c6 0620 	rsb	r6, r6, #32
 800e502:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e506:	f000 fa3f 	bl	800e988 <__hi0bits>
 800e50a:	42b0      	cmp	r0, r6
 800e50c:	dbe7      	blt.n	800e4de <__gethex+0x456>
 800e50e:	e7f0      	b.n	800e4f2 <__gethex+0x46a>
 800e510:	080123b8 	.word	0x080123b8

0800e514 <L_shift>:
 800e514:	f1c2 0208 	rsb	r2, r2, #8
 800e518:	0092      	lsls	r2, r2, #2
 800e51a:	b570      	push	{r4, r5, r6, lr}
 800e51c:	f1c2 0620 	rsb	r6, r2, #32
 800e520:	6843      	ldr	r3, [r0, #4]
 800e522:	6804      	ldr	r4, [r0, #0]
 800e524:	fa03 f506 	lsl.w	r5, r3, r6
 800e528:	432c      	orrs	r4, r5
 800e52a:	40d3      	lsrs	r3, r2
 800e52c:	6004      	str	r4, [r0, #0]
 800e52e:	f840 3f04 	str.w	r3, [r0, #4]!
 800e532:	4288      	cmp	r0, r1
 800e534:	d3f4      	bcc.n	800e520 <L_shift+0xc>
 800e536:	bd70      	pop	{r4, r5, r6, pc}

0800e538 <__match>:
 800e538:	b530      	push	{r4, r5, lr}
 800e53a:	6803      	ldr	r3, [r0, #0]
 800e53c:	3301      	adds	r3, #1
 800e53e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e542:	b914      	cbnz	r4, 800e54a <__match+0x12>
 800e544:	6003      	str	r3, [r0, #0]
 800e546:	2001      	movs	r0, #1
 800e548:	bd30      	pop	{r4, r5, pc}
 800e54a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e54e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e552:	2d19      	cmp	r5, #25
 800e554:	bf98      	it	ls
 800e556:	3220      	addls	r2, #32
 800e558:	42a2      	cmp	r2, r4
 800e55a:	d0f0      	beq.n	800e53e <__match+0x6>
 800e55c:	2000      	movs	r0, #0
 800e55e:	e7f3      	b.n	800e548 <__match+0x10>

0800e560 <__hexnan>:
 800e560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e564:	680b      	ldr	r3, [r1, #0]
 800e566:	115e      	asrs	r6, r3, #5
 800e568:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e56c:	f013 031f 	ands.w	r3, r3, #31
 800e570:	b087      	sub	sp, #28
 800e572:	bf18      	it	ne
 800e574:	3604      	addne	r6, #4
 800e576:	2500      	movs	r5, #0
 800e578:	1f37      	subs	r7, r6, #4
 800e57a:	4690      	mov	r8, r2
 800e57c:	6802      	ldr	r2, [r0, #0]
 800e57e:	9301      	str	r3, [sp, #4]
 800e580:	4682      	mov	sl, r0
 800e582:	f846 5c04 	str.w	r5, [r6, #-4]
 800e586:	46b9      	mov	r9, r7
 800e588:	463c      	mov	r4, r7
 800e58a:	9502      	str	r5, [sp, #8]
 800e58c:	46ab      	mov	fp, r5
 800e58e:	7851      	ldrb	r1, [r2, #1]
 800e590:	1c53      	adds	r3, r2, #1
 800e592:	9303      	str	r3, [sp, #12]
 800e594:	b341      	cbz	r1, 800e5e8 <__hexnan+0x88>
 800e596:	4608      	mov	r0, r1
 800e598:	9205      	str	r2, [sp, #20]
 800e59a:	9104      	str	r1, [sp, #16]
 800e59c:	f7ff fd5f 	bl	800e05e <__hexdig_fun>
 800e5a0:	2800      	cmp	r0, #0
 800e5a2:	d14f      	bne.n	800e644 <__hexnan+0xe4>
 800e5a4:	9904      	ldr	r1, [sp, #16]
 800e5a6:	9a05      	ldr	r2, [sp, #20]
 800e5a8:	2920      	cmp	r1, #32
 800e5aa:	d818      	bhi.n	800e5de <__hexnan+0x7e>
 800e5ac:	9b02      	ldr	r3, [sp, #8]
 800e5ae:	459b      	cmp	fp, r3
 800e5b0:	dd13      	ble.n	800e5da <__hexnan+0x7a>
 800e5b2:	454c      	cmp	r4, r9
 800e5b4:	d206      	bcs.n	800e5c4 <__hexnan+0x64>
 800e5b6:	2d07      	cmp	r5, #7
 800e5b8:	dc04      	bgt.n	800e5c4 <__hexnan+0x64>
 800e5ba:	462a      	mov	r2, r5
 800e5bc:	4649      	mov	r1, r9
 800e5be:	4620      	mov	r0, r4
 800e5c0:	f7ff ffa8 	bl	800e514 <L_shift>
 800e5c4:	4544      	cmp	r4, r8
 800e5c6:	d950      	bls.n	800e66a <__hexnan+0x10a>
 800e5c8:	2300      	movs	r3, #0
 800e5ca:	f1a4 0904 	sub.w	r9, r4, #4
 800e5ce:	f844 3c04 	str.w	r3, [r4, #-4]
 800e5d2:	f8cd b008 	str.w	fp, [sp, #8]
 800e5d6:	464c      	mov	r4, r9
 800e5d8:	461d      	mov	r5, r3
 800e5da:	9a03      	ldr	r2, [sp, #12]
 800e5dc:	e7d7      	b.n	800e58e <__hexnan+0x2e>
 800e5de:	2929      	cmp	r1, #41	; 0x29
 800e5e0:	d156      	bne.n	800e690 <__hexnan+0x130>
 800e5e2:	3202      	adds	r2, #2
 800e5e4:	f8ca 2000 	str.w	r2, [sl]
 800e5e8:	f1bb 0f00 	cmp.w	fp, #0
 800e5ec:	d050      	beq.n	800e690 <__hexnan+0x130>
 800e5ee:	454c      	cmp	r4, r9
 800e5f0:	d206      	bcs.n	800e600 <__hexnan+0xa0>
 800e5f2:	2d07      	cmp	r5, #7
 800e5f4:	dc04      	bgt.n	800e600 <__hexnan+0xa0>
 800e5f6:	462a      	mov	r2, r5
 800e5f8:	4649      	mov	r1, r9
 800e5fa:	4620      	mov	r0, r4
 800e5fc:	f7ff ff8a 	bl	800e514 <L_shift>
 800e600:	4544      	cmp	r4, r8
 800e602:	d934      	bls.n	800e66e <__hexnan+0x10e>
 800e604:	f1a8 0204 	sub.w	r2, r8, #4
 800e608:	4623      	mov	r3, r4
 800e60a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e60e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e612:	429f      	cmp	r7, r3
 800e614:	d2f9      	bcs.n	800e60a <__hexnan+0xaa>
 800e616:	1b3b      	subs	r3, r7, r4
 800e618:	f023 0303 	bic.w	r3, r3, #3
 800e61c:	3304      	adds	r3, #4
 800e61e:	3401      	adds	r4, #1
 800e620:	3e03      	subs	r6, #3
 800e622:	42b4      	cmp	r4, r6
 800e624:	bf88      	it	hi
 800e626:	2304      	movhi	r3, #4
 800e628:	4443      	add	r3, r8
 800e62a:	2200      	movs	r2, #0
 800e62c:	f843 2b04 	str.w	r2, [r3], #4
 800e630:	429f      	cmp	r7, r3
 800e632:	d2fb      	bcs.n	800e62c <__hexnan+0xcc>
 800e634:	683b      	ldr	r3, [r7, #0]
 800e636:	b91b      	cbnz	r3, 800e640 <__hexnan+0xe0>
 800e638:	4547      	cmp	r7, r8
 800e63a:	d127      	bne.n	800e68c <__hexnan+0x12c>
 800e63c:	2301      	movs	r3, #1
 800e63e:	603b      	str	r3, [r7, #0]
 800e640:	2005      	movs	r0, #5
 800e642:	e026      	b.n	800e692 <__hexnan+0x132>
 800e644:	3501      	adds	r5, #1
 800e646:	2d08      	cmp	r5, #8
 800e648:	f10b 0b01 	add.w	fp, fp, #1
 800e64c:	dd06      	ble.n	800e65c <__hexnan+0xfc>
 800e64e:	4544      	cmp	r4, r8
 800e650:	d9c3      	bls.n	800e5da <__hexnan+0x7a>
 800e652:	2300      	movs	r3, #0
 800e654:	f844 3c04 	str.w	r3, [r4, #-4]
 800e658:	2501      	movs	r5, #1
 800e65a:	3c04      	subs	r4, #4
 800e65c:	6822      	ldr	r2, [r4, #0]
 800e65e:	f000 000f 	and.w	r0, r0, #15
 800e662:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e666:	6022      	str	r2, [r4, #0]
 800e668:	e7b7      	b.n	800e5da <__hexnan+0x7a>
 800e66a:	2508      	movs	r5, #8
 800e66c:	e7b5      	b.n	800e5da <__hexnan+0x7a>
 800e66e:	9b01      	ldr	r3, [sp, #4]
 800e670:	2b00      	cmp	r3, #0
 800e672:	d0df      	beq.n	800e634 <__hexnan+0xd4>
 800e674:	f04f 32ff 	mov.w	r2, #4294967295
 800e678:	f1c3 0320 	rsb	r3, r3, #32
 800e67c:	fa22 f303 	lsr.w	r3, r2, r3
 800e680:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e684:	401a      	ands	r2, r3
 800e686:	f846 2c04 	str.w	r2, [r6, #-4]
 800e68a:	e7d3      	b.n	800e634 <__hexnan+0xd4>
 800e68c:	3f04      	subs	r7, #4
 800e68e:	e7d1      	b.n	800e634 <__hexnan+0xd4>
 800e690:	2004      	movs	r0, #4
 800e692:	b007      	add	sp, #28
 800e694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e698 <_localeconv_r>:
 800e698:	4800      	ldr	r0, [pc, #0]	; (800e69c <_localeconv_r+0x4>)
 800e69a:	4770      	bx	lr
 800e69c:	20000168 	.word	0x20000168

0800e6a0 <__retarget_lock_init_recursive>:
 800e6a0:	4770      	bx	lr

0800e6a2 <__retarget_lock_acquire_recursive>:
 800e6a2:	4770      	bx	lr

0800e6a4 <__retarget_lock_release_recursive>:
 800e6a4:	4770      	bx	lr

0800e6a6 <__swhatbuf_r>:
 800e6a6:	b570      	push	{r4, r5, r6, lr}
 800e6a8:	460e      	mov	r6, r1
 800e6aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6ae:	2900      	cmp	r1, #0
 800e6b0:	b096      	sub	sp, #88	; 0x58
 800e6b2:	4614      	mov	r4, r2
 800e6b4:	461d      	mov	r5, r3
 800e6b6:	da08      	bge.n	800e6ca <__swhatbuf_r+0x24>
 800e6b8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e6bc:	2200      	movs	r2, #0
 800e6be:	602a      	str	r2, [r5, #0]
 800e6c0:	061a      	lsls	r2, r3, #24
 800e6c2:	d410      	bmi.n	800e6e6 <__swhatbuf_r+0x40>
 800e6c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6c8:	e00e      	b.n	800e6e8 <__swhatbuf_r+0x42>
 800e6ca:	466a      	mov	r2, sp
 800e6cc:	f001 f9a6 	bl	800fa1c <_fstat_r>
 800e6d0:	2800      	cmp	r0, #0
 800e6d2:	dbf1      	blt.n	800e6b8 <__swhatbuf_r+0x12>
 800e6d4:	9a01      	ldr	r2, [sp, #4]
 800e6d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e6da:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e6de:	425a      	negs	r2, r3
 800e6e0:	415a      	adcs	r2, r3
 800e6e2:	602a      	str	r2, [r5, #0]
 800e6e4:	e7ee      	b.n	800e6c4 <__swhatbuf_r+0x1e>
 800e6e6:	2340      	movs	r3, #64	; 0x40
 800e6e8:	2000      	movs	r0, #0
 800e6ea:	6023      	str	r3, [r4, #0]
 800e6ec:	b016      	add	sp, #88	; 0x58
 800e6ee:	bd70      	pop	{r4, r5, r6, pc}

0800e6f0 <__smakebuf_r>:
 800e6f0:	898b      	ldrh	r3, [r1, #12]
 800e6f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e6f4:	079d      	lsls	r5, r3, #30
 800e6f6:	4606      	mov	r6, r0
 800e6f8:	460c      	mov	r4, r1
 800e6fa:	d507      	bpl.n	800e70c <__smakebuf_r+0x1c>
 800e6fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e700:	6023      	str	r3, [r4, #0]
 800e702:	6123      	str	r3, [r4, #16]
 800e704:	2301      	movs	r3, #1
 800e706:	6163      	str	r3, [r4, #20]
 800e708:	b002      	add	sp, #8
 800e70a:	bd70      	pop	{r4, r5, r6, pc}
 800e70c:	ab01      	add	r3, sp, #4
 800e70e:	466a      	mov	r2, sp
 800e710:	f7ff ffc9 	bl	800e6a6 <__swhatbuf_r>
 800e714:	9900      	ldr	r1, [sp, #0]
 800e716:	4605      	mov	r5, r0
 800e718:	4630      	mov	r0, r6
 800e71a:	f000 fd87 	bl	800f22c <_malloc_r>
 800e71e:	b948      	cbnz	r0, 800e734 <__smakebuf_r+0x44>
 800e720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e724:	059a      	lsls	r2, r3, #22
 800e726:	d4ef      	bmi.n	800e708 <__smakebuf_r+0x18>
 800e728:	f023 0303 	bic.w	r3, r3, #3
 800e72c:	f043 0302 	orr.w	r3, r3, #2
 800e730:	81a3      	strh	r3, [r4, #12]
 800e732:	e7e3      	b.n	800e6fc <__smakebuf_r+0xc>
 800e734:	4b0d      	ldr	r3, [pc, #52]	; (800e76c <__smakebuf_r+0x7c>)
 800e736:	62b3      	str	r3, [r6, #40]	; 0x28
 800e738:	89a3      	ldrh	r3, [r4, #12]
 800e73a:	6020      	str	r0, [r4, #0]
 800e73c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e740:	81a3      	strh	r3, [r4, #12]
 800e742:	9b00      	ldr	r3, [sp, #0]
 800e744:	6163      	str	r3, [r4, #20]
 800e746:	9b01      	ldr	r3, [sp, #4]
 800e748:	6120      	str	r0, [r4, #16]
 800e74a:	b15b      	cbz	r3, 800e764 <__smakebuf_r+0x74>
 800e74c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e750:	4630      	mov	r0, r6
 800e752:	f001 f975 	bl	800fa40 <_isatty_r>
 800e756:	b128      	cbz	r0, 800e764 <__smakebuf_r+0x74>
 800e758:	89a3      	ldrh	r3, [r4, #12]
 800e75a:	f023 0303 	bic.w	r3, r3, #3
 800e75e:	f043 0301 	orr.w	r3, r3, #1
 800e762:	81a3      	strh	r3, [r4, #12]
 800e764:	89a0      	ldrh	r0, [r4, #12]
 800e766:	4305      	orrs	r5, r0
 800e768:	81a5      	strh	r5, [r4, #12]
 800e76a:	e7cd      	b.n	800e708 <__smakebuf_r+0x18>
 800e76c:	0800de19 	.word	0x0800de19

0800e770 <malloc>:
 800e770:	4b02      	ldr	r3, [pc, #8]	; (800e77c <malloc+0xc>)
 800e772:	4601      	mov	r1, r0
 800e774:	6818      	ldr	r0, [r3, #0]
 800e776:	f000 bd59 	b.w	800f22c <_malloc_r>
 800e77a:	bf00      	nop
 800e77c:	20000010 	.word	0x20000010

0800e780 <__ascii_mbtowc>:
 800e780:	b082      	sub	sp, #8
 800e782:	b901      	cbnz	r1, 800e786 <__ascii_mbtowc+0x6>
 800e784:	a901      	add	r1, sp, #4
 800e786:	b142      	cbz	r2, 800e79a <__ascii_mbtowc+0x1a>
 800e788:	b14b      	cbz	r3, 800e79e <__ascii_mbtowc+0x1e>
 800e78a:	7813      	ldrb	r3, [r2, #0]
 800e78c:	600b      	str	r3, [r1, #0]
 800e78e:	7812      	ldrb	r2, [r2, #0]
 800e790:	1e10      	subs	r0, r2, #0
 800e792:	bf18      	it	ne
 800e794:	2001      	movne	r0, #1
 800e796:	b002      	add	sp, #8
 800e798:	4770      	bx	lr
 800e79a:	4610      	mov	r0, r2
 800e79c:	e7fb      	b.n	800e796 <__ascii_mbtowc+0x16>
 800e79e:	f06f 0001 	mvn.w	r0, #1
 800e7a2:	e7f8      	b.n	800e796 <__ascii_mbtowc+0x16>

0800e7a4 <_Balloc>:
 800e7a4:	b570      	push	{r4, r5, r6, lr}
 800e7a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e7a8:	4604      	mov	r4, r0
 800e7aa:	460d      	mov	r5, r1
 800e7ac:	b976      	cbnz	r6, 800e7cc <_Balloc+0x28>
 800e7ae:	2010      	movs	r0, #16
 800e7b0:	f7ff ffde 	bl	800e770 <malloc>
 800e7b4:	4602      	mov	r2, r0
 800e7b6:	6260      	str	r0, [r4, #36]	; 0x24
 800e7b8:	b920      	cbnz	r0, 800e7c4 <_Balloc+0x20>
 800e7ba:	4b18      	ldr	r3, [pc, #96]	; (800e81c <_Balloc+0x78>)
 800e7bc:	4818      	ldr	r0, [pc, #96]	; (800e820 <_Balloc+0x7c>)
 800e7be:	2166      	movs	r1, #102	; 0x66
 800e7c0:	f001 f8ec 	bl	800f99c <__assert_func>
 800e7c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e7c8:	6006      	str	r6, [r0, #0]
 800e7ca:	60c6      	str	r6, [r0, #12]
 800e7cc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e7ce:	68f3      	ldr	r3, [r6, #12]
 800e7d0:	b183      	cbz	r3, 800e7f4 <_Balloc+0x50>
 800e7d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e7d4:	68db      	ldr	r3, [r3, #12]
 800e7d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e7da:	b9b8      	cbnz	r0, 800e80c <_Balloc+0x68>
 800e7dc:	2101      	movs	r1, #1
 800e7de:	fa01 f605 	lsl.w	r6, r1, r5
 800e7e2:	1d72      	adds	r2, r6, #5
 800e7e4:	0092      	lsls	r2, r2, #2
 800e7e6:	4620      	mov	r0, r4
 800e7e8:	f000 fc9d 	bl	800f126 <_calloc_r>
 800e7ec:	b160      	cbz	r0, 800e808 <_Balloc+0x64>
 800e7ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e7f2:	e00e      	b.n	800e812 <_Balloc+0x6e>
 800e7f4:	2221      	movs	r2, #33	; 0x21
 800e7f6:	2104      	movs	r1, #4
 800e7f8:	4620      	mov	r0, r4
 800e7fa:	f000 fc94 	bl	800f126 <_calloc_r>
 800e7fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e800:	60f0      	str	r0, [r6, #12]
 800e802:	68db      	ldr	r3, [r3, #12]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d1e4      	bne.n	800e7d2 <_Balloc+0x2e>
 800e808:	2000      	movs	r0, #0
 800e80a:	bd70      	pop	{r4, r5, r6, pc}
 800e80c:	6802      	ldr	r2, [r0, #0]
 800e80e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e812:	2300      	movs	r3, #0
 800e814:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e818:	e7f7      	b.n	800e80a <_Balloc+0x66>
 800e81a:	bf00      	nop
 800e81c:	08012346 	.word	0x08012346
 800e820:	080124a8 	.word	0x080124a8

0800e824 <_Bfree>:
 800e824:	b570      	push	{r4, r5, r6, lr}
 800e826:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e828:	4605      	mov	r5, r0
 800e82a:	460c      	mov	r4, r1
 800e82c:	b976      	cbnz	r6, 800e84c <_Bfree+0x28>
 800e82e:	2010      	movs	r0, #16
 800e830:	f7ff ff9e 	bl	800e770 <malloc>
 800e834:	4602      	mov	r2, r0
 800e836:	6268      	str	r0, [r5, #36]	; 0x24
 800e838:	b920      	cbnz	r0, 800e844 <_Bfree+0x20>
 800e83a:	4b09      	ldr	r3, [pc, #36]	; (800e860 <_Bfree+0x3c>)
 800e83c:	4809      	ldr	r0, [pc, #36]	; (800e864 <_Bfree+0x40>)
 800e83e:	218a      	movs	r1, #138	; 0x8a
 800e840:	f001 f8ac 	bl	800f99c <__assert_func>
 800e844:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e848:	6006      	str	r6, [r0, #0]
 800e84a:	60c6      	str	r6, [r0, #12]
 800e84c:	b13c      	cbz	r4, 800e85e <_Bfree+0x3a>
 800e84e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e850:	6862      	ldr	r2, [r4, #4]
 800e852:	68db      	ldr	r3, [r3, #12]
 800e854:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e858:	6021      	str	r1, [r4, #0]
 800e85a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e85e:	bd70      	pop	{r4, r5, r6, pc}
 800e860:	08012346 	.word	0x08012346
 800e864:	080124a8 	.word	0x080124a8

0800e868 <__multadd>:
 800e868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e86c:	690d      	ldr	r5, [r1, #16]
 800e86e:	4607      	mov	r7, r0
 800e870:	460c      	mov	r4, r1
 800e872:	461e      	mov	r6, r3
 800e874:	f101 0c14 	add.w	ip, r1, #20
 800e878:	2000      	movs	r0, #0
 800e87a:	f8dc 3000 	ldr.w	r3, [ip]
 800e87e:	b299      	uxth	r1, r3
 800e880:	fb02 6101 	mla	r1, r2, r1, r6
 800e884:	0c1e      	lsrs	r6, r3, #16
 800e886:	0c0b      	lsrs	r3, r1, #16
 800e888:	fb02 3306 	mla	r3, r2, r6, r3
 800e88c:	b289      	uxth	r1, r1
 800e88e:	3001      	adds	r0, #1
 800e890:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e894:	4285      	cmp	r5, r0
 800e896:	f84c 1b04 	str.w	r1, [ip], #4
 800e89a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e89e:	dcec      	bgt.n	800e87a <__multadd+0x12>
 800e8a0:	b30e      	cbz	r6, 800e8e6 <__multadd+0x7e>
 800e8a2:	68a3      	ldr	r3, [r4, #8]
 800e8a4:	42ab      	cmp	r3, r5
 800e8a6:	dc19      	bgt.n	800e8dc <__multadd+0x74>
 800e8a8:	6861      	ldr	r1, [r4, #4]
 800e8aa:	4638      	mov	r0, r7
 800e8ac:	3101      	adds	r1, #1
 800e8ae:	f7ff ff79 	bl	800e7a4 <_Balloc>
 800e8b2:	4680      	mov	r8, r0
 800e8b4:	b928      	cbnz	r0, 800e8c2 <__multadd+0x5a>
 800e8b6:	4602      	mov	r2, r0
 800e8b8:	4b0c      	ldr	r3, [pc, #48]	; (800e8ec <__multadd+0x84>)
 800e8ba:	480d      	ldr	r0, [pc, #52]	; (800e8f0 <__multadd+0x88>)
 800e8bc:	21b5      	movs	r1, #181	; 0xb5
 800e8be:	f001 f86d 	bl	800f99c <__assert_func>
 800e8c2:	6922      	ldr	r2, [r4, #16]
 800e8c4:	3202      	adds	r2, #2
 800e8c6:	f104 010c 	add.w	r1, r4, #12
 800e8ca:	0092      	lsls	r2, r2, #2
 800e8cc:	300c      	adds	r0, #12
 800e8ce:	f7fc fc57 	bl	800b180 <memcpy>
 800e8d2:	4621      	mov	r1, r4
 800e8d4:	4638      	mov	r0, r7
 800e8d6:	f7ff ffa5 	bl	800e824 <_Bfree>
 800e8da:	4644      	mov	r4, r8
 800e8dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e8e0:	3501      	adds	r5, #1
 800e8e2:	615e      	str	r6, [r3, #20]
 800e8e4:	6125      	str	r5, [r4, #16]
 800e8e6:	4620      	mov	r0, r4
 800e8e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8ec:	080123b8 	.word	0x080123b8
 800e8f0:	080124a8 	.word	0x080124a8

0800e8f4 <__s2b>:
 800e8f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8f8:	460c      	mov	r4, r1
 800e8fa:	4615      	mov	r5, r2
 800e8fc:	461f      	mov	r7, r3
 800e8fe:	2209      	movs	r2, #9
 800e900:	3308      	adds	r3, #8
 800e902:	4606      	mov	r6, r0
 800e904:	fb93 f3f2 	sdiv	r3, r3, r2
 800e908:	2100      	movs	r1, #0
 800e90a:	2201      	movs	r2, #1
 800e90c:	429a      	cmp	r2, r3
 800e90e:	db09      	blt.n	800e924 <__s2b+0x30>
 800e910:	4630      	mov	r0, r6
 800e912:	f7ff ff47 	bl	800e7a4 <_Balloc>
 800e916:	b940      	cbnz	r0, 800e92a <__s2b+0x36>
 800e918:	4602      	mov	r2, r0
 800e91a:	4b19      	ldr	r3, [pc, #100]	; (800e980 <__s2b+0x8c>)
 800e91c:	4819      	ldr	r0, [pc, #100]	; (800e984 <__s2b+0x90>)
 800e91e:	21ce      	movs	r1, #206	; 0xce
 800e920:	f001 f83c 	bl	800f99c <__assert_func>
 800e924:	0052      	lsls	r2, r2, #1
 800e926:	3101      	adds	r1, #1
 800e928:	e7f0      	b.n	800e90c <__s2b+0x18>
 800e92a:	9b08      	ldr	r3, [sp, #32]
 800e92c:	6143      	str	r3, [r0, #20]
 800e92e:	2d09      	cmp	r5, #9
 800e930:	f04f 0301 	mov.w	r3, #1
 800e934:	6103      	str	r3, [r0, #16]
 800e936:	dd16      	ble.n	800e966 <__s2b+0x72>
 800e938:	f104 0909 	add.w	r9, r4, #9
 800e93c:	46c8      	mov	r8, r9
 800e93e:	442c      	add	r4, r5
 800e940:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e944:	4601      	mov	r1, r0
 800e946:	3b30      	subs	r3, #48	; 0x30
 800e948:	220a      	movs	r2, #10
 800e94a:	4630      	mov	r0, r6
 800e94c:	f7ff ff8c 	bl	800e868 <__multadd>
 800e950:	45a0      	cmp	r8, r4
 800e952:	d1f5      	bne.n	800e940 <__s2b+0x4c>
 800e954:	f1a5 0408 	sub.w	r4, r5, #8
 800e958:	444c      	add	r4, r9
 800e95a:	1b2d      	subs	r5, r5, r4
 800e95c:	1963      	adds	r3, r4, r5
 800e95e:	42bb      	cmp	r3, r7
 800e960:	db04      	blt.n	800e96c <__s2b+0x78>
 800e962:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e966:	340a      	adds	r4, #10
 800e968:	2509      	movs	r5, #9
 800e96a:	e7f6      	b.n	800e95a <__s2b+0x66>
 800e96c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e970:	4601      	mov	r1, r0
 800e972:	3b30      	subs	r3, #48	; 0x30
 800e974:	220a      	movs	r2, #10
 800e976:	4630      	mov	r0, r6
 800e978:	f7ff ff76 	bl	800e868 <__multadd>
 800e97c:	e7ee      	b.n	800e95c <__s2b+0x68>
 800e97e:	bf00      	nop
 800e980:	080123b8 	.word	0x080123b8
 800e984:	080124a8 	.word	0x080124a8

0800e988 <__hi0bits>:
 800e988:	0c03      	lsrs	r3, r0, #16
 800e98a:	041b      	lsls	r3, r3, #16
 800e98c:	b9d3      	cbnz	r3, 800e9c4 <__hi0bits+0x3c>
 800e98e:	0400      	lsls	r0, r0, #16
 800e990:	2310      	movs	r3, #16
 800e992:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e996:	bf04      	itt	eq
 800e998:	0200      	lsleq	r0, r0, #8
 800e99a:	3308      	addeq	r3, #8
 800e99c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e9a0:	bf04      	itt	eq
 800e9a2:	0100      	lsleq	r0, r0, #4
 800e9a4:	3304      	addeq	r3, #4
 800e9a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e9aa:	bf04      	itt	eq
 800e9ac:	0080      	lsleq	r0, r0, #2
 800e9ae:	3302      	addeq	r3, #2
 800e9b0:	2800      	cmp	r0, #0
 800e9b2:	db05      	blt.n	800e9c0 <__hi0bits+0x38>
 800e9b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e9b8:	f103 0301 	add.w	r3, r3, #1
 800e9bc:	bf08      	it	eq
 800e9be:	2320      	moveq	r3, #32
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	4770      	bx	lr
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	e7e4      	b.n	800e992 <__hi0bits+0xa>

0800e9c8 <__lo0bits>:
 800e9c8:	6803      	ldr	r3, [r0, #0]
 800e9ca:	f013 0207 	ands.w	r2, r3, #7
 800e9ce:	4601      	mov	r1, r0
 800e9d0:	d00b      	beq.n	800e9ea <__lo0bits+0x22>
 800e9d2:	07da      	lsls	r2, r3, #31
 800e9d4:	d423      	bmi.n	800ea1e <__lo0bits+0x56>
 800e9d6:	0798      	lsls	r0, r3, #30
 800e9d8:	bf49      	itett	mi
 800e9da:	085b      	lsrmi	r3, r3, #1
 800e9dc:	089b      	lsrpl	r3, r3, #2
 800e9de:	2001      	movmi	r0, #1
 800e9e0:	600b      	strmi	r3, [r1, #0]
 800e9e2:	bf5c      	itt	pl
 800e9e4:	600b      	strpl	r3, [r1, #0]
 800e9e6:	2002      	movpl	r0, #2
 800e9e8:	4770      	bx	lr
 800e9ea:	b298      	uxth	r0, r3
 800e9ec:	b9a8      	cbnz	r0, 800ea1a <__lo0bits+0x52>
 800e9ee:	0c1b      	lsrs	r3, r3, #16
 800e9f0:	2010      	movs	r0, #16
 800e9f2:	b2da      	uxtb	r2, r3
 800e9f4:	b90a      	cbnz	r2, 800e9fa <__lo0bits+0x32>
 800e9f6:	3008      	adds	r0, #8
 800e9f8:	0a1b      	lsrs	r3, r3, #8
 800e9fa:	071a      	lsls	r2, r3, #28
 800e9fc:	bf04      	itt	eq
 800e9fe:	091b      	lsreq	r3, r3, #4
 800ea00:	3004      	addeq	r0, #4
 800ea02:	079a      	lsls	r2, r3, #30
 800ea04:	bf04      	itt	eq
 800ea06:	089b      	lsreq	r3, r3, #2
 800ea08:	3002      	addeq	r0, #2
 800ea0a:	07da      	lsls	r2, r3, #31
 800ea0c:	d403      	bmi.n	800ea16 <__lo0bits+0x4e>
 800ea0e:	085b      	lsrs	r3, r3, #1
 800ea10:	f100 0001 	add.w	r0, r0, #1
 800ea14:	d005      	beq.n	800ea22 <__lo0bits+0x5a>
 800ea16:	600b      	str	r3, [r1, #0]
 800ea18:	4770      	bx	lr
 800ea1a:	4610      	mov	r0, r2
 800ea1c:	e7e9      	b.n	800e9f2 <__lo0bits+0x2a>
 800ea1e:	2000      	movs	r0, #0
 800ea20:	4770      	bx	lr
 800ea22:	2020      	movs	r0, #32
 800ea24:	4770      	bx	lr
	...

0800ea28 <__i2b>:
 800ea28:	b510      	push	{r4, lr}
 800ea2a:	460c      	mov	r4, r1
 800ea2c:	2101      	movs	r1, #1
 800ea2e:	f7ff feb9 	bl	800e7a4 <_Balloc>
 800ea32:	4602      	mov	r2, r0
 800ea34:	b928      	cbnz	r0, 800ea42 <__i2b+0x1a>
 800ea36:	4b05      	ldr	r3, [pc, #20]	; (800ea4c <__i2b+0x24>)
 800ea38:	4805      	ldr	r0, [pc, #20]	; (800ea50 <__i2b+0x28>)
 800ea3a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ea3e:	f000 ffad 	bl	800f99c <__assert_func>
 800ea42:	2301      	movs	r3, #1
 800ea44:	6144      	str	r4, [r0, #20]
 800ea46:	6103      	str	r3, [r0, #16]
 800ea48:	bd10      	pop	{r4, pc}
 800ea4a:	bf00      	nop
 800ea4c:	080123b8 	.word	0x080123b8
 800ea50:	080124a8 	.word	0x080124a8

0800ea54 <__multiply>:
 800ea54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea58:	4691      	mov	r9, r2
 800ea5a:	690a      	ldr	r2, [r1, #16]
 800ea5c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ea60:	429a      	cmp	r2, r3
 800ea62:	bfb8      	it	lt
 800ea64:	460b      	movlt	r3, r1
 800ea66:	460c      	mov	r4, r1
 800ea68:	bfbc      	itt	lt
 800ea6a:	464c      	movlt	r4, r9
 800ea6c:	4699      	movlt	r9, r3
 800ea6e:	6927      	ldr	r7, [r4, #16]
 800ea70:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ea74:	68a3      	ldr	r3, [r4, #8]
 800ea76:	6861      	ldr	r1, [r4, #4]
 800ea78:	eb07 060a 	add.w	r6, r7, sl
 800ea7c:	42b3      	cmp	r3, r6
 800ea7e:	b085      	sub	sp, #20
 800ea80:	bfb8      	it	lt
 800ea82:	3101      	addlt	r1, #1
 800ea84:	f7ff fe8e 	bl	800e7a4 <_Balloc>
 800ea88:	b930      	cbnz	r0, 800ea98 <__multiply+0x44>
 800ea8a:	4602      	mov	r2, r0
 800ea8c:	4b44      	ldr	r3, [pc, #272]	; (800eba0 <__multiply+0x14c>)
 800ea8e:	4845      	ldr	r0, [pc, #276]	; (800eba4 <__multiply+0x150>)
 800ea90:	f240 115d 	movw	r1, #349	; 0x15d
 800ea94:	f000 ff82 	bl	800f99c <__assert_func>
 800ea98:	f100 0514 	add.w	r5, r0, #20
 800ea9c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800eaa0:	462b      	mov	r3, r5
 800eaa2:	2200      	movs	r2, #0
 800eaa4:	4543      	cmp	r3, r8
 800eaa6:	d321      	bcc.n	800eaec <__multiply+0x98>
 800eaa8:	f104 0314 	add.w	r3, r4, #20
 800eaac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800eab0:	f109 0314 	add.w	r3, r9, #20
 800eab4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800eab8:	9202      	str	r2, [sp, #8]
 800eaba:	1b3a      	subs	r2, r7, r4
 800eabc:	3a15      	subs	r2, #21
 800eabe:	f022 0203 	bic.w	r2, r2, #3
 800eac2:	3204      	adds	r2, #4
 800eac4:	f104 0115 	add.w	r1, r4, #21
 800eac8:	428f      	cmp	r7, r1
 800eaca:	bf38      	it	cc
 800eacc:	2204      	movcc	r2, #4
 800eace:	9201      	str	r2, [sp, #4]
 800ead0:	9a02      	ldr	r2, [sp, #8]
 800ead2:	9303      	str	r3, [sp, #12]
 800ead4:	429a      	cmp	r2, r3
 800ead6:	d80c      	bhi.n	800eaf2 <__multiply+0x9e>
 800ead8:	2e00      	cmp	r6, #0
 800eada:	dd03      	ble.n	800eae4 <__multiply+0x90>
 800eadc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d05a      	beq.n	800eb9a <__multiply+0x146>
 800eae4:	6106      	str	r6, [r0, #16]
 800eae6:	b005      	add	sp, #20
 800eae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaec:	f843 2b04 	str.w	r2, [r3], #4
 800eaf0:	e7d8      	b.n	800eaa4 <__multiply+0x50>
 800eaf2:	f8b3 a000 	ldrh.w	sl, [r3]
 800eaf6:	f1ba 0f00 	cmp.w	sl, #0
 800eafa:	d024      	beq.n	800eb46 <__multiply+0xf2>
 800eafc:	f104 0e14 	add.w	lr, r4, #20
 800eb00:	46a9      	mov	r9, r5
 800eb02:	f04f 0c00 	mov.w	ip, #0
 800eb06:	f85e 2b04 	ldr.w	r2, [lr], #4
 800eb0a:	f8d9 1000 	ldr.w	r1, [r9]
 800eb0e:	fa1f fb82 	uxth.w	fp, r2
 800eb12:	b289      	uxth	r1, r1
 800eb14:	fb0a 110b 	mla	r1, sl, fp, r1
 800eb18:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800eb1c:	f8d9 2000 	ldr.w	r2, [r9]
 800eb20:	4461      	add	r1, ip
 800eb22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800eb26:	fb0a c20b 	mla	r2, sl, fp, ip
 800eb2a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800eb2e:	b289      	uxth	r1, r1
 800eb30:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800eb34:	4577      	cmp	r7, lr
 800eb36:	f849 1b04 	str.w	r1, [r9], #4
 800eb3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800eb3e:	d8e2      	bhi.n	800eb06 <__multiply+0xb2>
 800eb40:	9a01      	ldr	r2, [sp, #4]
 800eb42:	f845 c002 	str.w	ip, [r5, r2]
 800eb46:	9a03      	ldr	r2, [sp, #12]
 800eb48:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800eb4c:	3304      	adds	r3, #4
 800eb4e:	f1b9 0f00 	cmp.w	r9, #0
 800eb52:	d020      	beq.n	800eb96 <__multiply+0x142>
 800eb54:	6829      	ldr	r1, [r5, #0]
 800eb56:	f104 0c14 	add.w	ip, r4, #20
 800eb5a:	46ae      	mov	lr, r5
 800eb5c:	f04f 0a00 	mov.w	sl, #0
 800eb60:	f8bc b000 	ldrh.w	fp, [ip]
 800eb64:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800eb68:	fb09 220b 	mla	r2, r9, fp, r2
 800eb6c:	4492      	add	sl, r2
 800eb6e:	b289      	uxth	r1, r1
 800eb70:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800eb74:	f84e 1b04 	str.w	r1, [lr], #4
 800eb78:	f85c 2b04 	ldr.w	r2, [ip], #4
 800eb7c:	f8be 1000 	ldrh.w	r1, [lr]
 800eb80:	0c12      	lsrs	r2, r2, #16
 800eb82:	fb09 1102 	mla	r1, r9, r2, r1
 800eb86:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800eb8a:	4567      	cmp	r7, ip
 800eb8c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800eb90:	d8e6      	bhi.n	800eb60 <__multiply+0x10c>
 800eb92:	9a01      	ldr	r2, [sp, #4]
 800eb94:	50a9      	str	r1, [r5, r2]
 800eb96:	3504      	adds	r5, #4
 800eb98:	e79a      	b.n	800ead0 <__multiply+0x7c>
 800eb9a:	3e01      	subs	r6, #1
 800eb9c:	e79c      	b.n	800ead8 <__multiply+0x84>
 800eb9e:	bf00      	nop
 800eba0:	080123b8 	.word	0x080123b8
 800eba4:	080124a8 	.word	0x080124a8

0800eba8 <__pow5mult>:
 800eba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ebac:	4615      	mov	r5, r2
 800ebae:	f012 0203 	ands.w	r2, r2, #3
 800ebb2:	4606      	mov	r6, r0
 800ebb4:	460f      	mov	r7, r1
 800ebb6:	d007      	beq.n	800ebc8 <__pow5mult+0x20>
 800ebb8:	4c25      	ldr	r4, [pc, #148]	; (800ec50 <__pow5mult+0xa8>)
 800ebba:	3a01      	subs	r2, #1
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ebc2:	f7ff fe51 	bl	800e868 <__multadd>
 800ebc6:	4607      	mov	r7, r0
 800ebc8:	10ad      	asrs	r5, r5, #2
 800ebca:	d03d      	beq.n	800ec48 <__pow5mult+0xa0>
 800ebcc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ebce:	b97c      	cbnz	r4, 800ebf0 <__pow5mult+0x48>
 800ebd0:	2010      	movs	r0, #16
 800ebd2:	f7ff fdcd 	bl	800e770 <malloc>
 800ebd6:	4602      	mov	r2, r0
 800ebd8:	6270      	str	r0, [r6, #36]	; 0x24
 800ebda:	b928      	cbnz	r0, 800ebe8 <__pow5mult+0x40>
 800ebdc:	4b1d      	ldr	r3, [pc, #116]	; (800ec54 <__pow5mult+0xac>)
 800ebde:	481e      	ldr	r0, [pc, #120]	; (800ec58 <__pow5mult+0xb0>)
 800ebe0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ebe4:	f000 feda 	bl	800f99c <__assert_func>
 800ebe8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ebec:	6004      	str	r4, [r0, #0]
 800ebee:	60c4      	str	r4, [r0, #12]
 800ebf0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ebf4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ebf8:	b94c      	cbnz	r4, 800ec0e <__pow5mult+0x66>
 800ebfa:	f240 2171 	movw	r1, #625	; 0x271
 800ebfe:	4630      	mov	r0, r6
 800ec00:	f7ff ff12 	bl	800ea28 <__i2b>
 800ec04:	2300      	movs	r3, #0
 800ec06:	f8c8 0008 	str.w	r0, [r8, #8]
 800ec0a:	4604      	mov	r4, r0
 800ec0c:	6003      	str	r3, [r0, #0]
 800ec0e:	f04f 0900 	mov.w	r9, #0
 800ec12:	07eb      	lsls	r3, r5, #31
 800ec14:	d50a      	bpl.n	800ec2c <__pow5mult+0x84>
 800ec16:	4639      	mov	r1, r7
 800ec18:	4622      	mov	r2, r4
 800ec1a:	4630      	mov	r0, r6
 800ec1c:	f7ff ff1a 	bl	800ea54 <__multiply>
 800ec20:	4639      	mov	r1, r7
 800ec22:	4680      	mov	r8, r0
 800ec24:	4630      	mov	r0, r6
 800ec26:	f7ff fdfd 	bl	800e824 <_Bfree>
 800ec2a:	4647      	mov	r7, r8
 800ec2c:	106d      	asrs	r5, r5, #1
 800ec2e:	d00b      	beq.n	800ec48 <__pow5mult+0xa0>
 800ec30:	6820      	ldr	r0, [r4, #0]
 800ec32:	b938      	cbnz	r0, 800ec44 <__pow5mult+0x9c>
 800ec34:	4622      	mov	r2, r4
 800ec36:	4621      	mov	r1, r4
 800ec38:	4630      	mov	r0, r6
 800ec3a:	f7ff ff0b 	bl	800ea54 <__multiply>
 800ec3e:	6020      	str	r0, [r4, #0]
 800ec40:	f8c0 9000 	str.w	r9, [r0]
 800ec44:	4604      	mov	r4, r0
 800ec46:	e7e4      	b.n	800ec12 <__pow5mult+0x6a>
 800ec48:	4638      	mov	r0, r7
 800ec4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec4e:	bf00      	nop
 800ec50:	080125f8 	.word	0x080125f8
 800ec54:	08012346 	.word	0x08012346
 800ec58:	080124a8 	.word	0x080124a8

0800ec5c <__lshift>:
 800ec5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec60:	460c      	mov	r4, r1
 800ec62:	6849      	ldr	r1, [r1, #4]
 800ec64:	6923      	ldr	r3, [r4, #16]
 800ec66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ec6a:	68a3      	ldr	r3, [r4, #8]
 800ec6c:	4607      	mov	r7, r0
 800ec6e:	4691      	mov	r9, r2
 800ec70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ec74:	f108 0601 	add.w	r6, r8, #1
 800ec78:	42b3      	cmp	r3, r6
 800ec7a:	db0b      	blt.n	800ec94 <__lshift+0x38>
 800ec7c:	4638      	mov	r0, r7
 800ec7e:	f7ff fd91 	bl	800e7a4 <_Balloc>
 800ec82:	4605      	mov	r5, r0
 800ec84:	b948      	cbnz	r0, 800ec9a <__lshift+0x3e>
 800ec86:	4602      	mov	r2, r0
 800ec88:	4b2a      	ldr	r3, [pc, #168]	; (800ed34 <__lshift+0xd8>)
 800ec8a:	482b      	ldr	r0, [pc, #172]	; (800ed38 <__lshift+0xdc>)
 800ec8c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ec90:	f000 fe84 	bl	800f99c <__assert_func>
 800ec94:	3101      	adds	r1, #1
 800ec96:	005b      	lsls	r3, r3, #1
 800ec98:	e7ee      	b.n	800ec78 <__lshift+0x1c>
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	f100 0114 	add.w	r1, r0, #20
 800eca0:	f100 0210 	add.w	r2, r0, #16
 800eca4:	4618      	mov	r0, r3
 800eca6:	4553      	cmp	r3, sl
 800eca8:	db37      	blt.n	800ed1a <__lshift+0xbe>
 800ecaa:	6920      	ldr	r0, [r4, #16]
 800ecac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ecb0:	f104 0314 	add.w	r3, r4, #20
 800ecb4:	f019 091f 	ands.w	r9, r9, #31
 800ecb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ecbc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ecc0:	d02f      	beq.n	800ed22 <__lshift+0xc6>
 800ecc2:	f1c9 0e20 	rsb	lr, r9, #32
 800ecc6:	468a      	mov	sl, r1
 800ecc8:	f04f 0c00 	mov.w	ip, #0
 800eccc:	681a      	ldr	r2, [r3, #0]
 800ecce:	fa02 f209 	lsl.w	r2, r2, r9
 800ecd2:	ea42 020c 	orr.w	r2, r2, ip
 800ecd6:	f84a 2b04 	str.w	r2, [sl], #4
 800ecda:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecde:	4298      	cmp	r0, r3
 800ece0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ece4:	d8f2      	bhi.n	800eccc <__lshift+0x70>
 800ece6:	1b03      	subs	r3, r0, r4
 800ece8:	3b15      	subs	r3, #21
 800ecea:	f023 0303 	bic.w	r3, r3, #3
 800ecee:	3304      	adds	r3, #4
 800ecf0:	f104 0215 	add.w	r2, r4, #21
 800ecf4:	4290      	cmp	r0, r2
 800ecf6:	bf38      	it	cc
 800ecf8:	2304      	movcc	r3, #4
 800ecfa:	f841 c003 	str.w	ip, [r1, r3]
 800ecfe:	f1bc 0f00 	cmp.w	ip, #0
 800ed02:	d001      	beq.n	800ed08 <__lshift+0xac>
 800ed04:	f108 0602 	add.w	r6, r8, #2
 800ed08:	3e01      	subs	r6, #1
 800ed0a:	4638      	mov	r0, r7
 800ed0c:	612e      	str	r6, [r5, #16]
 800ed0e:	4621      	mov	r1, r4
 800ed10:	f7ff fd88 	bl	800e824 <_Bfree>
 800ed14:	4628      	mov	r0, r5
 800ed16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed1a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ed1e:	3301      	adds	r3, #1
 800ed20:	e7c1      	b.n	800eca6 <__lshift+0x4a>
 800ed22:	3904      	subs	r1, #4
 800ed24:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed28:	f841 2f04 	str.w	r2, [r1, #4]!
 800ed2c:	4298      	cmp	r0, r3
 800ed2e:	d8f9      	bhi.n	800ed24 <__lshift+0xc8>
 800ed30:	e7ea      	b.n	800ed08 <__lshift+0xac>
 800ed32:	bf00      	nop
 800ed34:	080123b8 	.word	0x080123b8
 800ed38:	080124a8 	.word	0x080124a8

0800ed3c <__mcmp>:
 800ed3c:	b530      	push	{r4, r5, lr}
 800ed3e:	6902      	ldr	r2, [r0, #16]
 800ed40:	690c      	ldr	r4, [r1, #16]
 800ed42:	1b12      	subs	r2, r2, r4
 800ed44:	d10e      	bne.n	800ed64 <__mcmp+0x28>
 800ed46:	f100 0314 	add.w	r3, r0, #20
 800ed4a:	3114      	adds	r1, #20
 800ed4c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ed50:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ed54:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ed58:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ed5c:	42a5      	cmp	r5, r4
 800ed5e:	d003      	beq.n	800ed68 <__mcmp+0x2c>
 800ed60:	d305      	bcc.n	800ed6e <__mcmp+0x32>
 800ed62:	2201      	movs	r2, #1
 800ed64:	4610      	mov	r0, r2
 800ed66:	bd30      	pop	{r4, r5, pc}
 800ed68:	4283      	cmp	r3, r0
 800ed6a:	d3f3      	bcc.n	800ed54 <__mcmp+0x18>
 800ed6c:	e7fa      	b.n	800ed64 <__mcmp+0x28>
 800ed6e:	f04f 32ff 	mov.w	r2, #4294967295
 800ed72:	e7f7      	b.n	800ed64 <__mcmp+0x28>

0800ed74 <__mdiff>:
 800ed74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed78:	460c      	mov	r4, r1
 800ed7a:	4606      	mov	r6, r0
 800ed7c:	4611      	mov	r1, r2
 800ed7e:	4620      	mov	r0, r4
 800ed80:	4690      	mov	r8, r2
 800ed82:	f7ff ffdb 	bl	800ed3c <__mcmp>
 800ed86:	1e05      	subs	r5, r0, #0
 800ed88:	d110      	bne.n	800edac <__mdiff+0x38>
 800ed8a:	4629      	mov	r1, r5
 800ed8c:	4630      	mov	r0, r6
 800ed8e:	f7ff fd09 	bl	800e7a4 <_Balloc>
 800ed92:	b930      	cbnz	r0, 800eda2 <__mdiff+0x2e>
 800ed94:	4b3a      	ldr	r3, [pc, #232]	; (800ee80 <__mdiff+0x10c>)
 800ed96:	4602      	mov	r2, r0
 800ed98:	f240 2132 	movw	r1, #562	; 0x232
 800ed9c:	4839      	ldr	r0, [pc, #228]	; (800ee84 <__mdiff+0x110>)
 800ed9e:	f000 fdfd 	bl	800f99c <__assert_func>
 800eda2:	2301      	movs	r3, #1
 800eda4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eda8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edac:	bfa4      	itt	ge
 800edae:	4643      	movge	r3, r8
 800edb0:	46a0      	movge	r8, r4
 800edb2:	4630      	mov	r0, r6
 800edb4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800edb8:	bfa6      	itte	ge
 800edba:	461c      	movge	r4, r3
 800edbc:	2500      	movge	r5, #0
 800edbe:	2501      	movlt	r5, #1
 800edc0:	f7ff fcf0 	bl	800e7a4 <_Balloc>
 800edc4:	b920      	cbnz	r0, 800edd0 <__mdiff+0x5c>
 800edc6:	4b2e      	ldr	r3, [pc, #184]	; (800ee80 <__mdiff+0x10c>)
 800edc8:	4602      	mov	r2, r0
 800edca:	f44f 7110 	mov.w	r1, #576	; 0x240
 800edce:	e7e5      	b.n	800ed9c <__mdiff+0x28>
 800edd0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800edd4:	6926      	ldr	r6, [r4, #16]
 800edd6:	60c5      	str	r5, [r0, #12]
 800edd8:	f104 0914 	add.w	r9, r4, #20
 800eddc:	f108 0514 	add.w	r5, r8, #20
 800ede0:	f100 0e14 	add.w	lr, r0, #20
 800ede4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ede8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800edec:	f108 0210 	add.w	r2, r8, #16
 800edf0:	46f2      	mov	sl, lr
 800edf2:	2100      	movs	r1, #0
 800edf4:	f859 3b04 	ldr.w	r3, [r9], #4
 800edf8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800edfc:	fa1f f883 	uxth.w	r8, r3
 800ee00:	fa11 f18b 	uxtah	r1, r1, fp
 800ee04:	0c1b      	lsrs	r3, r3, #16
 800ee06:	eba1 0808 	sub.w	r8, r1, r8
 800ee0a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ee0e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ee12:	fa1f f888 	uxth.w	r8, r8
 800ee16:	1419      	asrs	r1, r3, #16
 800ee18:	454e      	cmp	r6, r9
 800ee1a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ee1e:	f84a 3b04 	str.w	r3, [sl], #4
 800ee22:	d8e7      	bhi.n	800edf4 <__mdiff+0x80>
 800ee24:	1b33      	subs	r3, r6, r4
 800ee26:	3b15      	subs	r3, #21
 800ee28:	f023 0303 	bic.w	r3, r3, #3
 800ee2c:	3304      	adds	r3, #4
 800ee2e:	3415      	adds	r4, #21
 800ee30:	42a6      	cmp	r6, r4
 800ee32:	bf38      	it	cc
 800ee34:	2304      	movcc	r3, #4
 800ee36:	441d      	add	r5, r3
 800ee38:	4473      	add	r3, lr
 800ee3a:	469e      	mov	lr, r3
 800ee3c:	462e      	mov	r6, r5
 800ee3e:	4566      	cmp	r6, ip
 800ee40:	d30e      	bcc.n	800ee60 <__mdiff+0xec>
 800ee42:	f10c 0203 	add.w	r2, ip, #3
 800ee46:	1b52      	subs	r2, r2, r5
 800ee48:	f022 0203 	bic.w	r2, r2, #3
 800ee4c:	3d03      	subs	r5, #3
 800ee4e:	45ac      	cmp	ip, r5
 800ee50:	bf38      	it	cc
 800ee52:	2200      	movcc	r2, #0
 800ee54:	441a      	add	r2, r3
 800ee56:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ee5a:	b17b      	cbz	r3, 800ee7c <__mdiff+0x108>
 800ee5c:	6107      	str	r7, [r0, #16]
 800ee5e:	e7a3      	b.n	800eda8 <__mdiff+0x34>
 800ee60:	f856 8b04 	ldr.w	r8, [r6], #4
 800ee64:	fa11 f288 	uxtah	r2, r1, r8
 800ee68:	1414      	asrs	r4, r2, #16
 800ee6a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ee6e:	b292      	uxth	r2, r2
 800ee70:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ee74:	f84e 2b04 	str.w	r2, [lr], #4
 800ee78:	1421      	asrs	r1, r4, #16
 800ee7a:	e7e0      	b.n	800ee3e <__mdiff+0xca>
 800ee7c:	3f01      	subs	r7, #1
 800ee7e:	e7ea      	b.n	800ee56 <__mdiff+0xe2>
 800ee80:	080123b8 	.word	0x080123b8
 800ee84:	080124a8 	.word	0x080124a8

0800ee88 <__ulp>:
 800ee88:	b082      	sub	sp, #8
 800ee8a:	ed8d 0b00 	vstr	d0, [sp]
 800ee8e:	9b01      	ldr	r3, [sp, #4]
 800ee90:	4912      	ldr	r1, [pc, #72]	; (800eedc <__ulp+0x54>)
 800ee92:	4019      	ands	r1, r3
 800ee94:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800ee98:	2900      	cmp	r1, #0
 800ee9a:	dd05      	ble.n	800eea8 <__ulp+0x20>
 800ee9c:	2200      	movs	r2, #0
 800ee9e:	460b      	mov	r3, r1
 800eea0:	ec43 2b10 	vmov	d0, r2, r3
 800eea4:	b002      	add	sp, #8
 800eea6:	4770      	bx	lr
 800eea8:	4249      	negs	r1, r1
 800eeaa:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800eeae:	ea4f 5021 	mov.w	r0, r1, asr #20
 800eeb2:	f04f 0200 	mov.w	r2, #0
 800eeb6:	f04f 0300 	mov.w	r3, #0
 800eeba:	da04      	bge.n	800eec6 <__ulp+0x3e>
 800eebc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800eec0:	fa41 f300 	asr.w	r3, r1, r0
 800eec4:	e7ec      	b.n	800eea0 <__ulp+0x18>
 800eec6:	f1a0 0114 	sub.w	r1, r0, #20
 800eeca:	291e      	cmp	r1, #30
 800eecc:	bfda      	itte	le
 800eece:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800eed2:	fa20 f101 	lsrle.w	r1, r0, r1
 800eed6:	2101      	movgt	r1, #1
 800eed8:	460a      	mov	r2, r1
 800eeda:	e7e1      	b.n	800eea0 <__ulp+0x18>
 800eedc:	7ff00000 	.word	0x7ff00000

0800eee0 <__b2d>:
 800eee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eee2:	6905      	ldr	r5, [r0, #16]
 800eee4:	f100 0714 	add.w	r7, r0, #20
 800eee8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800eeec:	1f2e      	subs	r6, r5, #4
 800eeee:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800eef2:	4620      	mov	r0, r4
 800eef4:	f7ff fd48 	bl	800e988 <__hi0bits>
 800eef8:	f1c0 0320 	rsb	r3, r0, #32
 800eefc:	280a      	cmp	r0, #10
 800eefe:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ef7c <__b2d+0x9c>
 800ef02:	600b      	str	r3, [r1, #0]
 800ef04:	dc14      	bgt.n	800ef30 <__b2d+0x50>
 800ef06:	f1c0 0e0b 	rsb	lr, r0, #11
 800ef0a:	fa24 f10e 	lsr.w	r1, r4, lr
 800ef0e:	42b7      	cmp	r7, r6
 800ef10:	ea41 030c 	orr.w	r3, r1, ip
 800ef14:	bf34      	ite	cc
 800ef16:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ef1a:	2100      	movcs	r1, #0
 800ef1c:	3015      	adds	r0, #21
 800ef1e:	fa04 f000 	lsl.w	r0, r4, r0
 800ef22:	fa21 f10e 	lsr.w	r1, r1, lr
 800ef26:	ea40 0201 	orr.w	r2, r0, r1
 800ef2a:	ec43 2b10 	vmov	d0, r2, r3
 800ef2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ef30:	42b7      	cmp	r7, r6
 800ef32:	bf3a      	itte	cc
 800ef34:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ef38:	f1a5 0608 	subcc.w	r6, r5, #8
 800ef3c:	2100      	movcs	r1, #0
 800ef3e:	380b      	subs	r0, #11
 800ef40:	d017      	beq.n	800ef72 <__b2d+0x92>
 800ef42:	f1c0 0c20 	rsb	ip, r0, #32
 800ef46:	fa04 f500 	lsl.w	r5, r4, r0
 800ef4a:	42be      	cmp	r6, r7
 800ef4c:	fa21 f40c 	lsr.w	r4, r1, ip
 800ef50:	ea45 0504 	orr.w	r5, r5, r4
 800ef54:	bf8c      	ite	hi
 800ef56:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ef5a:	2400      	movls	r4, #0
 800ef5c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ef60:	fa01 f000 	lsl.w	r0, r1, r0
 800ef64:	fa24 f40c 	lsr.w	r4, r4, ip
 800ef68:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ef6c:	ea40 0204 	orr.w	r2, r0, r4
 800ef70:	e7db      	b.n	800ef2a <__b2d+0x4a>
 800ef72:	ea44 030c 	orr.w	r3, r4, ip
 800ef76:	460a      	mov	r2, r1
 800ef78:	e7d7      	b.n	800ef2a <__b2d+0x4a>
 800ef7a:	bf00      	nop
 800ef7c:	3ff00000 	.word	0x3ff00000

0800ef80 <__d2b>:
 800ef80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ef84:	4689      	mov	r9, r1
 800ef86:	2101      	movs	r1, #1
 800ef88:	ec57 6b10 	vmov	r6, r7, d0
 800ef8c:	4690      	mov	r8, r2
 800ef8e:	f7ff fc09 	bl	800e7a4 <_Balloc>
 800ef92:	4604      	mov	r4, r0
 800ef94:	b930      	cbnz	r0, 800efa4 <__d2b+0x24>
 800ef96:	4602      	mov	r2, r0
 800ef98:	4b25      	ldr	r3, [pc, #148]	; (800f030 <__d2b+0xb0>)
 800ef9a:	4826      	ldr	r0, [pc, #152]	; (800f034 <__d2b+0xb4>)
 800ef9c:	f240 310a 	movw	r1, #778	; 0x30a
 800efa0:	f000 fcfc 	bl	800f99c <__assert_func>
 800efa4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800efa8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800efac:	bb35      	cbnz	r5, 800effc <__d2b+0x7c>
 800efae:	2e00      	cmp	r6, #0
 800efb0:	9301      	str	r3, [sp, #4]
 800efb2:	d028      	beq.n	800f006 <__d2b+0x86>
 800efb4:	4668      	mov	r0, sp
 800efb6:	9600      	str	r6, [sp, #0]
 800efb8:	f7ff fd06 	bl	800e9c8 <__lo0bits>
 800efbc:	9900      	ldr	r1, [sp, #0]
 800efbe:	b300      	cbz	r0, 800f002 <__d2b+0x82>
 800efc0:	9a01      	ldr	r2, [sp, #4]
 800efc2:	f1c0 0320 	rsb	r3, r0, #32
 800efc6:	fa02 f303 	lsl.w	r3, r2, r3
 800efca:	430b      	orrs	r3, r1
 800efcc:	40c2      	lsrs	r2, r0
 800efce:	6163      	str	r3, [r4, #20]
 800efd0:	9201      	str	r2, [sp, #4]
 800efd2:	9b01      	ldr	r3, [sp, #4]
 800efd4:	61a3      	str	r3, [r4, #24]
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	bf14      	ite	ne
 800efda:	2202      	movne	r2, #2
 800efdc:	2201      	moveq	r2, #1
 800efde:	6122      	str	r2, [r4, #16]
 800efe0:	b1d5      	cbz	r5, 800f018 <__d2b+0x98>
 800efe2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800efe6:	4405      	add	r5, r0
 800efe8:	f8c9 5000 	str.w	r5, [r9]
 800efec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800eff0:	f8c8 0000 	str.w	r0, [r8]
 800eff4:	4620      	mov	r0, r4
 800eff6:	b003      	add	sp, #12
 800eff8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800effc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f000:	e7d5      	b.n	800efae <__d2b+0x2e>
 800f002:	6161      	str	r1, [r4, #20]
 800f004:	e7e5      	b.n	800efd2 <__d2b+0x52>
 800f006:	a801      	add	r0, sp, #4
 800f008:	f7ff fcde 	bl	800e9c8 <__lo0bits>
 800f00c:	9b01      	ldr	r3, [sp, #4]
 800f00e:	6163      	str	r3, [r4, #20]
 800f010:	2201      	movs	r2, #1
 800f012:	6122      	str	r2, [r4, #16]
 800f014:	3020      	adds	r0, #32
 800f016:	e7e3      	b.n	800efe0 <__d2b+0x60>
 800f018:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f01c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f020:	f8c9 0000 	str.w	r0, [r9]
 800f024:	6918      	ldr	r0, [r3, #16]
 800f026:	f7ff fcaf 	bl	800e988 <__hi0bits>
 800f02a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f02e:	e7df      	b.n	800eff0 <__d2b+0x70>
 800f030:	080123b8 	.word	0x080123b8
 800f034:	080124a8 	.word	0x080124a8

0800f038 <__ratio>:
 800f038:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f03c:	4688      	mov	r8, r1
 800f03e:	4669      	mov	r1, sp
 800f040:	4681      	mov	r9, r0
 800f042:	f7ff ff4d 	bl	800eee0 <__b2d>
 800f046:	a901      	add	r1, sp, #4
 800f048:	4640      	mov	r0, r8
 800f04a:	ec55 4b10 	vmov	r4, r5, d0
 800f04e:	f7ff ff47 	bl	800eee0 <__b2d>
 800f052:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f056:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f05a:	eba3 0c02 	sub.w	ip, r3, r2
 800f05e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f062:	1a9b      	subs	r3, r3, r2
 800f064:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f068:	ec51 0b10 	vmov	r0, r1, d0
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	bfd6      	itet	le
 800f070:	460a      	movle	r2, r1
 800f072:	462a      	movgt	r2, r5
 800f074:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f078:	468b      	mov	fp, r1
 800f07a:	462f      	mov	r7, r5
 800f07c:	bfd4      	ite	le
 800f07e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f082:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f086:	4620      	mov	r0, r4
 800f088:	ee10 2a10 	vmov	r2, s0
 800f08c:	465b      	mov	r3, fp
 800f08e:	4639      	mov	r1, r7
 800f090:	f7f1 fbdc 	bl	800084c <__aeabi_ddiv>
 800f094:	ec41 0b10 	vmov	d0, r0, r1
 800f098:	b003      	add	sp, #12
 800f09a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f09e <__copybits>:
 800f09e:	3901      	subs	r1, #1
 800f0a0:	b570      	push	{r4, r5, r6, lr}
 800f0a2:	1149      	asrs	r1, r1, #5
 800f0a4:	6914      	ldr	r4, [r2, #16]
 800f0a6:	3101      	adds	r1, #1
 800f0a8:	f102 0314 	add.w	r3, r2, #20
 800f0ac:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f0b0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f0b4:	1f05      	subs	r5, r0, #4
 800f0b6:	42a3      	cmp	r3, r4
 800f0b8:	d30c      	bcc.n	800f0d4 <__copybits+0x36>
 800f0ba:	1aa3      	subs	r3, r4, r2
 800f0bc:	3b11      	subs	r3, #17
 800f0be:	f023 0303 	bic.w	r3, r3, #3
 800f0c2:	3211      	adds	r2, #17
 800f0c4:	42a2      	cmp	r2, r4
 800f0c6:	bf88      	it	hi
 800f0c8:	2300      	movhi	r3, #0
 800f0ca:	4418      	add	r0, r3
 800f0cc:	2300      	movs	r3, #0
 800f0ce:	4288      	cmp	r0, r1
 800f0d0:	d305      	bcc.n	800f0de <__copybits+0x40>
 800f0d2:	bd70      	pop	{r4, r5, r6, pc}
 800f0d4:	f853 6b04 	ldr.w	r6, [r3], #4
 800f0d8:	f845 6f04 	str.w	r6, [r5, #4]!
 800f0dc:	e7eb      	b.n	800f0b6 <__copybits+0x18>
 800f0de:	f840 3b04 	str.w	r3, [r0], #4
 800f0e2:	e7f4      	b.n	800f0ce <__copybits+0x30>

0800f0e4 <__any_on>:
 800f0e4:	f100 0214 	add.w	r2, r0, #20
 800f0e8:	6900      	ldr	r0, [r0, #16]
 800f0ea:	114b      	asrs	r3, r1, #5
 800f0ec:	4298      	cmp	r0, r3
 800f0ee:	b510      	push	{r4, lr}
 800f0f0:	db11      	blt.n	800f116 <__any_on+0x32>
 800f0f2:	dd0a      	ble.n	800f10a <__any_on+0x26>
 800f0f4:	f011 011f 	ands.w	r1, r1, #31
 800f0f8:	d007      	beq.n	800f10a <__any_on+0x26>
 800f0fa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f0fe:	fa24 f001 	lsr.w	r0, r4, r1
 800f102:	fa00 f101 	lsl.w	r1, r0, r1
 800f106:	428c      	cmp	r4, r1
 800f108:	d10b      	bne.n	800f122 <__any_on+0x3e>
 800f10a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f10e:	4293      	cmp	r3, r2
 800f110:	d803      	bhi.n	800f11a <__any_on+0x36>
 800f112:	2000      	movs	r0, #0
 800f114:	bd10      	pop	{r4, pc}
 800f116:	4603      	mov	r3, r0
 800f118:	e7f7      	b.n	800f10a <__any_on+0x26>
 800f11a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f11e:	2900      	cmp	r1, #0
 800f120:	d0f5      	beq.n	800f10e <__any_on+0x2a>
 800f122:	2001      	movs	r0, #1
 800f124:	e7f6      	b.n	800f114 <__any_on+0x30>

0800f126 <_calloc_r>:
 800f126:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f128:	fba1 2402 	umull	r2, r4, r1, r2
 800f12c:	b94c      	cbnz	r4, 800f142 <_calloc_r+0x1c>
 800f12e:	4611      	mov	r1, r2
 800f130:	9201      	str	r2, [sp, #4]
 800f132:	f000 f87b 	bl	800f22c <_malloc_r>
 800f136:	9a01      	ldr	r2, [sp, #4]
 800f138:	4605      	mov	r5, r0
 800f13a:	b930      	cbnz	r0, 800f14a <_calloc_r+0x24>
 800f13c:	4628      	mov	r0, r5
 800f13e:	b003      	add	sp, #12
 800f140:	bd30      	pop	{r4, r5, pc}
 800f142:	220c      	movs	r2, #12
 800f144:	6002      	str	r2, [r0, #0]
 800f146:	2500      	movs	r5, #0
 800f148:	e7f8      	b.n	800f13c <_calloc_r+0x16>
 800f14a:	4621      	mov	r1, r4
 800f14c:	f7fc f826 	bl	800b19c <memset>
 800f150:	e7f4      	b.n	800f13c <_calloc_r+0x16>
	...

0800f154 <_free_r>:
 800f154:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f156:	2900      	cmp	r1, #0
 800f158:	d044      	beq.n	800f1e4 <_free_r+0x90>
 800f15a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f15e:	9001      	str	r0, [sp, #4]
 800f160:	2b00      	cmp	r3, #0
 800f162:	f1a1 0404 	sub.w	r4, r1, #4
 800f166:	bfb8      	it	lt
 800f168:	18e4      	addlt	r4, r4, r3
 800f16a:	f000 fca5 	bl	800fab8 <__malloc_lock>
 800f16e:	4a1e      	ldr	r2, [pc, #120]	; (800f1e8 <_free_r+0x94>)
 800f170:	9801      	ldr	r0, [sp, #4]
 800f172:	6813      	ldr	r3, [r2, #0]
 800f174:	b933      	cbnz	r3, 800f184 <_free_r+0x30>
 800f176:	6063      	str	r3, [r4, #4]
 800f178:	6014      	str	r4, [r2, #0]
 800f17a:	b003      	add	sp, #12
 800f17c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f180:	f000 bca0 	b.w	800fac4 <__malloc_unlock>
 800f184:	42a3      	cmp	r3, r4
 800f186:	d908      	bls.n	800f19a <_free_r+0x46>
 800f188:	6825      	ldr	r5, [r4, #0]
 800f18a:	1961      	adds	r1, r4, r5
 800f18c:	428b      	cmp	r3, r1
 800f18e:	bf01      	itttt	eq
 800f190:	6819      	ldreq	r1, [r3, #0]
 800f192:	685b      	ldreq	r3, [r3, #4]
 800f194:	1949      	addeq	r1, r1, r5
 800f196:	6021      	streq	r1, [r4, #0]
 800f198:	e7ed      	b.n	800f176 <_free_r+0x22>
 800f19a:	461a      	mov	r2, r3
 800f19c:	685b      	ldr	r3, [r3, #4]
 800f19e:	b10b      	cbz	r3, 800f1a4 <_free_r+0x50>
 800f1a0:	42a3      	cmp	r3, r4
 800f1a2:	d9fa      	bls.n	800f19a <_free_r+0x46>
 800f1a4:	6811      	ldr	r1, [r2, #0]
 800f1a6:	1855      	adds	r5, r2, r1
 800f1a8:	42a5      	cmp	r5, r4
 800f1aa:	d10b      	bne.n	800f1c4 <_free_r+0x70>
 800f1ac:	6824      	ldr	r4, [r4, #0]
 800f1ae:	4421      	add	r1, r4
 800f1b0:	1854      	adds	r4, r2, r1
 800f1b2:	42a3      	cmp	r3, r4
 800f1b4:	6011      	str	r1, [r2, #0]
 800f1b6:	d1e0      	bne.n	800f17a <_free_r+0x26>
 800f1b8:	681c      	ldr	r4, [r3, #0]
 800f1ba:	685b      	ldr	r3, [r3, #4]
 800f1bc:	6053      	str	r3, [r2, #4]
 800f1be:	4421      	add	r1, r4
 800f1c0:	6011      	str	r1, [r2, #0]
 800f1c2:	e7da      	b.n	800f17a <_free_r+0x26>
 800f1c4:	d902      	bls.n	800f1cc <_free_r+0x78>
 800f1c6:	230c      	movs	r3, #12
 800f1c8:	6003      	str	r3, [r0, #0]
 800f1ca:	e7d6      	b.n	800f17a <_free_r+0x26>
 800f1cc:	6825      	ldr	r5, [r4, #0]
 800f1ce:	1961      	adds	r1, r4, r5
 800f1d0:	428b      	cmp	r3, r1
 800f1d2:	bf04      	itt	eq
 800f1d4:	6819      	ldreq	r1, [r3, #0]
 800f1d6:	685b      	ldreq	r3, [r3, #4]
 800f1d8:	6063      	str	r3, [r4, #4]
 800f1da:	bf04      	itt	eq
 800f1dc:	1949      	addeq	r1, r1, r5
 800f1de:	6021      	streq	r1, [r4, #0]
 800f1e0:	6054      	str	r4, [r2, #4]
 800f1e2:	e7ca      	b.n	800f17a <_free_r+0x26>
 800f1e4:	b003      	add	sp, #12
 800f1e6:	bd30      	pop	{r4, r5, pc}
 800f1e8:	20005f2c 	.word	0x20005f2c

0800f1ec <sbrk_aligned>:
 800f1ec:	b570      	push	{r4, r5, r6, lr}
 800f1ee:	4e0e      	ldr	r6, [pc, #56]	; (800f228 <sbrk_aligned+0x3c>)
 800f1f0:	460c      	mov	r4, r1
 800f1f2:	6831      	ldr	r1, [r6, #0]
 800f1f4:	4605      	mov	r5, r0
 800f1f6:	b911      	cbnz	r1, 800f1fe <sbrk_aligned+0x12>
 800f1f8:	f000 fb4a 	bl	800f890 <_sbrk_r>
 800f1fc:	6030      	str	r0, [r6, #0]
 800f1fe:	4621      	mov	r1, r4
 800f200:	4628      	mov	r0, r5
 800f202:	f000 fb45 	bl	800f890 <_sbrk_r>
 800f206:	1c43      	adds	r3, r0, #1
 800f208:	d00a      	beq.n	800f220 <sbrk_aligned+0x34>
 800f20a:	1cc4      	adds	r4, r0, #3
 800f20c:	f024 0403 	bic.w	r4, r4, #3
 800f210:	42a0      	cmp	r0, r4
 800f212:	d007      	beq.n	800f224 <sbrk_aligned+0x38>
 800f214:	1a21      	subs	r1, r4, r0
 800f216:	4628      	mov	r0, r5
 800f218:	f000 fb3a 	bl	800f890 <_sbrk_r>
 800f21c:	3001      	adds	r0, #1
 800f21e:	d101      	bne.n	800f224 <sbrk_aligned+0x38>
 800f220:	f04f 34ff 	mov.w	r4, #4294967295
 800f224:	4620      	mov	r0, r4
 800f226:	bd70      	pop	{r4, r5, r6, pc}
 800f228:	20005f30 	.word	0x20005f30

0800f22c <_malloc_r>:
 800f22c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f230:	1ccd      	adds	r5, r1, #3
 800f232:	f025 0503 	bic.w	r5, r5, #3
 800f236:	3508      	adds	r5, #8
 800f238:	2d0c      	cmp	r5, #12
 800f23a:	bf38      	it	cc
 800f23c:	250c      	movcc	r5, #12
 800f23e:	2d00      	cmp	r5, #0
 800f240:	4607      	mov	r7, r0
 800f242:	db01      	blt.n	800f248 <_malloc_r+0x1c>
 800f244:	42a9      	cmp	r1, r5
 800f246:	d905      	bls.n	800f254 <_malloc_r+0x28>
 800f248:	230c      	movs	r3, #12
 800f24a:	603b      	str	r3, [r7, #0]
 800f24c:	2600      	movs	r6, #0
 800f24e:	4630      	mov	r0, r6
 800f250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f254:	4e2e      	ldr	r6, [pc, #184]	; (800f310 <_malloc_r+0xe4>)
 800f256:	f000 fc2f 	bl	800fab8 <__malloc_lock>
 800f25a:	6833      	ldr	r3, [r6, #0]
 800f25c:	461c      	mov	r4, r3
 800f25e:	bb34      	cbnz	r4, 800f2ae <_malloc_r+0x82>
 800f260:	4629      	mov	r1, r5
 800f262:	4638      	mov	r0, r7
 800f264:	f7ff ffc2 	bl	800f1ec <sbrk_aligned>
 800f268:	1c43      	adds	r3, r0, #1
 800f26a:	4604      	mov	r4, r0
 800f26c:	d14d      	bne.n	800f30a <_malloc_r+0xde>
 800f26e:	6834      	ldr	r4, [r6, #0]
 800f270:	4626      	mov	r6, r4
 800f272:	2e00      	cmp	r6, #0
 800f274:	d140      	bne.n	800f2f8 <_malloc_r+0xcc>
 800f276:	6823      	ldr	r3, [r4, #0]
 800f278:	4631      	mov	r1, r6
 800f27a:	4638      	mov	r0, r7
 800f27c:	eb04 0803 	add.w	r8, r4, r3
 800f280:	f000 fb06 	bl	800f890 <_sbrk_r>
 800f284:	4580      	cmp	r8, r0
 800f286:	d13a      	bne.n	800f2fe <_malloc_r+0xd2>
 800f288:	6821      	ldr	r1, [r4, #0]
 800f28a:	3503      	adds	r5, #3
 800f28c:	1a6d      	subs	r5, r5, r1
 800f28e:	f025 0503 	bic.w	r5, r5, #3
 800f292:	3508      	adds	r5, #8
 800f294:	2d0c      	cmp	r5, #12
 800f296:	bf38      	it	cc
 800f298:	250c      	movcc	r5, #12
 800f29a:	4629      	mov	r1, r5
 800f29c:	4638      	mov	r0, r7
 800f29e:	f7ff ffa5 	bl	800f1ec <sbrk_aligned>
 800f2a2:	3001      	adds	r0, #1
 800f2a4:	d02b      	beq.n	800f2fe <_malloc_r+0xd2>
 800f2a6:	6823      	ldr	r3, [r4, #0]
 800f2a8:	442b      	add	r3, r5
 800f2aa:	6023      	str	r3, [r4, #0]
 800f2ac:	e00e      	b.n	800f2cc <_malloc_r+0xa0>
 800f2ae:	6822      	ldr	r2, [r4, #0]
 800f2b0:	1b52      	subs	r2, r2, r5
 800f2b2:	d41e      	bmi.n	800f2f2 <_malloc_r+0xc6>
 800f2b4:	2a0b      	cmp	r2, #11
 800f2b6:	d916      	bls.n	800f2e6 <_malloc_r+0xba>
 800f2b8:	1961      	adds	r1, r4, r5
 800f2ba:	42a3      	cmp	r3, r4
 800f2bc:	6025      	str	r5, [r4, #0]
 800f2be:	bf18      	it	ne
 800f2c0:	6059      	strne	r1, [r3, #4]
 800f2c2:	6863      	ldr	r3, [r4, #4]
 800f2c4:	bf08      	it	eq
 800f2c6:	6031      	streq	r1, [r6, #0]
 800f2c8:	5162      	str	r2, [r4, r5]
 800f2ca:	604b      	str	r3, [r1, #4]
 800f2cc:	4638      	mov	r0, r7
 800f2ce:	f104 060b 	add.w	r6, r4, #11
 800f2d2:	f000 fbf7 	bl	800fac4 <__malloc_unlock>
 800f2d6:	f026 0607 	bic.w	r6, r6, #7
 800f2da:	1d23      	adds	r3, r4, #4
 800f2dc:	1af2      	subs	r2, r6, r3
 800f2de:	d0b6      	beq.n	800f24e <_malloc_r+0x22>
 800f2e0:	1b9b      	subs	r3, r3, r6
 800f2e2:	50a3      	str	r3, [r4, r2]
 800f2e4:	e7b3      	b.n	800f24e <_malloc_r+0x22>
 800f2e6:	6862      	ldr	r2, [r4, #4]
 800f2e8:	42a3      	cmp	r3, r4
 800f2ea:	bf0c      	ite	eq
 800f2ec:	6032      	streq	r2, [r6, #0]
 800f2ee:	605a      	strne	r2, [r3, #4]
 800f2f0:	e7ec      	b.n	800f2cc <_malloc_r+0xa0>
 800f2f2:	4623      	mov	r3, r4
 800f2f4:	6864      	ldr	r4, [r4, #4]
 800f2f6:	e7b2      	b.n	800f25e <_malloc_r+0x32>
 800f2f8:	4634      	mov	r4, r6
 800f2fa:	6876      	ldr	r6, [r6, #4]
 800f2fc:	e7b9      	b.n	800f272 <_malloc_r+0x46>
 800f2fe:	230c      	movs	r3, #12
 800f300:	603b      	str	r3, [r7, #0]
 800f302:	4638      	mov	r0, r7
 800f304:	f000 fbde 	bl	800fac4 <__malloc_unlock>
 800f308:	e7a1      	b.n	800f24e <_malloc_r+0x22>
 800f30a:	6025      	str	r5, [r4, #0]
 800f30c:	e7de      	b.n	800f2cc <_malloc_r+0xa0>
 800f30e:	bf00      	nop
 800f310:	20005f2c 	.word	0x20005f2c

0800f314 <__ssputs_r>:
 800f314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f318:	688e      	ldr	r6, [r1, #8]
 800f31a:	429e      	cmp	r6, r3
 800f31c:	4682      	mov	sl, r0
 800f31e:	460c      	mov	r4, r1
 800f320:	4690      	mov	r8, r2
 800f322:	461f      	mov	r7, r3
 800f324:	d838      	bhi.n	800f398 <__ssputs_r+0x84>
 800f326:	898a      	ldrh	r2, [r1, #12]
 800f328:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f32c:	d032      	beq.n	800f394 <__ssputs_r+0x80>
 800f32e:	6825      	ldr	r5, [r4, #0]
 800f330:	6909      	ldr	r1, [r1, #16]
 800f332:	eba5 0901 	sub.w	r9, r5, r1
 800f336:	6965      	ldr	r5, [r4, #20]
 800f338:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f33c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f340:	3301      	adds	r3, #1
 800f342:	444b      	add	r3, r9
 800f344:	106d      	asrs	r5, r5, #1
 800f346:	429d      	cmp	r5, r3
 800f348:	bf38      	it	cc
 800f34a:	461d      	movcc	r5, r3
 800f34c:	0553      	lsls	r3, r2, #21
 800f34e:	d531      	bpl.n	800f3b4 <__ssputs_r+0xa0>
 800f350:	4629      	mov	r1, r5
 800f352:	f7ff ff6b 	bl	800f22c <_malloc_r>
 800f356:	4606      	mov	r6, r0
 800f358:	b950      	cbnz	r0, 800f370 <__ssputs_r+0x5c>
 800f35a:	230c      	movs	r3, #12
 800f35c:	f8ca 3000 	str.w	r3, [sl]
 800f360:	89a3      	ldrh	r3, [r4, #12]
 800f362:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f366:	81a3      	strh	r3, [r4, #12]
 800f368:	f04f 30ff 	mov.w	r0, #4294967295
 800f36c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f370:	6921      	ldr	r1, [r4, #16]
 800f372:	464a      	mov	r2, r9
 800f374:	f7fb ff04 	bl	800b180 <memcpy>
 800f378:	89a3      	ldrh	r3, [r4, #12]
 800f37a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f37e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f382:	81a3      	strh	r3, [r4, #12]
 800f384:	6126      	str	r6, [r4, #16]
 800f386:	6165      	str	r5, [r4, #20]
 800f388:	444e      	add	r6, r9
 800f38a:	eba5 0509 	sub.w	r5, r5, r9
 800f38e:	6026      	str	r6, [r4, #0]
 800f390:	60a5      	str	r5, [r4, #8]
 800f392:	463e      	mov	r6, r7
 800f394:	42be      	cmp	r6, r7
 800f396:	d900      	bls.n	800f39a <__ssputs_r+0x86>
 800f398:	463e      	mov	r6, r7
 800f39a:	6820      	ldr	r0, [r4, #0]
 800f39c:	4632      	mov	r2, r6
 800f39e:	4641      	mov	r1, r8
 800f3a0:	f000 fb70 	bl	800fa84 <memmove>
 800f3a4:	68a3      	ldr	r3, [r4, #8]
 800f3a6:	1b9b      	subs	r3, r3, r6
 800f3a8:	60a3      	str	r3, [r4, #8]
 800f3aa:	6823      	ldr	r3, [r4, #0]
 800f3ac:	4433      	add	r3, r6
 800f3ae:	6023      	str	r3, [r4, #0]
 800f3b0:	2000      	movs	r0, #0
 800f3b2:	e7db      	b.n	800f36c <__ssputs_r+0x58>
 800f3b4:	462a      	mov	r2, r5
 800f3b6:	f000 fb8b 	bl	800fad0 <_realloc_r>
 800f3ba:	4606      	mov	r6, r0
 800f3bc:	2800      	cmp	r0, #0
 800f3be:	d1e1      	bne.n	800f384 <__ssputs_r+0x70>
 800f3c0:	6921      	ldr	r1, [r4, #16]
 800f3c2:	4650      	mov	r0, sl
 800f3c4:	f7ff fec6 	bl	800f154 <_free_r>
 800f3c8:	e7c7      	b.n	800f35a <__ssputs_r+0x46>
	...

0800f3cc <_svfiprintf_r>:
 800f3cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3d0:	4698      	mov	r8, r3
 800f3d2:	898b      	ldrh	r3, [r1, #12]
 800f3d4:	061b      	lsls	r3, r3, #24
 800f3d6:	b09d      	sub	sp, #116	; 0x74
 800f3d8:	4607      	mov	r7, r0
 800f3da:	460d      	mov	r5, r1
 800f3dc:	4614      	mov	r4, r2
 800f3de:	d50e      	bpl.n	800f3fe <_svfiprintf_r+0x32>
 800f3e0:	690b      	ldr	r3, [r1, #16]
 800f3e2:	b963      	cbnz	r3, 800f3fe <_svfiprintf_r+0x32>
 800f3e4:	2140      	movs	r1, #64	; 0x40
 800f3e6:	f7ff ff21 	bl	800f22c <_malloc_r>
 800f3ea:	6028      	str	r0, [r5, #0]
 800f3ec:	6128      	str	r0, [r5, #16]
 800f3ee:	b920      	cbnz	r0, 800f3fa <_svfiprintf_r+0x2e>
 800f3f0:	230c      	movs	r3, #12
 800f3f2:	603b      	str	r3, [r7, #0]
 800f3f4:	f04f 30ff 	mov.w	r0, #4294967295
 800f3f8:	e0d1      	b.n	800f59e <_svfiprintf_r+0x1d2>
 800f3fa:	2340      	movs	r3, #64	; 0x40
 800f3fc:	616b      	str	r3, [r5, #20]
 800f3fe:	2300      	movs	r3, #0
 800f400:	9309      	str	r3, [sp, #36]	; 0x24
 800f402:	2320      	movs	r3, #32
 800f404:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f408:	f8cd 800c 	str.w	r8, [sp, #12]
 800f40c:	2330      	movs	r3, #48	; 0x30
 800f40e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f5b8 <_svfiprintf_r+0x1ec>
 800f412:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f416:	f04f 0901 	mov.w	r9, #1
 800f41a:	4623      	mov	r3, r4
 800f41c:	469a      	mov	sl, r3
 800f41e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f422:	b10a      	cbz	r2, 800f428 <_svfiprintf_r+0x5c>
 800f424:	2a25      	cmp	r2, #37	; 0x25
 800f426:	d1f9      	bne.n	800f41c <_svfiprintf_r+0x50>
 800f428:	ebba 0b04 	subs.w	fp, sl, r4
 800f42c:	d00b      	beq.n	800f446 <_svfiprintf_r+0x7a>
 800f42e:	465b      	mov	r3, fp
 800f430:	4622      	mov	r2, r4
 800f432:	4629      	mov	r1, r5
 800f434:	4638      	mov	r0, r7
 800f436:	f7ff ff6d 	bl	800f314 <__ssputs_r>
 800f43a:	3001      	adds	r0, #1
 800f43c:	f000 80aa 	beq.w	800f594 <_svfiprintf_r+0x1c8>
 800f440:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f442:	445a      	add	r2, fp
 800f444:	9209      	str	r2, [sp, #36]	; 0x24
 800f446:	f89a 3000 	ldrb.w	r3, [sl]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	f000 80a2 	beq.w	800f594 <_svfiprintf_r+0x1c8>
 800f450:	2300      	movs	r3, #0
 800f452:	f04f 32ff 	mov.w	r2, #4294967295
 800f456:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f45a:	f10a 0a01 	add.w	sl, sl, #1
 800f45e:	9304      	str	r3, [sp, #16]
 800f460:	9307      	str	r3, [sp, #28]
 800f462:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f466:	931a      	str	r3, [sp, #104]	; 0x68
 800f468:	4654      	mov	r4, sl
 800f46a:	2205      	movs	r2, #5
 800f46c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f470:	4851      	ldr	r0, [pc, #324]	; (800f5b8 <_svfiprintf_r+0x1ec>)
 800f472:	f7f0 feb5 	bl	80001e0 <memchr>
 800f476:	9a04      	ldr	r2, [sp, #16]
 800f478:	b9d8      	cbnz	r0, 800f4b2 <_svfiprintf_r+0xe6>
 800f47a:	06d0      	lsls	r0, r2, #27
 800f47c:	bf44      	itt	mi
 800f47e:	2320      	movmi	r3, #32
 800f480:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f484:	0711      	lsls	r1, r2, #28
 800f486:	bf44      	itt	mi
 800f488:	232b      	movmi	r3, #43	; 0x2b
 800f48a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f48e:	f89a 3000 	ldrb.w	r3, [sl]
 800f492:	2b2a      	cmp	r3, #42	; 0x2a
 800f494:	d015      	beq.n	800f4c2 <_svfiprintf_r+0xf6>
 800f496:	9a07      	ldr	r2, [sp, #28]
 800f498:	4654      	mov	r4, sl
 800f49a:	2000      	movs	r0, #0
 800f49c:	f04f 0c0a 	mov.w	ip, #10
 800f4a0:	4621      	mov	r1, r4
 800f4a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f4a6:	3b30      	subs	r3, #48	; 0x30
 800f4a8:	2b09      	cmp	r3, #9
 800f4aa:	d94e      	bls.n	800f54a <_svfiprintf_r+0x17e>
 800f4ac:	b1b0      	cbz	r0, 800f4dc <_svfiprintf_r+0x110>
 800f4ae:	9207      	str	r2, [sp, #28]
 800f4b0:	e014      	b.n	800f4dc <_svfiprintf_r+0x110>
 800f4b2:	eba0 0308 	sub.w	r3, r0, r8
 800f4b6:	fa09 f303 	lsl.w	r3, r9, r3
 800f4ba:	4313      	orrs	r3, r2
 800f4bc:	9304      	str	r3, [sp, #16]
 800f4be:	46a2      	mov	sl, r4
 800f4c0:	e7d2      	b.n	800f468 <_svfiprintf_r+0x9c>
 800f4c2:	9b03      	ldr	r3, [sp, #12]
 800f4c4:	1d19      	adds	r1, r3, #4
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	9103      	str	r1, [sp, #12]
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	bfbb      	ittet	lt
 800f4ce:	425b      	neglt	r3, r3
 800f4d0:	f042 0202 	orrlt.w	r2, r2, #2
 800f4d4:	9307      	strge	r3, [sp, #28]
 800f4d6:	9307      	strlt	r3, [sp, #28]
 800f4d8:	bfb8      	it	lt
 800f4da:	9204      	strlt	r2, [sp, #16]
 800f4dc:	7823      	ldrb	r3, [r4, #0]
 800f4de:	2b2e      	cmp	r3, #46	; 0x2e
 800f4e0:	d10c      	bne.n	800f4fc <_svfiprintf_r+0x130>
 800f4e2:	7863      	ldrb	r3, [r4, #1]
 800f4e4:	2b2a      	cmp	r3, #42	; 0x2a
 800f4e6:	d135      	bne.n	800f554 <_svfiprintf_r+0x188>
 800f4e8:	9b03      	ldr	r3, [sp, #12]
 800f4ea:	1d1a      	adds	r2, r3, #4
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	9203      	str	r2, [sp, #12]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	bfb8      	it	lt
 800f4f4:	f04f 33ff 	movlt.w	r3, #4294967295
 800f4f8:	3402      	adds	r4, #2
 800f4fa:	9305      	str	r3, [sp, #20]
 800f4fc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f5c8 <_svfiprintf_r+0x1fc>
 800f500:	7821      	ldrb	r1, [r4, #0]
 800f502:	2203      	movs	r2, #3
 800f504:	4650      	mov	r0, sl
 800f506:	f7f0 fe6b 	bl	80001e0 <memchr>
 800f50a:	b140      	cbz	r0, 800f51e <_svfiprintf_r+0x152>
 800f50c:	2340      	movs	r3, #64	; 0x40
 800f50e:	eba0 000a 	sub.w	r0, r0, sl
 800f512:	fa03 f000 	lsl.w	r0, r3, r0
 800f516:	9b04      	ldr	r3, [sp, #16]
 800f518:	4303      	orrs	r3, r0
 800f51a:	3401      	adds	r4, #1
 800f51c:	9304      	str	r3, [sp, #16]
 800f51e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f522:	4826      	ldr	r0, [pc, #152]	; (800f5bc <_svfiprintf_r+0x1f0>)
 800f524:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f528:	2206      	movs	r2, #6
 800f52a:	f7f0 fe59 	bl	80001e0 <memchr>
 800f52e:	2800      	cmp	r0, #0
 800f530:	d038      	beq.n	800f5a4 <_svfiprintf_r+0x1d8>
 800f532:	4b23      	ldr	r3, [pc, #140]	; (800f5c0 <_svfiprintf_r+0x1f4>)
 800f534:	bb1b      	cbnz	r3, 800f57e <_svfiprintf_r+0x1b2>
 800f536:	9b03      	ldr	r3, [sp, #12]
 800f538:	3307      	adds	r3, #7
 800f53a:	f023 0307 	bic.w	r3, r3, #7
 800f53e:	3308      	adds	r3, #8
 800f540:	9303      	str	r3, [sp, #12]
 800f542:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f544:	4433      	add	r3, r6
 800f546:	9309      	str	r3, [sp, #36]	; 0x24
 800f548:	e767      	b.n	800f41a <_svfiprintf_r+0x4e>
 800f54a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f54e:	460c      	mov	r4, r1
 800f550:	2001      	movs	r0, #1
 800f552:	e7a5      	b.n	800f4a0 <_svfiprintf_r+0xd4>
 800f554:	2300      	movs	r3, #0
 800f556:	3401      	adds	r4, #1
 800f558:	9305      	str	r3, [sp, #20]
 800f55a:	4619      	mov	r1, r3
 800f55c:	f04f 0c0a 	mov.w	ip, #10
 800f560:	4620      	mov	r0, r4
 800f562:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f566:	3a30      	subs	r2, #48	; 0x30
 800f568:	2a09      	cmp	r2, #9
 800f56a:	d903      	bls.n	800f574 <_svfiprintf_r+0x1a8>
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d0c5      	beq.n	800f4fc <_svfiprintf_r+0x130>
 800f570:	9105      	str	r1, [sp, #20]
 800f572:	e7c3      	b.n	800f4fc <_svfiprintf_r+0x130>
 800f574:	fb0c 2101 	mla	r1, ip, r1, r2
 800f578:	4604      	mov	r4, r0
 800f57a:	2301      	movs	r3, #1
 800f57c:	e7f0      	b.n	800f560 <_svfiprintf_r+0x194>
 800f57e:	ab03      	add	r3, sp, #12
 800f580:	9300      	str	r3, [sp, #0]
 800f582:	462a      	mov	r2, r5
 800f584:	4b0f      	ldr	r3, [pc, #60]	; (800f5c4 <_svfiprintf_r+0x1f8>)
 800f586:	a904      	add	r1, sp, #16
 800f588:	4638      	mov	r0, r7
 800f58a:	f7fb feaf 	bl	800b2ec <_printf_float>
 800f58e:	1c42      	adds	r2, r0, #1
 800f590:	4606      	mov	r6, r0
 800f592:	d1d6      	bne.n	800f542 <_svfiprintf_r+0x176>
 800f594:	89ab      	ldrh	r3, [r5, #12]
 800f596:	065b      	lsls	r3, r3, #25
 800f598:	f53f af2c 	bmi.w	800f3f4 <_svfiprintf_r+0x28>
 800f59c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f59e:	b01d      	add	sp, #116	; 0x74
 800f5a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5a4:	ab03      	add	r3, sp, #12
 800f5a6:	9300      	str	r3, [sp, #0]
 800f5a8:	462a      	mov	r2, r5
 800f5aa:	4b06      	ldr	r3, [pc, #24]	; (800f5c4 <_svfiprintf_r+0x1f8>)
 800f5ac:	a904      	add	r1, sp, #16
 800f5ae:	4638      	mov	r0, r7
 800f5b0:	f7fc f940 	bl	800b834 <_printf_i>
 800f5b4:	e7eb      	b.n	800f58e <_svfiprintf_r+0x1c2>
 800f5b6:	bf00      	nop
 800f5b8:	08012604 	.word	0x08012604
 800f5bc:	0801260e 	.word	0x0801260e
 800f5c0:	0800b2ed 	.word	0x0800b2ed
 800f5c4:	0800f315 	.word	0x0800f315
 800f5c8:	0801260a 	.word	0x0801260a

0800f5cc <__sfputc_r>:
 800f5cc:	6893      	ldr	r3, [r2, #8]
 800f5ce:	3b01      	subs	r3, #1
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	b410      	push	{r4}
 800f5d4:	6093      	str	r3, [r2, #8]
 800f5d6:	da08      	bge.n	800f5ea <__sfputc_r+0x1e>
 800f5d8:	6994      	ldr	r4, [r2, #24]
 800f5da:	42a3      	cmp	r3, r4
 800f5dc:	db01      	blt.n	800f5e2 <__sfputc_r+0x16>
 800f5de:	290a      	cmp	r1, #10
 800f5e0:	d103      	bne.n	800f5ea <__sfputc_r+0x1e>
 800f5e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f5e6:	f7fd bbf5 	b.w	800cdd4 <__swbuf_r>
 800f5ea:	6813      	ldr	r3, [r2, #0]
 800f5ec:	1c58      	adds	r0, r3, #1
 800f5ee:	6010      	str	r0, [r2, #0]
 800f5f0:	7019      	strb	r1, [r3, #0]
 800f5f2:	4608      	mov	r0, r1
 800f5f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f5f8:	4770      	bx	lr

0800f5fa <__sfputs_r>:
 800f5fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5fc:	4606      	mov	r6, r0
 800f5fe:	460f      	mov	r7, r1
 800f600:	4614      	mov	r4, r2
 800f602:	18d5      	adds	r5, r2, r3
 800f604:	42ac      	cmp	r4, r5
 800f606:	d101      	bne.n	800f60c <__sfputs_r+0x12>
 800f608:	2000      	movs	r0, #0
 800f60a:	e007      	b.n	800f61c <__sfputs_r+0x22>
 800f60c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f610:	463a      	mov	r2, r7
 800f612:	4630      	mov	r0, r6
 800f614:	f7ff ffda 	bl	800f5cc <__sfputc_r>
 800f618:	1c43      	adds	r3, r0, #1
 800f61a:	d1f3      	bne.n	800f604 <__sfputs_r+0xa>
 800f61c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f620 <_vfiprintf_r>:
 800f620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f624:	460d      	mov	r5, r1
 800f626:	b09d      	sub	sp, #116	; 0x74
 800f628:	4614      	mov	r4, r2
 800f62a:	4698      	mov	r8, r3
 800f62c:	4606      	mov	r6, r0
 800f62e:	b118      	cbz	r0, 800f638 <_vfiprintf_r+0x18>
 800f630:	6983      	ldr	r3, [r0, #24]
 800f632:	b90b      	cbnz	r3, 800f638 <_vfiprintf_r+0x18>
 800f634:	f7fe fc24 	bl	800de80 <__sinit>
 800f638:	4b89      	ldr	r3, [pc, #548]	; (800f860 <_vfiprintf_r+0x240>)
 800f63a:	429d      	cmp	r5, r3
 800f63c:	d11b      	bne.n	800f676 <_vfiprintf_r+0x56>
 800f63e:	6875      	ldr	r5, [r6, #4]
 800f640:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f642:	07d9      	lsls	r1, r3, #31
 800f644:	d405      	bmi.n	800f652 <_vfiprintf_r+0x32>
 800f646:	89ab      	ldrh	r3, [r5, #12]
 800f648:	059a      	lsls	r2, r3, #22
 800f64a:	d402      	bmi.n	800f652 <_vfiprintf_r+0x32>
 800f64c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f64e:	f7ff f828 	bl	800e6a2 <__retarget_lock_acquire_recursive>
 800f652:	89ab      	ldrh	r3, [r5, #12]
 800f654:	071b      	lsls	r3, r3, #28
 800f656:	d501      	bpl.n	800f65c <_vfiprintf_r+0x3c>
 800f658:	692b      	ldr	r3, [r5, #16]
 800f65a:	b9eb      	cbnz	r3, 800f698 <_vfiprintf_r+0x78>
 800f65c:	4629      	mov	r1, r5
 800f65e:	4630      	mov	r0, r6
 800f660:	f7fd fc0a 	bl	800ce78 <__swsetup_r>
 800f664:	b1c0      	cbz	r0, 800f698 <_vfiprintf_r+0x78>
 800f666:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f668:	07dc      	lsls	r4, r3, #31
 800f66a:	d50e      	bpl.n	800f68a <_vfiprintf_r+0x6a>
 800f66c:	f04f 30ff 	mov.w	r0, #4294967295
 800f670:	b01d      	add	sp, #116	; 0x74
 800f672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f676:	4b7b      	ldr	r3, [pc, #492]	; (800f864 <_vfiprintf_r+0x244>)
 800f678:	429d      	cmp	r5, r3
 800f67a:	d101      	bne.n	800f680 <_vfiprintf_r+0x60>
 800f67c:	68b5      	ldr	r5, [r6, #8]
 800f67e:	e7df      	b.n	800f640 <_vfiprintf_r+0x20>
 800f680:	4b79      	ldr	r3, [pc, #484]	; (800f868 <_vfiprintf_r+0x248>)
 800f682:	429d      	cmp	r5, r3
 800f684:	bf08      	it	eq
 800f686:	68f5      	ldreq	r5, [r6, #12]
 800f688:	e7da      	b.n	800f640 <_vfiprintf_r+0x20>
 800f68a:	89ab      	ldrh	r3, [r5, #12]
 800f68c:	0598      	lsls	r0, r3, #22
 800f68e:	d4ed      	bmi.n	800f66c <_vfiprintf_r+0x4c>
 800f690:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f692:	f7ff f807 	bl	800e6a4 <__retarget_lock_release_recursive>
 800f696:	e7e9      	b.n	800f66c <_vfiprintf_r+0x4c>
 800f698:	2300      	movs	r3, #0
 800f69a:	9309      	str	r3, [sp, #36]	; 0x24
 800f69c:	2320      	movs	r3, #32
 800f69e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f6a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800f6a6:	2330      	movs	r3, #48	; 0x30
 800f6a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f86c <_vfiprintf_r+0x24c>
 800f6ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f6b0:	f04f 0901 	mov.w	r9, #1
 800f6b4:	4623      	mov	r3, r4
 800f6b6:	469a      	mov	sl, r3
 800f6b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f6bc:	b10a      	cbz	r2, 800f6c2 <_vfiprintf_r+0xa2>
 800f6be:	2a25      	cmp	r2, #37	; 0x25
 800f6c0:	d1f9      	bne.n	800f6b6 <_vfiprintf_r+0x96>
 800f6c2:	ebba 0b04 	subs.w	fp, sl, r4
 800f6c6:	d00b      	beq.n	800f6e0 <_vfiprintf_r+0xc0>
 800f6c8:	465b      	mov	r3, fp
 800f6ca:	4622      	mov	r2, r4
 800f6cc:	4629      	mov	r1, r5
 800f6ce:	4630      	mov	r0, r6
 800f6d0:	f7ff ff93 	bl	800f5fa <__sfputs_r>
 800f6d4:	3001      	adds	r0, #1
 800f6d6:	f000 80aa 	beq.w	800f82e <_vfiprintf_r+0x20e>
 800f6da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f6dc:	445a      	add	r2, fp
 800f6de:	9209      	str	r2, [sp, #36]	; 0x24
 800f6e0:	f89a 3000 	ldrb.w	r3, [sl]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	f000 80a2 	beq.w	800f82e <_vfiprintf_r+0x20e>
 800f6ea:	2300      	movs	r3, #0
 800f6ec:	f04f 32ff 	mov.w	r2, #4294967295
 800f6f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f6f4:	f10a 0a01 	add.w	sl, sl, #1
 800f6f8:	9304      	str	r3, [sp, #16]
 800f6fa:	9307      	str	r3, [sp, #28]
 800f6fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f700:	931a      	str	r3, [sp, #104]	; 0x68
 800f702:	4654      	mov	r4, sl
 800f704:	2205      	movs	r2, #5
 800f706:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f70a:	4858      	ldr	r0, [pc, #352]	; (800f86c <_vfiprintf_r+0x24c>)
 800f70c:	f7f0 fd68 	bl	80001e0 <memchr>
 800f710:	9a04      	ldr	r2, [sp, #16]
 800f712:	b9d8      	cbnz	r0, 800f74c <_vfiprintf_r+0x12c>
 800f714:	06d1      	lsls	r1, r2, #27
 800f716:	bf44      	itt	mi
 800f718:	2320      	movmi	r3, #32
 800f71a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f71e:	0713      	lsls	r3, r2, #28
 800f720:	bf44      	itt	mi
 800f722:	232b      	movmi	r3, #43	; 0x2b
 800f724:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f728:	f89a 3000 	ldrb.w	r3, [sl]
 800f72c:	2b2a      	cmp	r3, #42	; 0x2a
 800f72e:	d015      	beq.n	800f75c <_vfiprintf_r+0x13c>
 800f730:	9a07      	ldr	r2, [sp, #28]
 800f732:	4654      	mov	r4, sl
 800f734:	2000      	movs	r0, #0
 800f736:	f04f 0c0a 	mov.w	ip, #10
 800f73a:	4621      	mov	r1, r4
 800f73c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f740:	3b30      	subs	r3, #48	; 0x30
 800f742:	2b09      	cmp	r3, #9
 800f744:	d94e      	bls.n	800f7e4 <_vfiprintf_r+0x1c4>
 800f746:	b1b0      	cbz	r0, 800f776 <_vfiprintf_r+0x156>
 800f748:	9207      	str	r2, [sp, #28]
 800f74a:	e014      	b.n	800f776 <_vfiprintf_r+0x156>
 800f74c:	eba0 0308 	sub.w	r3, r0, r8
 800f750:	fa09 f303 	lsl.w	r3, r9, r3
 800f754:	4313      	orrs	r3, r2
 800f756:	9304      	str	r3, [sp, #16]
 800f758:	46a2      	mov	sl, r4
 800f75a:	e7d2      	b.n	800f702 <_vfiprintf_r+0xe2>
 800f75c:	9b03      	ldr	r3, [sp, #12]
 800f75e:	1d19      	adds	r1, r3, #4
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	9103      	str	r1, [sp, #12]
 800f764:	2b00      	cmp	r3, #0
 800f766:	bfbb      	ittet	lt
 800f768:	425b      	neglt	r3, r3
 800f76a:	f042 0202 	orrlt.w	r2, r2, #2
 800f76e:	9307      	strge	r3, [sp, #28]
 800f770:	9307      	strlt	r3, [sp, #28]
 800f772:	bfb8      	it	lt
 800f774:	9204      	strlt	r2, [sp, #16]
 800f776:	7823      	ldrb	r3, [r4, #0]
 800f778:	2b2e      	cmp	r3, #46	; 0x2e
 800f77a:	d10c      	bne.n	800f796 <_vfiprintf_r+0x176>
 800f77c:	7863      	ldrb	r3, [r4, #1]
 800f77e:	2b2a      	cmp	r3, #42	; 0x2a
 800f780:	d135      	bne.n	800f7ee <_vfiprintf_r+0x1ce>
 800f782:	9b03      	ldr	r3, [sp, #12]
 800f784:	1d1a      	adds	r2, r3, #4
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	9203      	str	r2, [sp, #12]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	bfb8      	it	lt
 800f78e:	f04f 33ff 	movlt.w	r3, #4294967295
 800f792:	3402      	adds	r4, #2
 800f794:	9305      	str	r3, [sp, #20]
 800f796:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f87c <_vfiprintf_r+0x25c>
 800f79a:	7821      	ldrb	r1, [r4, #0]
 800f79c:	2203      	movs	r2, #3
 800f79e:	4650      	mov	r0, sl
 800f7a0:	f7f0 fd1e 	bl	80001e0 <memchr>
 800f7a4:	b140      	cbz	r0, 800f7b8 <_vfiprintf_r+0x198>
 800f7a6:	2340      	movs	r3, #64	; 0x40
 800f7a8:	eba0 000a 	sub.w	r0, r0, sl
 800f7ac:	fa03 f000 	lsl.w	r0, r3, r0
 800f7b0:	9b04      	ldr	r3, [sp, #16]
 800f7b2:	4303      	orrs	r3, r0
 800f7b4:	3401      	adds	r4, #1
 800f7b6:	9304      	str	r3, [sp, #16]
 800f7b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7bc:	482c      	ldr	r0, [pc, #176]	; (800f870 <_vfiprintf_r+0x250>)
 800f7be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f7c2:	2206      	movs	r2, #6
 800f7c4:	f7f0 fd0c 	bl	80001e0 <memchr>
 800f7c8:	2800      	cmp	r0, #0
 800f7ca:	d03f      	beq.n	800f84c <_vfiprintf_r+0x22c>
 800f7cc:	4b29      	ldr	r3, [pc, #164]	; (800f874 <_vfiprintf_r+0x254>)
 800f7ce:	bb1b      	cbnz	r3, 800f818 <_vfiprintf_r+0x1f8>
 800f7d0:	9b03      	ldr	r3, [sp, #12]
 800f7d2:	3307      	adds	r3, #7
 800f7d4:	f023 0307 	bic.w	r3, r3, #7
 800f7d8:	3308      	adds	r3, #8
 800f7da:	9303      	str	r3, [sp, #12]
 800f7dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7de:	443b      	add	r3, r7
 800f7e0:	9309      	str	r3, [sp, #36]	; 0x24
 800f7e2:	e767      	b.n	800f6b4 <_vfiprintf_r+0x94>
 800f7e4:	fb0c 3202 	mla	r2, ip, r2, r3
 800f7e8:	460c      	mov	r4, r1
 800f7ea:	2001      	movs	r0, #1
 800f7ec:	e7a5      	b.n	800f73a <_vfiprintf_r+0x11a>
 800f7ee:	2300      	movs	r3, #0
 800f7f0:	3401      	adds	r4, #1
 800f7f2:	9305      	str	r3, [sp, #20]
 800f7f4:	4619      	mov	r1, r3
 800f7f6:	f04f 0c0a 	mov.w	ip, #10
 800f7fa:	4620      	mov	r0, r4
 800f7fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f800:	3a30      	subs	r2, #48	; 0x30
 800f802:	2a09      	cmp	r2, #9
 800f804:	d903      	bls.n	800f80e <_vfiprintf_r+0x1ee>
 800f806:	2b00      	cmp	r3, #0
 800f808:	d0c5      	beq.n	800f796 <_vfiprintf_r+0x176>
 800f80a:	9105      	str	r1, [sp, #20]
 800f80c:	e7c3      	b.n	800f796 <_vfiprintf_r+0x176>
 800f80e:	fb0c 2101 	mla	r1, ip, r1, r2
 800f812:	4604      	mov	r4, r0
 800f814:	2301      	movs	r3, #1
 800f816:	e7f0      	b.n	800f7fa <_vfiprintf_r+0x1da>
 800f818:	ab03      	add	r3, sp, #12
 800f81a:	9300      	str	r3, [sp, #0]
 800f81c:	462a      	mov	r2, r5
 800f81e:	4b16      	ldr	r3, [pc, #88]	; (800f878 <_vfiprintf_r+0x258>)
 800f820:	a904      	add	r1, sp, #16
 800f822:	4630      	mov	r0, r6
 800f824:	f7fb fd62 	bl	800b2ec <_printf_float>
 800f828:	4607      	mov	r7, r0
 800f82a:	1c78      	adds	r0, r7, #1
 800f82c:	d1d6      	bne.n	800f7dc <_vfiprintf_r+0x1bc>
 800f82e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f830:	07d9      	lsls	r1, r3, #31
 800f832:	d405      	bmi.n	800f840 <_vfiprintf_r+0x220>
 800f834:	89ab      	ldrh	r3, [r5, #12]
 800f836:	059a      	lsls	r2, r3, #22
 800f838:	d402      	bmi.n	800f840 <_vfiprintf_r+0x220>
 800f83a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f83c:	f7fe ff32 	bl	800e6a4 <__retarget_lock_release_recursive>
 800f840:	89ab      	ldrh	r3, [r5, #12]
 800f842:	065b      	lsls	r3, r3, #25
 800f844:	f53f af12 	bmi.w	800f66c <_vfiprintf_r+0x4c>
 800f848:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f84a:	e711      	b.n	800f670 <_vfiprintf_r+0x50>
 800f84c:	ab03      	add	r3, sp, #12
 800f84e:	9300      	str	r3, [sp, #0]
 800f850:	462a      	mov	r2, r5
 800f852:	4b09      	ldr	r3, [pc, #36]	; (800f878 <_vfiprintf_r+0x258>)
 800f854:	a904      	add	r1, sp, #16
 800f856:	4630      	mov	r0, r6
 800f858:	f7fb ffec 	bl	800b834 <_printf_i>
 800f85c:	e7e4      	b.n	800f828 <_vfiprintf_r+0x208>
 800f85e:	bf00      	nop
 800f860:	080123ec 	.word	0x080123ec
 800f864:	0801240c 	.word	0x0801240c
 800f868:	080123cc 	.word	0x080123cc
 800f86c:	08012604 	.word	0x08012604
 800f870:	0801260e 	.word	0x0801260e
 800f874:	0800b2ed 	.word	0x0800b2ed
 800f878:	0800f5fb 	.word	0x0800f5fb
 800f87c:	0801260a 	.word	0x0801260a

0800f880 <nan>:
 800f880:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f888 <nan+0x8>
 800f884:	4770      	bx	lr
 800f886:	bf00      	nop
 800f888:	00000000 	.word	0x00000000
 800f88c:	7ff80000 	.word	0x7ff80000

0800f890 <_sbrk_r>:
 800f890:	b538      	push	{r3, r4, r5, lr}
 800f892:	4d06      	ldr	r5, [pc, #24]	; (800f8ac <_sbrk_r+0x1c>)
 800f894:	2300      	movs	r3, #0
 800f896:	4604      	mov	r4, r0
 800f898:	4608      	mov	r0, r1
 800f89a:	602b      	str	r3, [r5, #0]
 800f89c:	f7f2 ffb4 	bl	8002808 <_sbrk>
 800f8a0:	1c43      	adds	r3, r0, #1
 800f8a2:	d102      	bne.n	800f8aa <_sbrk_r+0x1a>
 800f8a4:	682b      	ldr	r3, [r5, #0]
 800f8a6:	b103      	cbz	r3, 800f8aa <_sbrk_r+0x1a>
 800f8a8:	6023      	str	r3, [r4, #0]
 800f8aa:	bd38      	pop	{r3, r4, r5, pc}
 800f8ac:	20005f34 	.word	0x20005f34

0800f8b0 <__sread>:
 800f8b0:	b510      	push	{r4, lr}
 800f8b2:	460c      	mov	r4, r1
 800f8b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8b8:	f000 f93a 	bl	800fb30 <_read_r>
 800f8bc:	2800      	cmp	r0, #0
 800f8be:	bfab      	itete	ge
 800f8c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f8c2:	89a3      	ldrhlt	r3, [r4, #12]
 800f8c4:	181b      	addge	r3, r3, r0
 800f8c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f8ca:	bfac      	ite	ge
 800f8cc:	6563      	strge	r3, [r4, #84]	; 0x54
 800f8ce:	81a3      	strhlt	r3, [r4, #12]
 800f8d0:	bd10      	pop	{r4, pc}

0800f8d2 <__swrite>:
 800f8d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8d6:	461f      	mov	r7, r3
 800f8d8:	898b      	ldrh	r3, [r1, #12]
 800f8da:	05db      	lsls	r3, r3, #23
 800f8dc:	4605      	mov	r5, r0
 800f8de:	460c      	mov	r4, r1
 800f8e0:	4616      	mov	r6, r2
 800f8e2:	d505      	bpl.n	800f8f0 <__swrite+0x1e>
 800f8e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8e8:	2302      	movs	r3, #2
 800f8ea:	2200      	movs	r2, #0
 800f8ec:	f000 f8b8 	bl	800fa60 <_lseek_r>
 800f8f0:	89a3      	ldrh	r3, [r4, #12]
 800f8f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f8f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f8fa:	81a3      	strh	r3, [r4, #12]
 800f8fc:	4632      	mov	r2, r6
 800f8fe:	463b      	mov	r3, r7
 800f900:	4628      	mov	r0, r5
 800f902:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f906:	f000 b837 	b.w	800f978 <_write_r>

0800f90a <__sseek>:
 800f90a:	b510      	push	{r4, lr}
 800f90c:	460c      	mov	r4, r1
 800f90e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f912:	f000 f8a5 	bl	800fa60 <_lseek_r>
 800f916:	1c43      	adds	r3, r0, #1
 800f918:	89a3      	ldrh	r3, [r4, #12]
 800f91a:	bf15      	itete	ne
 800f91c:	6560      	strne	r0, [r4, #84]	; 0x54
 800f91e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f922:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f926:	81a3      	strheq	r3, [r4, #12]
 800f928:	bf18      	it	ne
 800f92a:	81a3      	strhne	r3, [r4, #12]
 800f92c:	bd10      	pop	{r4, pc}

0800f92e <__sclose>:
 800f92e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f932:	f000 b851 	b.w	800f9d8 <_close_r>

0800f936 <strncmp>:
 800f936:	b510      	push	{r4, lr}
 800f938:	b17a      	cbz	r2, 800f95a <strncmp+0x24>
 800f93a:	4603      	mov	r3, r0
 800f93c:	3901      	subs	r1, #1
 800f93e:	1884      	adds	r4, r0, r2
 800f940:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f944:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f948:	4290      	cmp	r0, r2
 800f94a:	d101      	bne.n	800f950 <strncmp+0x1a>
 800f94c:	42a3      	cmp	r3, r4
 800f94e:	d101      	bne.n	800f954 <strncmp+0x1e>
 800f950:	1a80      	subs	r0, r0, r2
 800f952:	bd10      	pop	{r4, pc}
 800f954:	2800      	cmp	r0, #0
 800f956:	d1f3      	bne.n	800f940 <strncmp+0xa>
 800f958:	e7fa      	b.n	800f950 <strncmp+0x1a>
 800f95a:	4610      	mov	r0, r2
 800f95c:	e7f9      	b.n	800f952 <strncmp+0x1c>

0800f95e <__ascii_wctomb>:
 800f95e:	b149      	cbz	r1, 800f974 <__ascii_wctomb+0x16>
 800f960:	2aff      	cmp	r2, #255	; 0xff
 800f962:	bf85      	ittet	hi
 800f964:	238a      	movhi	r3, #138	; 0x8a
 800f966:	6003      	strhi	r3, [r0, #0]
 800f968:	700a      	strbls	r2, [r1, #0]
 800f96a:	f04f 30ff 	movhi.w	r0, #4294967295
 800f96e:	bf98      	it	ls
 800f970:	2001      	movls	r0, #1
 800f972:	4770      	bx	lr
 800f974:	4608      	mov	r0, r1
 800f976:	4770      	bx	lr

0800f978 <_write_r>:
 800f978:	b538      	push	{r3, r4, r5, lr}
 800f97a:	4d07      	ldr	r5, [pc, #28]	; (800f998 <_write_r+0x20>)
 800f97c:	4604      	mov	r4, r0
 800f97e:	4608      	mov	r0, r1
 800f980:	4611      	mov	r1, r2
 800f982:	2200      	movs	r2, #0
 800f984:	602a      	str	r2, [r5, #0]
 800f986:	461a      	mov	r2, r3
 800f988:	f7f2 feed 	bl	8002766 <_write>
 800f98c:	1c43      	adds	r3, r0, #1
 800f98e:	d102      	bne.n	800f996 <_write_r+0x1e>
 800f990:	682b      	ldr	r3, [r5, #0]
 800f992:	b103      	cbz	r3, 800f996 <_write_r+0x1e>
 800f994:	6023      	str	r3, [r4, #0]
 800f996:	bd38      	pop	{r3, r4, r5, pc}
 800f998:	20005f34 	.word	0x20005f34

0800f99c <__assert_func>:
 800f99c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f99e:	4614      	mov	r4, r2
 800f9a0:	461a      	mov	r2, r3
 800f9a2:	4b09      	ldr	r3, [pc, #36]	; (800f9c8 <__assert_func+0x2c>)
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	4605      	mov	r5, r0
 800f9a8:	68d8      	ldr	r0, [r3, #12]
 800f9aa:	b14c      	cbz	r4, 800f9c0 <__assert_func+0x24>
 800f9ac:	4b07      	ldr	r3, [pc, #28]	; (800f9cc <__assert_func+0x30>)
 800f9ae:	9100      	str	r1, [sp, #0]
 800f9b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f9b4:	4906      	ldr	r1, [pc, #24]	; (800f9d0 <__assert_func+0x34>)
 800f9b6:	462b      	mov	r3, r5
 800f9b8:	f000 f81e 	bl	800f9f8 <fiprintf>
 800f9bc:	f000 f8ca 	bl	800fb54 <abort>
 800f9c0:	4b04      	ldr	r3, [pc, #16]	; (800f9d4 <__assert_func+0x38>)
 800f9c2:	461c      	mov	r4, r3
 800f9c4:	e7f3      	b.n	800f9ae <__assert_func+0x12>
 800f9c6:	bf00      	nop
 800f9c8:	20000010 	.word	0x20000010
 800f9cc:	08012615 	.word	0x08012615
 800f9d0:	08012622 	.word	0x08012622
 800f9d4:	08012650 	.word	0x08012650

0800f9d8 <_close_r>:
 800f9d8:	b538      	push	{r3, r4, r5, lr}
 800f9da:	4d06      	ldr	r5, [pc, #24]	; (800f9f4 <_close_r+0x1c>)
 800f9dc:	2300      	movs	r3, #0
 800f9de:	4604      	mov	r4, r0
 800f9e0:	4608      	mov	r0, r1
 800f9e2:	602b      	str	r3, [r5, #0]
 800f9e4:	f7f2 fedb 	bl	800279e <_close>
 800f9e8:	1c43      	adds	r3, r0, #1
 800f9ea:	d102      	bne.n	800f9f2 <_close_r+0x1a>
 800f9ec:	682b      	ldr	r3, [r5, #0]
 800f9ee:	b103      	cbz	r3, 800f9f2 <_close_r+0x1a>
 800f9f0:	6023      	str	r3, [r4, #0]
 800f9f2:	bd38      	pop	{r3, r4, r5, pc}
 800f9f4:	20005f34 	.word	0x20005f34

0800f9f8 <fiprintf>:
 800f9f8:	b40e      	push	{r1, r2, r3}
 800f9fa:	b503      	push	{r0, r1, lr}
 800f9fc:	4601      	mov	r1, r0
 800f9fe:	ab03      	add	r3, sp, #12
 800fa00:	4805      	ldr	r0, [pc, #20]	; (800fa18 <fiprintf+0x20>)
 800fa02:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa06:	6800      	ldr	r0, [r0, #0]
 800fa08:	9301      	str	r3, [sp, #4]
 800fa0a:	f7ff fe09 	bl	800f620 <_vfiprintf_r>
 800fa0e:	b002      	add	sp, #8
 800fa10:	f85d eb04 	ldr.w	lr, [sp], #4
 800fa14:	b003      	add	sp, #12
 800fa16:	4770      	bx	lr
 800fa18:	20000010 	.word	0x20000010

0800fa1c <_fstat_r>:
 800fa1c:	b538      	push	{r3, r4, r5, lr}
 800fa1e:	4d07      	ldr	r5, [pc, #28]	; (800fa3c <_fstat_r+0x20>)
 800fa20:	2300      	movs	r3, #0
 800fa22:	4604      	mov	r4, r0
 800fa24:	4608      	mov	r0, r1
 800fa26:	4611      	mov	r1, r2
 800fa28:	602b      	str	r3, [r5, #0]
 800fa2a:	f7f2 fec4 	bl	80027b6 <_fstat>
 800fa2e:	1c43      	adds	r3, r0, #1
 800fa30:	d102      	bne.n	800fa38 <_fstat_r+0x1c>
 800fa32:	682b      	ldr	r3, [r5, #0]
 800fa34:	b103      	cbz	r3, 800fa38 <_fstat_r+0x1c>
 800fa36:	6023      	str	r3, [r4, #0]
 800fa38:	bd38      	pop	{r3, r4, r5, pc}
 800fa3a:	bf00      	nop
 800fa3c:	20005f34 	.word	0x20005f34

0800fa40 <_isatty_r>:
 800fa40:	b538      	push	{r3, r4, r5, lr}
 800fa42:	4d06      	ldr	r5, [pc, #24]	; (800fa5c <_isatty_r+0x1c>)
 800fa44:	2300      	movs	r3, #0
 800fa46:	4604      	mov	r4, r0
 800fa48:	4608      	mov	r0, r1
 800fa4a:	602b      	str	r3, [r5, #0]
 800fa4c:	f7f2 fec3 	bl	80027d6 <_isatty>
 800fa50:	1c43      	adds	r3, r0, #1
 800fa52:	d102      	bne.n	800fa5a <_isatty_r+0x1a>
 800fa54:	682b      	ldr	r3, [r5, #0]
 800fa56:	b103      	cbz	r3, 800fa5a <_isatty_r+0x1a>
 800fa58:	6023      	str	r3, [r4, #0]
 800fa5a:	bd38      	pop	{r3, r4, r5, pc}
 800fa5c:	20005f34 	.word	0x20005f34

0800fa60 <_lseek_r>:
 800fa60:	b538      	push	{r3, r4, r5, lr}
 800fa62:	4d07      	ldr	r5, [pc, #28]	; (800fa80 <_lseek_r+0x20>)
 800fa64:	4604      	mov	r4, r0
 800fa66:	4608      	mov	r0, r1
 800fa68:	4611      	mov	r1, r2
 800fa6a:	2200      	movs	r2, #0
 800fa6c:	602a      	str	r2, [r5, #0]
 800fa6e:	461a      	mov	r2, r3
 800fa70:	f7f2 febc 	bl	80027ec <_lseek>
 800fa74:	1c43      	adds	r3, r0, #1
 800fa76:	d102      	bne.n	800fa7e <_lseek_r+0x1e>
 800fa78:	682b      	ldr	r3, [r5, #0]
 800fa7a:	b103      	cbz	r3, 800fa7e <_lseek_r+0x1e>
 800fa7c:	6023      	str	r3, [r4, #0]
 800fa7e:	bd38      	pop	{r3, r4, r5, pc}
 800fa80:	20005f34 	.word	0x20005f34

0800fa84 <memmove>:
 800fa84:	4288      	cmp	r0, r1
 800fa86:	b510      	push	{r4, lr}
 800fa88:	eb01 0402 	add.w	r4, r1, r2
 800fa8c:	d902      	bls.n	800fa94 <memmove+0x10>
 800fa8e:	4284      	cmp	r4, r0
 800fa90:	4623      	mov	r3, r4
 800fa92:	d807      	bhi.n	800faa4 <memmove+0x20>
 800fa94:	1e43      	subs	r3, r0, #1
 800fa96:	42a1      	cmp	r1, r4
 800fa98:	d008      	beq.n	800faac <memmove+0x28>
 800fa9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fa9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800faa2:	e7f8      	b.n	800fa96 <memmove+0x12>
 800faa4:	4402      	add	r2, r0
 800faa6:	4601      	mov	r1, r0
 800faa8:	428a      	cmp	r2, r1
 800faaa:	d100      	bne.n	800faae <memmove+0x2a>
 800faac:	bd10      	pop	{r4, pc}
 800faae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fab2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fab6:	e7f7      	b.n	800faa8 <memmove+0x24>

0800fab8 <__malloc_lock>:
 800fab8:	4801      	ldr	r0, [pc, #4]	; (800fac0 <__malloc_lock+0x8>)
 800faba:	f7fe bdf2 	b.w	800e6a2 <__retarget_lock_acquire_recursive>
 800fabe:	bf00      	nop
 800fac0:	20005f28 	.word	0x20005f28

0800fac4 <__malloc_unlock>:
 800fac4:	4801      	ldr	r0, [pc, #4]	; (800facc <__malloc_unlock+0x8>)
 800fac6:	f7fe bded 	b.w	800e6a4 <__retarget_lock_release_recursive>
 800faca:	bf00      	nop
 800facc:	20005f28 	.word	0x20005f28

0800fad0 <_realloc_r>:
 800fad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fad4:	4680      	mov	r8, r0
 800fad6:	4614      	mov	r4, r2
 800fad8:	460e      	mov	r6, r1
 800fada:	b921      	cbnz	r1, 800fae6 <_realloc_r+0x16>
 800fadc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fae0:	4611      	mov	r1, r2
 800fae2:	f7ff bba3 	b.w	800f22c <_malloc_r>
 800fae6:	b92a      	cbnz	r2, 800faf4 <_realloc_r+0x24>
 800fae8:	f7ff fb34 	bl	800f154 <_free_r>
 800faec:	4625      	mov	r5, r4
 800faee:	4628      	mov	r0, r5
 800faf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faf4:	f000 f835 	bl	800fb62 <_malloc_usable_size_r>
 800faf8:	4284      	cmp	r4, r0
 800fafa:	4607      	mov	r7, r0
 800fafc:	d802      	bhi.n	800fb04 <_realloc_r+0x34>
 800fafe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fb02:	d812      	bhi.n	800fb2a <_realloc_r+0x5a>
 800fb04:	4621      	mov	r1, r4
 800fb06:	4640      	mov	r0, r8
 800fb08:	f7ff fb90 	bl	800f22c <_malloc_r>
 800fb0c:	4605      	mov	r5, r0
 800fb0e:	2800      	cmp	r0, #0
 800fb10:	d0ed      	beq.n	800faee <_realloc_r+0x1e>
 800fb12:	42bc      	cmp	r4, r7
 800fb14:	4622      	mov	r2, r4
 800fb16:	4631      	mov	r1, r6
 800fb18:	bf28      	it	cs
 800fb1a:	463a      	movcs	r2, r7
 800fb1c:	f7fb fb30 	bl	800b180 <memcpy>
 800fb20:	4631      	mov	r1, r6
 800fb22:	4640      	mov	r0, r8
 800fb24:	f7ff fb16 	bl	800f154 <_free_r>
 800fb28:	e7e1      	b.n	800faee <_realloc_r+0x1e>
 800fb2a:	4635      	mov	r5, r6
 800fb2c:	e7df      	b.n	800faee <_realloc_r+0x1e>
	...

0800fb30 <_read_r>:
 800fb30:	b538      	push	{r3, r4, r5, lr}
 800fb32:	4d07      	ldr	r5, [pc, #28]	; (800fb50 <_read_r+0x20>)
 800fb34:	4604      	mov	r4, r0
 800fb36:	4608      	mov	r0, r1
 800fb38:	4611      	mov	r1, r2
 800fb3a:	2200      	movs	r2, #0
 800fb3c:	602a      	str	r2, [r5, #0]
 800fb3e:	461a      	mov	r2, r3
 800fb40:	f7f2 fdf4 	bl	800272c <_read>
 800fb44:	1c43      	adds	r3, r0, #1
 800fb46:	d102      	bne.n	800fb4e <_read_r+0x1e>
 800fb48:	682b      	ldr	r3, [r5, #0]
 800fb4a:	b103      	cbz	r3, 800fb4e <_read_r+0x1e>
 800fb4c:	6023      	str	r3, [r4, #0]
 800fb4e:	bd38      	pop	{r3, r4, r5, pc}
 800fb50:	20005f34 	.word	0x20005f34

0800fb54 <abort>:
 800fb54:	b508      	push	{r3, lr}
 800fb56:	2006      	movs	r0, #6
 800fb58:	f000 f834 	bl	800fbc4 <raise>
 800fb5c:	2001      	movs	r0, #1
 800fb5e:	f7f2 fddb 	bl	8002718 <_exit>

0800fb62 <_malloc_usable_size_r>:
 800fb62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fb66:	1f18      	subs	r0, r3, #4
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	bfbc      	itt	lt
 800fb6c:	580b      	ldrlt	r3, [r1, r0]
 800fb6e:	18c0      	addlt	r0, r0, r3
 800fb70:	4770      	bx	lr

0800fb72 <_raise_r>:
 800fb72:	291f      	cmp	r1, #31
 800fb74:	b538      	push	{r3, r4, r5, lr}
 800fb76:	4604      	mov	r4, r0
 800fb78:	460d      	mov	r5, r1
 800fb7a:	d904      	bls.n	800fb86 <_raise_r+0x14>
 800fb7c:	2316      	movs	r3, #22
 800fb7e:	6003      	str	r3, [r0, #0]
 800fb80:	f04f 30ff 	mov.w	r0, #4294967295
 800fb84:	bd38      	pop	{r3, r4, r5, pc}
 800fb86:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fb88:	b112      	cbz	r2, 800fb90 <_raise_r+0x1e>
 800fb8a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fb8e:	b94b      	cbnz	r3, 800fba4 <_raise_r+0x32>
 800fb90:	4620      	mov	r0, r4
 800fb92:	f000 f831 	bl	800fbf8 <_getpid_r>
 800fb96:	462a      	mov	r2, r5
 800fb98:	4601      	mov	r1, r0
 800fb9a:	4620      	mov	r0, r4
 800fb9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fba0:	f000 b818 	b.w	800fbd4 <_kill_r>
 800fba4:	2b01      	cmp	r3, #1
 800fba6:	d00a      	beq.n	800fbbe <_raise_r+0x4c>
 800fba8:	1c59      	adds	r1, r3, #1
 800fbaa:	d103      	bne.n	800fbb4 <_raise_r+0x42>
 800fbac:	2316      	movs	r3, #22
 800fbae:	6003      	str	r3, [r0, #0]
 800fbb0:	2001      	movs	r0, #1
 800fbb2:	e7e7      	b.n	800fb84 <_raise_r+0x12>
 800fbb4:	2400      	movs	r4, #0
 800fbb6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fbba:	4628      	mov	r0, r5
 800fbbc:	4798      	blx	r3
 800fbbe:	2000      	movs	r0, #0
 800fbc0:	e7e0      	b.n	800fb84 <_raise_r+0x12>
	...

0800fbc4 <raise>:
 800fbc4:	4b02      	ldr	r3, [pc, #8]	; (800fbd0 <raise+0xc>)
 800fbc6:	4601      	mov	r1, r0
 800fbc8:	6818      	ldr	r0, [r3, #0]
 800fbca:	f7ff bfd2 	b.w	800fb72 <_raise_r>
 800fbce:	bf00      	nop
 800fbd0:	20000010 	.word	0x20000010

0800fbd4 <_kill_r>:
 800fbd4:	b538      	push	{r3, r4, r5, lr}
 800fbd6:	4d07      	ldr	r5, [pc, #28]	; (800fbf4 <_kill_r+0x20>)
 800fbd8:	2300      	movs	r3, #0
 800fbda:	4604      	mov	r4, r0
 800fbdc:	4608      	mov	r0, r1
 800fbde:	4611      	mov	r1, r2
 800fbe0:	602b      	str	r3, [r5, #0]
 800fbe2:	f7f2 fd89 	bl	80026f8 <_kill>
 800fbe6:	1c43      	adds	r3, r0, #1
 800fbe8:	d102      	bne.n	800fbf0 <_kill_r+0x1c>
 800fbea:	682b      	ldr	r3, [r5, #0]
 800fbec:	b103      	cbz	r3, 800fbf0 <_kill_r+0x1c>
 800fbee:	6023      	str	r3, [r4, #0]
 800fbf0:	bd38      	pop	{r3, r4, r5, pc}
 800fbf2:	bf00      	nop
 800fbf4:	20005f34 	.word	0x20005f34

0800fbf8 <_getpid_r>:
 800fbf8:	f7f2 bd76 	b.w	80026e8 <_getpid>
 800fbfc:	0000      	movs	r0, r0
	...

0800fc00 <atan>:
 800fc00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc04:	ec55 4b10 	vmov	r4, r5, d0
 800fc08:	4bc3      	ldr	r3, [pc, #780]	; (800ff18 <atan+0x318>)
 800fc0a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800fc0e:	429e      	cmp	r6, r3
 800fc10:	46ab      	mov	fp, r5
 800fc12:	dd18      	ble.n	800fc46 <atan+0x46>
 800fc14:	4bc1      	ldr	r3, [pc, #772]	; (800ff1c <atan+0x31c>)
 800fc16:	429e      	cmp	r6, r3
 800fc18:	dc01      	bgt.n	800fc1e <atan+0x1e>
 800fc1a:	d109      	bne.n	800fc30 <atan+0x30>
 800fc1c:	b144      	cbz	r4, 800fc30 <atan+0x30>
 800fc1e:	4622      	mov	r2, r4
 800fc20:	462b      	mov	r3, r5
 800fc22:	4620      	mov	r0, r4
 800fc24:	4629      	mov	r1, r5
 800fc26:	f7f0 fb31 	bl	800028c <__adddf3>
 800fc2a:	4604      	mov	r4, r0
 800fc2c:	460d      	mov	r5, r1
 800fc2e:	e006      	b.n	800fc3e <atan+0x3e>
 800fc30:	f1bb 0f00 	cmp.w	fp, #0
 800fc34:	f300 8131 	bgt.w	800fe9a <atan+0x29a>
 800fc38:	a59b      	add	r5, pc, #620	; (adr r5, 800fea8 <atan+0x2a8>)
 800fc3a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fc3e:	ec45 4b10 	vmov	d0, r4, r5
 800fc42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc46:	4bb6      	ldr	r3, [pc, #728]	; (800ff20 <atan+0x320>)
 800fc48:	429e      	cmp	r6, r3
 800fc4a:	dc14      	bgt.n	800fc76 <atan+0x76>
 800fc4c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800fc50:	429e      	cmp	r6, r3
 800fc52:	dc0d      	bgt.n	800fc70 <atan+0x70>
 800fc54:	a396      	add	r3, pc, #600	; (adr r3, 800feb0 <atan+0x2b0>)
 800fc56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc5a:	ee10 0a10 	vmov	r0, s0
 800fc5e:	4629      	mov	r1, r5
 800fc60:	f7f0 fb14 	bl	800028c <__adddf3>
 800fc64:	4baf      	ldr	r3, [pc, #700]	; (800ff24 <atan+0x324>)
 800fc66:	2200      	movs	r2, #0
 800fc68:	f7f0 ff56 	bl	8000b18 <__aeabi_dcmpgt>
 800fc6c:	2800      	cmp	r0, #0
 800fc6e:	d1e6      	bne.n	800fc3e <atan+0x3e>
 800fc70:	f04f 3aff 	mov.w	sl, #4294967295
 800fc74:	e02b      	b.n	800fcce <atan+0xce>
 800fc76:	f000 f9b7 	bl	800ffe8 <fabs>
 800fc7a:	4bab      	ldr	r3, [pc, #684]	; (800ff28 <atan+0x328>)
 800fc7c:	429e      	cmp	r6, r3
 800fc7e:	ec55 4b10 	vmov	r4, r5, d0
 800fc82:	f300 80bf 	bgt.w	800fe04 <atan+0x204>
 800fc86:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800fc8a:	429e      	cmp	r6, r3
 800fc8c:	f300 80a0 	bgt.w	800fdd0 <atan+0x1d0>
 800fc90:	ee10 2a10 	vmov	r2, s0
 800fc94:	ee10 0a10 	vmov	r0, s0
 800fc98:	462b      	mov	r3, r5
 800fc9a:	4629      	mov	r1, r5
 800fc9c:	f7f0 faf6 	bl	800028c <__adddf3>
 800fca0:	4ba0      	ldr	r3, [pc, #640]	; (800ff24 <atan+0x324>)
 800fca2:	2200      	movs	r2, #0
 800fca4:	f7f0 faf0 	bl	8000288 <__aeabi_dsub>
 800fca8:	2200      	movs	r2, #0
 800fcaa:	4606      	mov	r6, r0
 800fcac:	460f      	mov	r7, r1
 800fcae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fcb2:	4620      	mov	r0, r4
 800fcb4:	4629      	mov	r1, r5
 800fcb6:	f7f0 fae9 	bl	800028c <__adddf3>
 800fcba:	4602      	mov	r2, r0
 800fcbc:	460b      	mov	r3, r1
 800fcbe:	4630      	mov	r0, r6
 800fcc0:	4639      	mov	r1, r7
 800fcc2:	f7f0 fdc3 	bl	800084c <__aeabi_ddiv>
 800fcc6:	f04f 0a00 	mov.w	sl, #0
 800fcca:	4604      	mov	r4, r0
 800fccc:	460d      	mov	r5, r1
 800fcce:	4622      	mov	r2, r4
 800fcd0:	462b      	mov	r3, r5
 800fcd2:	4620      	mov	r0, r4
 800fcd4:	4629      	mov	r1, r5
 800fcd6:	f7f0 fc8f 	bl	80005f8 <__aeabi_dmul>
 800fcda:	4602      	mov	r2, r0
 800fcdc:	460b      	mov	r3, r1
 800fcde:	4680      	mov	r8, r0
 800fce0:	4689      	mov	r9, r1
 800fce2:	f7f0 fc89 	bl	80005f8 <__aeabi_dmul>
 800fce6:	a374      	add	r3, pc, #464	; (adr r3, 800feb8 <atan+0x2b8>)
 800fce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcec:	4606      	mov	r6, r0
 800fcee:	460f      	mov	r7, r1
 800fcf0:	f7f0 fc82 	bl	80005f8 <__aeabi_dmul>
 800fcf4:	a372      	add	r3, pc, #456	; (adr r3, 800fec0 <atan+0x2c0>)
 800fcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcfa:	f7f0 fac7 	bl	800028c <__adddf3>
 800fcfe:	4632      	mov	r2, r6
 800fd00:	463b      	mov	r3, r7
 800fd02:	f7f0 fc79 	bl	80005f8 <__aeabi_dmul>
 800fd06:	a370      	add	r3, pc, #448	; (adr r3, 800fec8 <atan+0x2c8>)
 800fd08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd0c:	f7f0 fabe 	bl	800028c <__adddf3>
 800fd10:	4632      	mov	r2, r6
 800fd12:	463b      	mov	r3, r7
 800fd14:	f7f0 fc70 	bl	80005f8 <__aeabi_dmul>
 800fd18:	a36d      	add	r3, pc, #436	; (adr r3, 800fed0 <atan+0x2d0>)
 800fd1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd1e:	f7f0 fab5 	bl	800028c <__adddf3>
 800fd22:	4632      	mov	r2, r6
 800fd24:	463b      	mov	r3, r7
 800fd26:	f7f0 fc67 	bl	80005f8 <__aeabi_dmul>
 800fd2a:	a36b      	add	r3, pc, #428	; (adr r3, 800fed8 <atan+0x2d8>)
 800fd2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd30:	f7f0 faac 	bl	800028c <__adddf3>
 800fd34:	4632      	mov	r2, r6
 800fd36:	463b      	mov	r3, r7
 800fd38:	f7f0 fc5e 	bl	80005f8 <__aeabi_dmul>
 800fd3c:	a368      	add	r3, pc, #416	; (adr r3, 800fee0 <atan+0x2e0>)
 800fd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd42:	f7f0 faa3 	bl	800028c <__adddf3>
 800fd46:	4642      	mov	r2, r8
 800fd48:	464b      	mov	r3, r9
 800fd4a:	f7f0 fc55 	bl	80005f8 <__aeabi_dmul>
 800fd4e:	a366      	add	r3, pc, #408	; (adr r3, 800fee8 <atan+0x2e8>)
 800fd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd54:	4680      	mov	r8, r0
 800fd56:	4689      	mov	r9, r1
 800fd58:	4630      	mov	r0, r6
 800fd5a:	4639      	mov	r1, r7
 800fd5c:	f7f0 fc4c 	bl	80005f8 <__aeabi_dmul>
 800fd60:	a363      	add	r3, pc, #396	; (adr r3, 800fef0 <atan+0x2f0>)
 800fd62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd66:	f7f0 fa8f 	bl	8000288 <__aeabi_dsub>
 800fd6a:	4632      	mov	r2, r6
 800fd6c:	463b      	mov	r3, r7
 800fd6e:	f7f0 fc43 	bl	80005f8 <__aeabi_dmul>
 800fd72:	a361      	add	r3, pc, #388	; (adr r3, 800fef8 <atan+0x2f8>)
 800fd74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd78:	f7f0 fa86 	bl	8000288 <__aeabi_dsub>
 800fd7c:	4632      	mov	r2, r6
 800fd7e:	463b      	mov	r3, r7
 800fd80:	f7f0 fc3a 	bl	80005f8 <__aeabi_dmul>
 800fd84:	a35e      	add	r3, pc, #376	; (adr r3, 800ff00 <atan+0x300>)
 800fd86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd8a:	f7f0 fa7d 	bl	8000288 <__aeabi_dsub>
 800fd8e:	4632      	mov	r2, r6
 800fd90:	463b      	mov	r3, r7
 800fd92:	f7f0 fc31 	bl	80005f8 <__aeabi_dmul>
 800fd96:	a35c      	add	r3, pc, #368	; (adr r3, 800ff08 <atan+0x308>)
 800fd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd9c:	f7f0 fa74 	bl	8000288 <__aeabi_dsub>
 800fda0:	4632      	mov	r2, r6
 800fda2:	463b      	mov	r3, r7
 800fda4:	f7f0 fc28 	bl	80005f8 <__aeabi_dmul>
 800fda8:	4602      	mov	r2, r0
 800fdaa:	460b      	mov	r3, r1
 800fdac:	4640      	mov	r0, r8
 800fdae:	4649      	mov	r1, r9
 800fdb0:	f7f0 fa6c 	bl	800028c <__adddf3>
 800fdb4:	4622      	mov	r2, r4
 800fdb6:	462b      	mov	r3, r5
 800fdb8:	f7f0 fc1e 	bl	80005f8 <__aeabi_dmul>
 800fdbc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800fdc0:	4602      	mov	r2, r0
 800fdc2:	460b      	mov	r3, r1
 800fdc4:	d14b      	bne.n	800fe5e <atan+0x25e>
 800fdc6:	4620      	mov	r0, r4
 800fdc8:	4629      	mov	r1, r5
 800fdca:	f7f0 fa5d 	bl	8000288 <__aeabi_dsub>
 800fdce:	e72c      	b.n	800fc2a <atan+0x2a>
 800fdd0:	ee10 0a10 	vmov	r0, s0
 800fdd4:	4b53      	ldr	r3, [pc, #332]	; (800ff24 <atan+0x324>)
 800fdd6:	2200      	movs	r2, #0
 800fdd8:	4629      	mov	r1, r5
 800fdda:	f7f0 fa55 	bl	8000288 <__aeabi_dsub>
 800fdde:	4b51      	ldr	r3, [pc, #324]	; (800ff24 <atan+0x324>)
 800fde0:	4606      	mov	r6, r0
 800fde2:	460f      	mov	r7, r1
 800fde4:	2200      	movs	r2, #0
 800fde6:	4620      	mov	r0, r4
 800fde8:	4629      	mov	r1, r5
 800fdea:	f7f0 fa4f 	bl	800028c <__adddf3>
 800fdee:	4602      	mov	r2, r0
 800fdf0:	460b      	mov	r3, r1
 800fdf2:	4630      	mov	r0, r6
 800fdf4:	4639      	mov	r1, r7
 800fdf6:	f7f0 fd29 	bl	800084c <__aeabi_ddiv>
 800fdfa:	f04f 0a01 	mov.w	sl, #1
 800fdfe:	4604      	mov	r4, r0
 800fe00:	460d      	mov	r5, r1
 800fe02:	e764      	b.n	800fcce <atan+0xce>
 800fe04:	4b49      	ldr	r3, [pc, #292]	; (800ff2c <atan+0x32c>)
 800fe06:	429e      	cmp	r6, r3
 800fe08:	da1d      	bge.n	800fe46 <atan+0x246>
 800fe0a:	ee10 0a10 	vmov	r0, s0
 800fe0e:	4b48      	ldr	r3, [pc, #288]	; (800ff30 <atan+0x330>)
 800fe10:	2200      	movs	r2, #0
 800fe12:	4629      	mov	r1, r5
 800fe14:	f7f0 fa38 	bl	8000288 <__aeabi_dsub>
 800fe18:	4b45      	ldr	r3, [pc, #276]	; (800ff30 <atan+0x330>)
 800fe1a:	4606      	mov	r6, r0
 800fe1c:	460f      	mov	r7, r1
 800fe1e:	2200      	movs	r2, #0
 800fe20:	4620      	mov	r0, r4
 800fe22:	4629      	mov	r1, r5
 800fe24:	f7f0 fbe8 	bl	80005f8 <__aeabi_dmul>
 800fe28:	4b3e      	ldr	r3, [pc, #248]	; (800ff24 <atan+0x324>)
 800fe2a:	2200      	movs	r2, #0
 800fe2c:	f7f0 fa2e 	bl	800028c <__adddf3>
 800fe30:	4602      	mov	r2, r0
 800fe32:	460b      	mov	r3, r1
 800fe34:	4630      	mov	r0, r6
 800fe36:	4639      	mov	r1, r7
 800fe38:	f7f0 fd08 	bl	800084c <__aeabi_ddiv>
 800fe3c:	f04f 0a02 	mov.w	sl, #2
 800fe40:	4604      	mov	r4, r0
 800fe42:	460d      	mov	r5, r1
 800fe44:	e743      	b.n	800fcce <atan+0xce>
 800fe46:	462b      	mov	r3, r5
 800fe48:	ee10 2a10 	vmov	r2, s0
 800fe4c:	4939      	ldr	r1, [pc, #228]	; (800ff34 <atan+0x334>)
 800fe4e:	2000      	movs	r0, #0
 800fe50:	f7f0 fcfc 	bl	800084c <__aeabi_ddiv>
 800fe54:	f04f 0a03 	mov.w	sl, #3
 800fe58:	4604      	mov	r4, r0
 800fe5a:	460d      	mov	r5, r1
 800fe5c:	e737      	b.n	800fcce <atan+0xce>
 800fe5e:	4b36      	ldr	r3, [pc, #216]	; (800ff38 <atan+0x338>)
 800fe60:	4e36      	ldr	r6, [pc, #216]	; (800ff3c <atan+0x33c>)
 800fe62:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800fe66:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800fe6a:	e9da 2300 	ldrd	r2, r3, [sl]
 800fe6e:	f7f0 fa0b 	bl	8000288 <__aeabi_dsub>
 800fe72:	4622      	mov	r2, r4
 800fe74:	462b      	mov	r3, r5
 800fe76:	f7f0 fa07 	bl	8000288 <__aeabi_dsub>
 800fe7a:	4602      	mov	r2, r0
 800fe7c:	460b      	mov	r3, r1
 800fe7e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800fe82:	f7f0 fa01 	bl	8000288 <__aeabi_dsub>
 800fe86:	f1bb 0f00 	cmp.w	fp, #0
 800fe8a:	4604      	mov	r4, r0
 800fe8c:	460d      	mov	r5, r1
 800fe8e:	f6bf aed6 	bge.w	800fc3e <atan+0x3e>
 800fe92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fe96:	461d      	mov	r5, r3
 800fe98:	e6d1      	b.n	800fc3e <atan+0x3e>
 800fe9a:	a51d      	add	r5, pc, #116	; (adr r5, 800ff10 <atan+0x310>)
 800fe9c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fea0:	e6cd      	b.n	800fc3e <atan+0x3e>
 800fea2:	bf00      	nop
 800fea4:	f3af 8000 	nop.w
 800fea8:	54442d18 	.word	0x54442d18
 800feac:	bff921fb 	.word	0xbff921fb
 800feb0:	8800759c 	.word	0x8800759c
 800feb4:	7e37e43c 	.word	0x7e37e43c
 800feb8:	e322da11 	.word	0xe322da11
 800febc:	3f90ad3a 	.word	0x3f90ad3a
 800fec0:	24760deb 	.word	0x24760deb
 800fec4:	3fa97b4b 	.word	0x3fa97b4b
 800fec8:	a0d03d51 	.word	0xa0d03d51
 800fecc:	3fb10d66 	.word	0x3fb10d66
 800fed0:	c54c206e 	.word	0xc54c206e
 800fed4:	3fb745cd 	.word	0x3fb745cd
 800fed8:	920083ff 	.word	0x920083ff
 800fedc:	3fc24924 	.word	0x3fc24924
 800fee0:	5555550d 	.word	0x5555550d
 800fee4:	3fd55555 	.word	0x3fd55555
 800fee8:	2c6a6c2f 	.word	0x2c6a6c2f
 800feec:	bfa2b444 	.word	0xbfa2b444
 800fef0:	52defd9a 	.word	0x52defd9a
 800fef4:	3fadde2d 	.word	0x3fadde2d
 800fef8:	af749a6d 	.word	0xaf749a6d
 800fefc:	3fb3b0f2 	.word	0x3fb3b0f2
 800ff00:	fe231671 	.word	0xfe231671
 800ff04:	3fbc71c6 	.word	0x3fbc71c6
 800ff08:	9998ebc4 	.word	0x9998ebc4
 800ff0c:	3fc99999 	.word	0x3fc99999
 800ff10:	54442d18 	.word	0x54442d18
 800ff14:	3ff921fb 	.word	0x3ff921fb
 800ff18:	440fffff 	.word	0x440fffff
 800ff1c:	7ff00000 	.word	0x7ff00000
 800ff20:	3fdbffff 	.word	0x3fdbffff
 800ff24:	3ff00000 	.word	0x3ff00000
 800ff28:	3ff2ffff 	.word	0x3ff2ffff
 800ff2c:	40038000 	.word	0x40038000
 800ff30:	3ff80000 	.word	0x3ff80000
 800ff34:	bff00000 	.word	0xbff00000
 800ff38:	08012678 	.word	0x08012678
 800ff3c:	08012658 	.word	0x08012658

0800ff40 <cos>:
 800ff40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ff42:	ec53 2b10 	vmov	r2, r3, d0
 800ff46:	4826      	ldr	r0, [pc, #152]	; (800ffe0 <cos+0xa0>)
 800ff48:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ff4c:	4281      	cmp	r1, r0
 800ff4e:	dc06      	bgt.n	800ff5e <cos+0x1e>
 800ff50:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800ffd8 <cos+0x98>
 800ff54:	b005      	add	sp, #20
 800ff56:	f85d eb04 	ldr.w	lr, [sp], #4
 800ff5a:	f001 b989 	b.w	8011270 <__kernel_cos>
 800ff5e:	4821      	ldr	r0, [pc, #132]	; (800ffe4 <cos+0xa4>)
 800ff60:	4281      	cmp	r1, r0
 800ff62:	dd09      	ble.n	800ff78 <cos+0x38>
 800ff64:	ee10 0a10 	vmov	r0, s0
 800ff68:	4619      	mov	r1, r3
 800ff6a:	f7f0 f98d 	bl	8000288 <__aeabi_dsub>
 800ff6e:	ec41 0b10 	vmov	d0, r0, r1
 800ff72:	b005      	add	sp, #20
 800ff74:	f85d fb04 	ldr.w	pc, [sp], #4
 800ff78:	4668      	mov	r0, sp
 800ff7a:	f000 feb9 	bl	8010cf0 <__ieee754_rem_pio2>
 800ff7e:	f000 0003 	and.w	r0, r0, #3
 800ff82:	2801      	cmp	r0, #1
 800ff84:	d00b      	beq.n	800ff9e <cos+0x5e>
 800ff86:	2802      	cmp	r0, #2
 800ff88:	d016      	beq.n	800ffb8 <cos+0x78>
 800ff8a:	b9e0      	cbnz	r0, 800ffc6 <cos+0x86>
 800ff8c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ff90:	ed9d 0b00 	vldr	d0, [sp]
 800ff94:	f001 f96c 	bl	8011270 <__kernel_cos>
 800ff98:	ec51 0b10 	vmov	r0, r1, d0
 800ff9c:	e7e7      	b.n	800ff6e <cos+0x2e>
 800ff9e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ffa2:	ed9d 0b00 	vldr	d0, [sp]
 800ffa6:	f001 fd7b 	bl	8011aa0 <__kernel_sin>
 800ffaa:	ec53 2b10 	vmov	r2, r3, d0
 800ffae:	ee10 0a10 	vmov	r0, s0
 800ffb2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ffb6:	e7da      	b.n	800ff6e <cos+0x2e>
 800ffb8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ffbc:	ed9d 0b00 	vldr	d0, [sp]
 800ffc0:	f001 f956 	bl	8011270 <__kernel_cos>
 800ffc4:	e7f1      	b.n	800ffaa <cos+0x6a>
 800ffc6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ffca:	ed9d 0b00 	vldr	d0, [sp]
 800ffce:	2001      	movs	r0, #1
 800ffd0:	f001 fd66 	bl	8011aa0 <__kernel_sin>
 800ffd4:	e7e0      	b.n	800ff98 <cos+0x58>
 800ffd6:	bf00      	nop
	...
 800ffe0:	3fe921fb 	.word	0x3fe921fb
 800ffe4:	7fefffff 	.word	0x7fefffff

0800ffe8 <fabs>:
 800ffe8:	ec51 0b10 	vmov	r0, r1, d0
 800ffec:	ee10 2a10 	vmov	r2, s0
 800fff0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fff4:	ec43 2b10 	vmov	d0, r2, r3
 800fff8:	4770      	bx	lr
 800fffa:	0000      	movs	r0, r0
 800fffc:	0000      	movs	r0, r0
	...

08010000 <sin>:
 8010000:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010002:	ec53 2b10 	vmov	r2, r3, d0
 8010006:	4828      	ldr	r0, [pc, #160]	; (80100a8 <sin+0xa8>)
 8010008:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801000c:	4281      	cmp	r1, r0
 801000e:	dc07      	bgt.n	8010020 <sin+0x20>
 8010010:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80100a0 <sin+0xa0>
 8010014:	2000      	movs	r0, #0
 8010016:	b005      	add	sp, #20
 8010018:	f85d eb04 	ldr.w	lr, [sp], #4
 801001c:	f001 bd40 	b.w	8011aa0 <__kernel_sin>
 8010020:	4822      	ldr	r0, [pc, #136]	; (80100ac <sin+0xac>)
 8010022:	4281      	cmp	r1, r0
 8010024:	dd09      	ble.n	801003a <sin+0x3a>
 8010026:	ee10 0a10 	vmov	r0, s0
 801002a:	4619      	mov	r1, r3
 801002c:	f7f0 f92c 	bl	8000288 <__aeabi_dsub>
 8010030:	ec41 0b10 	vmov	d0, r0, r1
 8010034:	b005      	add	sp, #20
 8010036:	f85d fb04 	ldr.w	pc, [sp], #4
 801003a:	4668      	mov	r0, sp
 801003c:	f000 fe58 	bl	8010cf0 <__ieee754_rem_pio2>
 8010040:	f000 0003 	and.w	r0, r0, #3
 8010044:	2801      	cmp	r0, #1
 8010046:	d00c      	beq.n	8010062 <sin+0x62>
 8010048:	2802      	cmp	r0, #2
 801004a:	d011      	beq.n	8010070 <sin+0x70>
 801004c:	b9f0      	cbnz	r0, 801008c <sin+0x8c>
 801004e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010052:	ed9d 0b00 	vldr	d0, [sp]
 8010056:	2001      	movs	r0, #1
 8010058:	f001 fd22 	bl	8011aa0 <__kernel_sin>
 801005c:	ec51 0b10 	vmov	r0, r1, d0
 8010060:	e7e6      	b.n	8010030 <sin+0x30>
 8010062:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010066:	ed9d 0b00 	vldr	d0, [sp]
 801006a:	f001 f901 	bl	8011270 <__kernel_cos>
 801006e:	e7f5      	b.n	801005c <sin+0x5c>
 8010070:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010074:	ed9d 0b00 	vldr	d0, [sp]
 8010078:	2001      	movs	r0, #1
 801007a:	f001 fd11 	bl	8011aa0 <__kernel_sin>
 801007e:	ec53 2b10 	vmov	r2, r3, d0
 8010082:	ee10 0a10 	vmov	r0, s0
 8010086:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801008a:	e7d1      	b.n	8010030 <sin+0x30>
 801008c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010090:	ed9d 0b00 	vldr	d0, [sp]
 8010094:	f001 f8ec 	bl	8011270 <__kernel_cos>
 8010098:	e7f1      	b.n	801007e <sin+0x7e>
 801009a:	bf00      	nop
 801009c:	f3af 8000 	nop.w
	...
 80100a8:	3fe921fb 	.word	0x3fe921fb
 80100ac:	7fefffff 	.word	0x7fefffff

080100b0 <fmaxf>:
 80100b0:	b508      	push	{r3, lr}
 80100b2:	ed2d 8b02 	vpush	{d8}
 80100b6:	eeb0 8a40 	vmov.f32	s16, s0
 80100ba:	eef0 8a60 	vmov.f32	s17, s1
 80100be:	f000 f82d 	bl	801011c <__fpclassifyf>
 80100c2:	b148      	cbz	r0, 80100d8 <fmaxf+0x28>
 80100c4:	eeb0 0a68 	vmov.f32	s0, s17
 80100c8:	f000 f828 	bl	801011c <__fpclassifyf>
 80100cc:	b130      	cbz	r0, 80100dc <fmaxf+0x2c>
 80100ce:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80100d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100d6:	dc01      	bgt.n	80100dc <fmaxf+0x2c>
 80100d8:	eeb0 8a68 	vmov.f32	s16, s17
 80100dc:	eeb0 0a48 	vmov.f32	s0, s16
 80100e0:	ecbd 8b02 	vpop	{d8}
 80100e4:	bd08      	pop	{r3, pc}

080100e6 <fminf>:
 80100e6:	b508      	push	{r3, lr}
 80100e8:	ed2d 8b02 	vpush	{d8}
 80100ec:	eeb0 8a40 	vmov.f32	s16, s0
 80100f0:	eef0 8a60 	vmov.f32	s17, s1
 80100f4:	f000 f812 	bl	801011c <__fpclassifyf>
 80100f8:	b148      	cbz	r0, 801010e <fminf+0x28>
 80100fa:	eeb0 0a68 	vmov.f32	s0, s17
 80100fe:	f000 f80d 	bl	801011c <__fpclassifyf>
 8010102:	b130      	cbz	r0, 8010112 <fminf+0x2c>
 8010104:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801010c:	d401      	bmi.n	8010112 <fminf+0x2c>
 801010e:	eeb0 8a68 	vmov.f32	s16, s17
 8010112:	eeb0 0a48 	vmov.f32	s0, s16
 8010116:	ecbd 8b02 	vpop	{d8}
 801011a:	bd08      	pop	{r3, pc}

0801011c <__fpclassifyf>:
 801011c:	ee10 3a10 	vmov	r3, s0
 8010120:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 8010124:	d00d      	beq.n	8010142 <__fpclassifyf+0x26>
 8010126:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 801012a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 801012e:	d30a      	bcc.n	8010146 <__fpclassifyf+0x2a>
 8010130:	4b07      	ldr	r3, [pc, #28]	; (8010150 <__fpclassifyf+0x34>)
 8010132:	1e42      	subs	r2, r0, #1
 8010134:	429a      	cmp	r2, r3
 8010136:	d908      	bls.n	801014a <__fpclassifyf+0x2e>
 8010138:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 801013c:	4258      	negs	r0, r3
 801013e:	4158      	adcs	r0, r3
 8010140:	4770      	bx	lr
 8010142:	2002      	movs	r0, #2
 8010144:	4770      	bx	lr
 8010146:	2004      	movs	r0, #4
 8010148:	4770      	bx	lr
 801014a:	2003      	movs	r0, #3
 801014c:	4770      	bx	lr
 801014e:	bf00      	nop
 8010150:	007ffffe 	.word	0x007ffffe

08010154 <pow>:
 8010154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010156:	ed2d 8b02 	vpush	{d8}
 801015a:	eeb0 8a40 	vmov.f32	s16, s0
 801015e:	eef0 8a60 	vmov.f32	s17, s1
 8010162:	ec55 4b11 	vmov	r4, r5, d1
 8010166:	f000 f893 	bl	8010290 <__ieee754_pow>
 801016a:	4622      	mov	r2, r4
 801016c:	462b      	mov	r3, r5
 801016e:	4620      	mov	r0, r4
 8010170:	4629      	mov	r1, r5
 8010172:	ec57 6b10 	vmov	r6, r7, d0
 8010176:	f7f0 fcd9 	bl	8000b2c <__aeabi_dcmpun>
 801017a:	2800      	cmp	r0, #0
 801017c:	d13b      	bne.n	80101f6 <pow+0xa2>
 801017e:	ec51 0b18 	vmov	r0, r1, d8
 8010182:	2200      	movs	r2, #0
 8010184:	2300      	movs	r3, #0
 8010186:	f7f0 fc9f 	bl	8000ac8 <__aeabi_dcmpeq>
 801018a:	b1b8      	cbz	r0, 80101bc <pow+0x68>
 801018c:	2200      	movs	r2, #0
 801018e:	2300      	movs	r3, #0
 8010190:	4620      	mov	r0, r4
 8010192:	4629      	mov	r1, r5
 8010194:	f7f0 fc98 	bl	8000ac8 <__aeabi_dcmpeq>
 8010198:	2800      	cmp	r0, #0
 801019a:	d146      	bne.n	801022a <pow+0xd6>
 801019c:	ec45 4b10 	vmov	d0, r4, r5
 80101a0:	f001 fd6c 	bl	8011c7c <finite>
 80101a4:	b338      	cbz	r0, 80101f6 <pow+0xa2>
 80101a6:	2200      	movs	r2, #0
 80101a8:	2300      	movs	r3, #0
 80101aa:	4620      	mov	r0, r4
 80101ac:	4629      	mov	r1, r5
 80101ae:	f7f0 fc95 	bl	8000adc <__aeabi_dcmplt>
 80101b2:	b300      	cbz	r0, 80101f6 <pow+0xa2>
 80101b4:	f7fa ffba 	bl	800b12c <__errno>
 80101b8:	2322      	movs	r3, #34	; 0x22
 80101ba:	e01b      	b.n	80101f4 <pow+0xa0>
 80101bc:	ec47 6b10 	vmov	d0, r6, r7
 80101c0:	f001 fd5c 	bl	8011c7c <finite>
 80101c4:	b9e0      	cbnz	r0, 8010200 <pow+0xac>
 80101c6:	eeb0 0a48 	vmov.f32	s0, s16
 80101ca:	eef0 0a68 	vmov.f32	s1, s17
 80101ce:	f001 fd55 	bl	8011c7c <finite>
 80101d2:	b1a8      	cbz	r0, 8010200 <pow+0xac>
 80101d4:	ec45 4b10 	vmov	d0, r4, r5
 80101d8:	f001 fd50 	bl	8011c7c <finite>
 80101dc:	b180      	cbz	r0, 8010200 <pow+0xac>
 80101de:	4632      	mov	r2, r6
 80101e0:	463b      	mov	r3, r7
 80101e2:	4630      	mov	r0, r6
 80101e4:	4639      	mov	r1, r7
 80101e6:	f7f0 fca1 	bl	8000b2c <__aeabi_dcmpun>
 80101ea:	2800      	cmp	r0, #0
 80101ec:	d0e2      	beq.n	80101b4 <pow+0x60>
 80101ee:	f7fa ff9d 	bl	800b12c <__errno>
 80101f2:	2321      	movs	r3, #33	; 0x21
 80101f4:	6003      	str	r3, [r0, #0]
 80101f6:	ecbd 8b02 	vpop	{d8}
 80101fa:	ec47 6b10 	vmov	d0, r6, r7
 80101fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010200:	2200      	movs	r2, #0
 8010202:	2300      	movs	r3, #0
 8010204:	4630      	mov	r0, r6
 8010206:	4639      	mov	r1, r7
 8010208:	f7f0 fc5e 	bl	8000ac8 <__aeabi_dcmpeq>
 801020c:	2800      	cmp	r0, #0
 801020e:	d0f2      	beq.n	80101f6 <pow+0xa2>
 8010210:	eeb0 0a48 	vmov.f32	s0, s16
 8010214:	eef0 0a68 	vmov.f32	s1, s17
 8010218:	f001 fd30 	bl	8011c7c <finite>
 801021c:	2800      	cmp	r0, #0
 801021e:	d0ea      	beq.n	80101f6 <pow+0xa2>
 8010220:	ec45 4b10 	vmov	d0, r4, r5
 8010224:	f001 fd2a 	bl	8011c7c <finite>
 8010228:	e7c3      	b.n	80101b2 <pow+0x5e>
 801022a:	4f01      	ldr	r7, [pc, #4]	; (8010230 <pow+0xdc>)
 801022c:	2600      	movs	r6, #0
 801022e:	e7e2      	b.n	80101f6 <pow+0xa2>
 8010230:	3ff00000 	.word	0x3ff00000

08010234 <sqrt>:
 8010234:	b538      	push	{r3, r4, r5, lr}
 8010236:	ed2d 8b02 	vpush	{d8}
 801023a:	ec55 4b10 	vmov	r4, r5, d0
 801023e:	f000 ff63 	bl	8011108 <__ieee754_sqrt>
 8010242:	4622      	mov	r2, r4
 8010244:	462b      	mov	r3, r5
 8010246:	4620      	mov	r0, r4
 8010248:	4629      	mov	r1, r5
 801024a:	eeb0 8a40 	vmov.f32	s16, s0
 801024e:	eef0 8a60 	vmov.f32	s17, s1
 8010252:	f7f0 fc6b 	bl	8000b2c <__aeabi_dcmpun>
 8010256:	b990      	cbnz	r0, 801027e <sqrt+0x4a>
 8010258:	2200      	movs	r2, #0
 801025a:	2300      	movs	r3, #0
 801025c:	4620      	mov	r0, r4
 801025e:	4629      	mov	r1, r5
 8010260:	f7f0 fc3c 	bl	8000adc <__aeabi_dcmplt>
 8010264:	b158      	cbz	r0, 801027e <sqrt+0x4a>
 8010266:	f7fa ff61 	bl	800b12c <__errno>
 801026a:	2321      	movs	r3, #33	; 0x21
 801026c:	6003      	str	r3, [r0, #0]
 801026e:	2200      	movs	r2, #0
 8010270:	2300      	movs	r3, #0
 8010272:	4610      	mov	r0, r2
 8010274:	4619      	mov	r1, r3
 8010276:	f7f0 fae9 	bl	800084c <__aeabi_ddiv>
 801027a:	ec41 0b18 	vmov	d8, r0, r1
 801027e:	eeb0 0a48 	vmov.f32	s0, s16
 8010282:	eef0 0a68 	vmov.f32	s1, s17
 8010286:	ecbd 8b02 	vpop	{d8}
 801028a:	bd38      	pop	{r3, r4, r5, pc}
 801028c:	0000      	movs	r0, r0
	...

08010290 <__ieee754_pow>:
 8010290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010294:	ed2d 8b06 	vpush	{d8-d10}
 8010298:	b089      	sub	sp, #36	; 0x24
 801029a:	ed8d 1b00 	vstr	d1, [sp]
 801029e:	e9dd 2900 	ldrd	r2, r9, [sp]
 80102a2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80102a6:	ea58 0102 	orrs.w	r1, r8, r2
 80102aa:	ec57 6b10 	vmov	r6, r7, d0
 80102ae:	d115      	bne.n	80102dc <__ieee754_pow+0x4c>
 80102b0:	19b3      	adds	r3, r6, r6
 80102b2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80102b6:	4152      	adcs	r2, r2
 80102b8:	4299      	cmp	r1, r3
 80102ba:	4b89      	ldr	r3, [pc, #548]	; (80104e0 <__ieee754_pow+0x250>)
 80102bc:	4193      	sbcs	r3, r2
 80102be:	f080 84d2 	bcs.w	8010c66 <__ieee754_pow+0x9d6>
 80102c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80102c6:	4630      	mov	r0, r6
 80102c8:	4639      	mov	r1, r7
 80102ca:	f7ef ffdf 	bl	800028c <__adddf3>
 80102ce:	ec41 0b10 	vmov	d0, r0, r1
 80102d2:	b009      	add	sp, #36	; 0x24
 80102d4:	ecbd 8b06 	vpop	{d8-d10}
 80102d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102dc:	4b81      	ldr	r3, [pc, #516]	; (80104e4 <__ieee754_pow+0x254>)
 80102de:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80102e2:	429c      	cmp	r4, r3
 80102e4:	ee10 aa10 	vmov	sl, s0
 80102e8:	463d      	mov	r5, r7
 80102ea:	dc06      	bgt.n	80102fa <__ieee754_pow+0x6a>
 80102ec:	d101      	bne.n	80102f2 <__ieee754_pow+0x62>
 80102ee:	2e00      	cmp	r6, #0
 80102f0:	d1e7      	bne.n	80102c2 <__ieee754_pow+0x32>
 80102f2:	4598      	cmp	r8, r3
 80102f4:	dc01      	bgt.n	80102fa <__ieee754_pow+0x6a>
 80102f6:	d10f      	bne.n	8010318 <__ieee754_pow+0x88>
 80102f8:	b172      	cbz	r2, 8010318 <__ieee754_pow+0x88>
 80102fa:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80102fe:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8010302:	ea55 050a 	orrs.w	r5, r5, sl
 8010306:	d1dc      	bne.n	80102c2 <__ieee754_pow+0x32>
 8010308:	e9dd 3200 	ldrd	r3, r2, [sp]
 801030c:	18db      	adds	r3, r3, r3
 801030e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8010312:	4152      	adcs	r2, r2
 8010314:	429d      	cmp	r5, r3
 8010316:	e7d0      	b.n	80102ba <__ieee754_pow+0x2a>
 8010318:	2d00      	cmp	r5, #0
 801031a:	da3b      	bge.n	8010394 <__ieee754_pow+0x104>
 801031c:	4b72      	ldr	r3, [pc, #456]	; (80104e8 <__ieee754_pow+0x258>)
 801031e:	4598      	cmp	r8, r3
 8010320:	dc51      	bgt.n	80103c6 <__ieee754_pow+0x136>
 8010322:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8010326:	4598      	cmp	r8, r3
 8010328:	f340 84ac 	ble.w	8010c84 <__ieee754_pow+0x9f4>
 801032c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010330:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010334:	2b14      	cmp	r3, #20
 8010336:	dd0f      	ble.n	8010358 <__ieee754_pow+0xc8>
 8010338:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801033c:	fa22 f103 	lsr.w	r1, r2, r3
 8010340:	fa01 f303 	lsl.w	r3, r1, r3
 8010344:	4293      	cmp	r3, r2
 8010346:	f040 849d 	bne.w	8010c84 <__ieee754_pow+0x9f4>
 801034a:	f001 0101 	and.w	r1, r1, #1
 801034e:	f1c1 0302 	rsb	r3, r1, #2
 8010352:	9304      	str	r3, [sp, #16]
 8010354:	b182      	cbz	r2, 8010378 <__ieee754_pow+0xe8>
 8010356:	e05f      	b.n	8010418 <__ieee754_pow+0x188>
 8010358:	2a00      	cmp	r2, #0
 801035a:	d15b      	bne.n	8010414 <__ieee754_pow+0x184>
 801035c:	f1c3 0314 	rsb	r3, r3, #20
 8010360:	fa48 f103 	asr.w	r1, r8, r3
 8010364:	fa01 f303 	lsl.w	r3, r1, r3
 8010368:	4543      	cmp	r3, r8
 801036a:	f040 8488 	bne.w	8010c7e <__ieee754_pow+0x9ee>
 801036e:	f001 0101 	and.w	r1, r1, #1
 8010372:	f1c1 0302 	rsb	r3, r1, #2
 8010376:	9304      	str	r3, [sp, #16]
 8010378:	4b5c      	ldr	r3, [pc, #368]	; (80104ec <__ieee754_pow+0x25c>)
 801037a:	4598      	cmp	r8, r3
 801037c:	d132      	bne.n	80103e4 <__ieee754_pow+0x154>
 801037e:	f1b9 0f00 	cmp.w	r9, #0
 8010382:	f280 8478 	bge.w	8010c76 <__ieee754_pow+0x9e6>
 8010386:	4959      	ldr	r1, [pc, #356]	; (80104ec <__ieee754_pow+0x25c>)
 8010388:	4632      	mov	r2, r6
 801038a:	463b      	mov	r3, r7
 801038c:	2000      	movs	r0, #0
 801038e:	f7f0 fa5d 	bl	800084c <__aeabi_ddiv>
 8010392:	e79c      	b.n	80102ce <__ieee754_pow+0x3e>
 8010394:	2300      	movs	r3, #0
 8010396:	9304      	str	r3, [sp, #16]
 8010398:	2a00      	cmp	r2, #0
 801039a:	d13d      	bne.n	8010418 <__ieee754_pow+0x188>
 801039c:	4b51      	ldr	r3, [pc, #324]	; (80104e4 <__ieee754_pow+0x254>)
 801039e:	4598      	cmp	r8, r3
 80103a0:	d1ea      	bne.n	8010378 <__ieee754_pow+0xe8>
 80103a2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80103a6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80103aa:	ea53 030a 	orrs.w	r3, r3, sl
 80103ae:	f000 845a 	beq.w	8010c66 <__ieee754_pow+0x9d6>
 80103b2:	4b4f      	ldr	r3, [pc, #316]	; (80104f0 <__ieee754_pow+0x260>)
 80103b4:	429c      	cmp	r4, r3
 80103b6:	dd08      	ble.n	80103ca <__ieee754_pow+0x13a>
 80103b8:	f1b9 0f00 	cmp.w	r9, #0
 80103bc:	f2c0 8457 	blt.w	8010c6e <__ieee754_pow+0x9de>
 80103c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80103c4:	e783      	b.n	80102ce <__ieee754_pow+0x3e>
 80103c6:	2302      	movs	r3, #2
 80103c8:	e7e5      	b.n	8010396 <__ieee754_pow+0x106>
 80103ca:	f1b9 0f00 	cmp.w	r9, #0
 80103ce:	f04f 0000 	mov.w	r0, #0
 80103d2:	f04f 0100 	mov.w	r1, #0
 80103d6:	f6bf af7a 	bge.w	80102ce <__ieee754_pow+0x3e>
 80103da:	e9dd 0300 	ldrd	r0, r3, [sp]
 80103de:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80103e2:	e774      	b.n	80102ce <__ieee754_pow+0x3e>
 80103e4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80103e8:	d106      	bne.n	80103f8 <__ieee754_pow+0x168>
 80103ea:	4632      	mov	r2, r6
 80103ec:	463b      	mov	r3, r7
 80103ee:	4630      	mov	r0, r6
 80103f0:	4639      	mov	r1, r7
 80103f2:	f7f0 f901 	bl	80005f8 <__aeabi_dmul>
 80103f6:	e76a      	b.n	80102ce <__ieee754_pow+0x3e>
 80103f8:	4b3e      	ldr	r3, [pc, #248]	; (80104f4 <__ieee754_pow+0x264>)
 80103fa:	4599      	cmp	r9, r3
 80103fc:	d10c      	bne.n	8010418 <__ieee754_pow+0x188>
 80103fe:	2d00      	cmp	r5, #0
 8010400:	db0a      	blt.n	8010418 <__ieee754_pow+0x188>
 8010402:	ec47 6b10 	vmov	d0, r6, r7
 8010406:	b009      	add	sp, #36	; 0x24
 8010408:	ecbd 8b06 	vpop	{d8-d10}
 801040c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010410:	f000 be7a 	b.w	8011108 <__ieee754_sqrt>
 8010414:	2300      	movs	r3, #0
 8010416:	9304      	str	r3, [sp, #16]
 8010418:	ec47 6b10 	vmov	d0, r6, r7
 801041c:	f7ff fde4 	bl	800ffe8 <fabs>
 8010420:	ec51 0b10 	vmov	r0, r1, d0
 8010424:	f1ba 0f00 	cmp.w	sl, #0
 8010428:	d129      	bne.n	801047e <__ieee754_pow+0x1ee>
 801042a:	b124      	cbz	r4, 8010436 <__ieee754_pow+0x1a6>
 801042c:	4b2f      	ldr	r3, [pc, #188]	; (80104ec <__ieee754_pow+0x25c>)
 801042e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8010432:	429a      	cmp	r2, r3
 8010434:	d123      	bne.n	801047e <__ieee754_pow+0x1ee>
 8010436:	f1b9 0f00 	cmp.w	r9, #0
 801043a:	da05      	bge.n	8010448 <__ieee754_pow+0x1b8>
 801043c:	4602      	mov	r2, r0
 801043e:	460b      	mov	r3, r1
 8010440:	2000      	movs	r0, #0
 8010442:	492a      	ldr	r1, [pc, #168]	; (80104ec <__ieee754_pow+0x25c>)
 8010444:	f7f0 fa02 	bl	800084c <__aeabi_ddiv>
 8010448:	2d00      	cmp	r5, #0
 801044a:	f6bf af40 	bge.w	80102ce <__ieee754_pow+0x3e>
 801044e:	9b04      	ldr	r3, [sp, #16]
 8010450:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010454:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010458:	4323      	orrs	r3, r4
 801045a:	d108      	bne.n	801046e <__ieee754_pow+0x1de>
 801045c:	4602      	mov	r2, r0
 801045e:	460b      	mov	r3, r1
 8010460:	4610      	mov	r0, r2
 8010462:	4619      	mov	r1, r3
 8010464:	f7ef ff10 	bl	8000288 <__aeabi_dsub>
 8010468:	4602      	mov	r2, r0
 801046a:	460b      	mov	r3, r1
 801046c:	e78f      	b.n	801038e <__ieee754_pow+0xfe>
 801046e:	9b04      	ldr	r3, [sp, #16]
 8010470:	2b01      	cmp	r3, #1
 8010472:	f47f af2c 	bne.w	80102ce <__ieee754_pow+0x3e>
 8010476:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801047a:	4619      	mov	r1, r3
 801047c:	e727      	b.n	80102ce <__ieee754_pow+0x3e>
 801047e:	0feb      	lsrs	r3, r5, #31
 8010480:	3b01      	subs	r3, #1
 8010482:	9306      	str	r3, [sp, #24]
 8010484:	9a06      	ldr	r2, [sp, #24]
 8010486:	9b04      	ldr	r3, [sp, #16]
 8010488:	4313      	orrs	r3, r2
 801048a:	d102      	bne.n	8010492 <__ieee754_pow+0x202>
 801048c:	4632      	mov	r2, r6
 801048e:	463b      	mov	r3, r7
 8010490:	e7e6      	b.n	8010460 <__ieee754_pow+0x1d0>
 8010492:	4b19      	ldr	r3, [pc, #100]	; (80104f8 <__ieee754_pow+0x268>)
 8010494:	4598      	cmp	r8, r3
 8010496:	f340 80fb 	ble.w	8010690 <__ieee754_pow+0x400>
 801049a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801049e:	4598      	cmp	r8, r3
 80104a0:	4b13      	ldr	r3, [pc, #76]	; (80104f0 <__ieee754_pow+0x260>)
 80104a2:	dd0c      	ble.n	80104be <__ieee754_pow+0x22e>
 80104a4:	429c      	cmp	r4, r3
 80104a6:	dc0f      	bgt.n	80104c8 <__ieee754_pow+0x238>
 80104a8:	f1b9 0f00 	cmp.w	r9, #0
 80104ac:	da0f      	bge.n	80104ce <__ieee754_pow+0x23e>
 80104ae:	2000      	movs	r0, #0
 80104b0:	b009      	add	sp, #36	; 0x24
 80104b2:	ecbd 8b06 	vpop	{d8-d10}
 80104b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104ba:	f001 bbd6 	b.w	8011c6a <__math_oflow>
 80104be:	429c      	cmp	r4, r3
 80104c0:	dbf2      	blt.n	80104a8 <__ieee754_pow+0x218>
 80104c2:	4b0a      	ldr	r3, [pc, #40]	; (80104ec <__ieee754_pow+0x25c>)
 80104c4:	429c      	cmp	r4, r3
 80104c6:	dd19      	ble.n	80104fc <__ieee754_pow+0x26c>
 80104c8:	f1b9 0f00 	cmp.w	r9, #0
 80104cc:	dcef      	bgt.n	80104ae <__ieee754_pow+0x21e>
 80104ce:	2000      	movs	r0, #0
 80104d0:	b009      	add	sp, #36	; 0x24
 80104d2:	ecbd 8b06 	vpop	{d8-d10}
 80104d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104da:	f001 bbbd 	b.w	8011c58 <__math_uflow>
 80104de:	bf00      	nop
 80104e0:	fff00000 	.word	0xfff00000
 80104e4:	7ff00000 	.word	0x7ff00000
 80104e8:	433fffff 	.word	0x433fffff
 80104ec:	3ff00000 	.word	0x3ff00000
 80104f0:	3fefffff 	.word	0x3fefffff
 80104f4:	3fe00000 	.word	0x3fe00000
 80104f8:	41e00000 	.word	0x41e00000
 80104fc:	4b60      	ldr	r3, [pc, #384]	; (8010680 <__ieee754_pow+0x3f0>)
 80104fe:	2200      	movs	r2, #0
 8010500:	f7ef fec2 	bl	8000288 <__aeabi_dsub>
 8010504:	a354      	add	r3, pc, #336	; (adr r3, 8010658 <__ieee754_pow+0x3c8>)
 8010506:	e9d3 2300 	ldrd	r2, r3, [r3]
 801050a:	4604      	mov	r4, r0
 801050c:	460d      	mov	r5, r1
 801050e:	f7f0 f873 	bl	80005f8 <__aeabi_dmul>
 8010512:	a353      	add	r3, pc, #332	; (adr r3, 8010660 <__ieee754_pow+0x3d0>)
 8010514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010518:	4606      	mov	r6, r0
 801051a:	460f      	mov	r7, r1
 801051c:	4620      	mov	r0, r4
 801051e:	4629      	mov	r1, r5
 8010520:	f7f0 f86a 	bl	80005f8 <__aeabi_dmul>
 8010524:	4b57      	ldr	r3, [pc, #348]	; (8010684 <__ieee754_pow+0x3f4>)
 8010526:	4682      	mov	sl, r0
 8010528:	468b      	mov	fp, r1
 801052a:	2200      	movs	r2, #0
 801052c:	4620      	mov	r0, r4
 801052e:	4629      	mov	r1, r5
 8010530:	f7f0 f862 	bl	80005f8 <__aeabi_dmul>
 8010534:	4602      	mov	r2, r0
 8010536:	460b      	mov	r3, r1
 8010538:	a14b      	add	r1, pc, #300	; (adr r1, 8010668 <__ieee754_pow+0x3d8>)
 801053a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801053e:	f7ef fea3 	bl	8000288 <__aeabi_dsub>
 8010542:	4622      	mov	r2, r4
 8010544:	462b      	mov	r3, r5
 8010546:	f7f0 f857 	bl	80005f8 <__aeabi_dmul>
 801054a:	4602      	mov	r2, r0
 801054c:	460b      	mov	r3, r1
 801054e:	2000      	movs	r0, #0
 8010550:	494d      	ldr	r1, [pc, #308]	; (8010688 <__ieee754_pow+0x3f8>)
 8010552:	f7ef fe99 	bl	8000288 <__aeabi_dsub>
 8010556:	4622      	mov	r2, r4
 8010558:	4680      	mov	r8, r0
 801055a:	4689      	mov	r9, r1
 801055c:	462b      	mov	r3, r5
 801055e:	4620      	mov	r0, r4
 8010560:	4629      	mov	r1, r5
 8010562:	f7f0 f849 	bl	80005f8 <__aeabi_dmul>
 8010566:	4602      	mov	r2, r0
 8010568:	460b      	mov	r3, r1
 801056a:	4640      	mov	r0, r8
 801056c:	4649      	mov	r1, r9
 801056e:	f7f0 f843 	bl	80005f8 <__aeabi_dmul>
 8010572:	a33f      	add	r3, pc, #252	; (adr r3, 8010670 <__ieee754_pow+0x3e0>)
 8010574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010578:	f7f0 f83e 	bl	80005f8 <__aeabi_dmul>
 801057c:	4602      	mov	r2, r0
 801057e:	460b      	mov	r3, r1
 8010580:	4650      	mov	r0, sl
 8010582:	4659      	mov	r1, fp
 8010584:	f7ef fe80 	bl	8000288 <__aeabi_dsub>
 8010588:	4602      	mov	r2, r0
 801058a:	460b      	mov	r3, r1
 801058c:	4680      	mov	r8, r0
 801058e:	4689      	mov	r9, r1
 8010590:	4630      	mov	r0, r6
 8010592:	4639      	mov	r1, r7
 8010594:	f7ef fe7a 	bl	800028c <__adddf3>
 8010598:	2000      	movs	r0, #0
 801059a:	4632      	mov	r2, r6
 801059c:	463b      	mov	r3, r7
 801059e:	4604      	mov	r4, r0
 80105a0:	460d      	mov	r5, r1
 80105a2:	f7ef fe71 	bl	8000288 <__aeabi_dsub>
 80105a6:	4602      	mov	r2, r0
 80105a8:	460b      	mov	r3, r1
 80105aa:	4640      	mov	r0, r8
 80105ac:	4649      	mov	r1, r9
 80105ae:	f7ef fe6b 	bl	8000288 <__aeabi_dsub>
 80105b2:	9b04      	ldr	r3, [sp, #16]
 80105b4:	9a06      	ldr	r2, [sp, #24]
 80105b6:	3b01      	subs	r3, #1
 80105b8:	4313      	orrs	r3, r2
 80105ba:	4682      	mov	sl, r0
 80105bc:	468b      	mov	fp, r1
 80105be:	f040 81e7 	bne.w	8010990 <__ieee754_pow+0x700>
 80105c2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8010678 <__ieee754_pow+0x3e8>
 80105c6:	eeb0 8a47 	vmov.f32	s16, s14
 80105ca:	eef0 8a67 	vmov.f32	s17, s15
 80105ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 80105d2:	2600      	movs	r6, #0
 80105d4:	4632      	mov	r2, r6
 80105d6:	463b      	mov	r3, r7
 80105d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80105dc:	f7ef fe54 	bl	8000288 <__aeabi_dsub>
 80105e0:	4622      	mov	r2, r4
 80105e2:	462b      	mov	r3, r5
 80105e4:	f7f0 f808 	bl	80005f8 <__aeabi_dmul>
 80105e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80105ec:	4680      	mov	r8, r0
 80105ee:	4689      	mov	r9, r1
 80105f0:	4650      	mov	r0, sl
 80105f2:	4659      	mov	r1, fp
 80105f4:	f7f0 f800 	bl	80005f8 <__aeabi_dmul>
 80105f8:	4602      	mov	r2, r0
 80105fa:	460b      	mov	r3, r1
 80105fc:	4640      	mov	r0, r8
 80105fe:	4649      	mov	r1, r9
 8010600:	f7ef fe44 	bl	800028c <__adddf3>
 8010604:	4632      	mov	r2, r6
 8010606:	463b      	mov	r3, r7
 8010608:	4680      	mov	r8, r0
 801060a:	4689      	mov	r9, r1
 801060c:	4620      	mov	r0, r4
 801060e:	4629      	mov	r1, r5
 8010610:	f7ef fff2 	bl	80005f8 <__aeabi_dmul>
 8010614:	460b      	mov	r3, r1
 8010616:	4604      	mov	r4, r0
 8010618:	460d      	mov	r5, r1
 801061a:	4602      	mov	r2, r0
 801061c:	4649      	mov	r1, r9
 801061e:	4640      	mov	r0, r8
 8010620:	f7ef fe34 	bl	800028c <__adddf3>
 8010624:	4b19      	ldr	r3, [pc, #100]	; (801068c <__ieee754_pow+0x3fc>)
 8010626:	4299      	cmp	r1, r3
 8010628:	ec45 4b19 	vmov	d9, r4, r5
 801062c:	4606      	mov	r6, r0
 801062e:	460f      	mov	r7, r1
 8010630:	468b      	mov	fp, r1
 8010632:	f340 82f1 	ble.w	8010c18 <__ieee754_pow+0x988>
 8010636:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801063a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801063e:	4303      	orrs	r3, r0
 8010640:	f000 81e4 	beq.w	8010a0c <__ieee754_pow+0x77c>
 8010644:	ec51 0b18 	vmov	r0, r1, d8
 8010648:	2200      	movs	r2, #0
 801064a:	2300      	movs	r3, #0
 801064c:	f7f0 fa46 	bl	8000adc <__aeabi_dcmplt>
 8010650:	3800      	subs	r0, #0
 8010652:	bf18      	it	ne
 8010654:	2001      	movne	r0, #1
 8010656:	e72b      	b.n	80104b0 <__ieee754_pow+0x220>
 8010658:	60000000 	.word	0x60000000
 801065c:	3ff71547 	.word	0x3ff71547
 8010660:	f85ddf44 	.word	0xf85ddf44
 8010664:	3e54ae0b 	.word	0x3e54ae0b
 8010668:	55555555 	.word	0x55555555
 801066c:	3fd55555 	.word	0x3fd55555
 8010670:	652b82fe 	.word	0x652b82fe
 8010674:	3ff71547 	.word	0x3ff71547
 8010678:	00000000 	.word	0x00000000
 801067c:	bff00000 	.word	0xbff00000
 8010680:	3ff00000 	.word	0x3ff00000
 8010684:	3fd00000 	.word	0x3fd00000
 8010688:	3fe00000 	.word	0x3fe00000
 801068c:	408fffff 	.word	0x408fffff
 8010690:	4bd5      	ldr	r3, [pc, #852]	; (80109e8 <__ieee754_pow+0x758>)
 8010692:	402b      	ands	r3, r5
 8010694:	2200      	movs	r2, #0
 8010696:	b92b      	cbnz	r3, 80106a4 <__ieee754_pow+0x414>
 8010698:	4bd4      	ldr	r3, [pc, #848]	; (80109ec <__ieee754_pow+0x75c>)
 801069a:	f7ef ffad 	bl	80005f8 <__aeabi_dmul>
 801069e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80106a2:	460c      	mov	r4, r1
 80106a4:	1523      	asrs	r3, r4, #20
 80106a6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80106aa:	4413      	add	r3, r2
 80106ac:	9305      	str	r3, [sp, #20]
 80106ae:	4bd0      	ldr	r3, [pc, #832]	; (80109f0 <__ieee754_pow+0x760>)
 80106b0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80106b4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80106b8:	429c      	cmp	r4, r3
 80106ba:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80106be:	dd08      	ble.n	80106d2 <__ieee754_pow+0x442>
 80106c0:	4bcc      	ldr	r3, [pc, #816]	; (80109f4 <__ieee754_pow+0x764>)
 80106c2:	429c      	cmp	r4, r3
 80106c4:	f340 8162 	ble.w	801098c <__ieee754_pow+0x6fc>
 80106c8:	9b05      	ldr	r3, [sp, #20]
 80106ca:	3301      	adds	r3, #1
 80106cc:	9305      	str	r3, [sp, #20]
 80106ce:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80106d2:	2400      	movs	r4, #0
 80106d4:	00e3      	lsls	r3, r4, #3
 80106d6:	9307      	str	r3, [sp, #28]
 80106d8:	4bc7      	ldr	r3, [pc, #796]	; (80109f8 <__ieee754_pow+0x768>)
 80106da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80106de:	ed93 7b00 	vldr	d7, [r3]
 80106e2:	4629      	mov	r1, r5
 80106e4:	ec53 2b17 	vmov	r2, r3, d7
 80106e8:	eeb0 9a47 	vmov.f32	s18, s14
 80106ec:	eef0 9a67 	vmov.f32	s19, s15
 80106f0:	4682      	mov	sl, r0
 80106f2:	f7ef fdc9 	bl	8000288 <__aeabi_dsub>
 80106f6:	4652      	mov	r2, sl
 80106f8:	4606      	mov	r6, r0
 80106fa:	460f      	mov	r7, r1
 80106fc:	462b      	mov	r3, r5
 80106fe:	ec51 0b19 	vmov	r0, r1, d9
 8010702:	f7ef fdc3 	bl	800028c <__adddf3>
 8010706:	4602      	mov	r2, r0
 8010708:	460b      	mov	r3, r1
 801070a:	2000      	movs	r0, #0
 801070c:	49bb      	ldr	r1, [pc, #748]	; (80109fc <__ieee754_pow+0x76c>)
 801070e:	f7f0 f89d 	bl	800084c <__aeabi_ddiv>
 8010712:	ec41 0b1a 	vmov	d10, r0, r1
 8010716:	4602      	mov	r2, r0
 8010718:	460b      	mov	r3, r1
 801071a:	4630      	mov	r0, r6
 801071c:	4639      	mov	r1, r7
 801071e:	f7ef ff6b 	bl	80005f8 <__aeabi_dmul>
 8010722:	2300      	movs	r3, #0
 8010724:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010728:	9302      	str	r3, [sp, #8]
 801072a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801072e:	46ab      	mov	fp, r5
 8010730:	106d      	asrs	r5, r5, #1
 8010732:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010736:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801073a:	ec41 0b18 	vmov	d8, r0, r1
 801073e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8010742:	2200      	movs	r2, #0
 8010744:	4640      	mov	r0, r8
 8010746:	4649      	mov	r1, r9
 8010748:	4614      	mov	r4, r2
 801074a:	461d      	mov	r5, r3
 801074c:	f7ef ff54 	bl	80005f8 <__aeabi_dmul>
 8010750:	4602      	mov	r2, r0
 8010752:	460b      	mov	r3, r1
 8010754:	4630      	mov	r0, r6
 8010756:	4639      	mov	r1, r7
 8010758:	f7ef fd96 	bl	8000288 <__aeabi_dsub>
 801075c:	ec53 2b19 	vmov	r2, r3, d9
 8010760:	4606      	mov	r6, r0
 8010762:	460f      	mov	r7, r1
 8010764:	4620      	mov	r0, r4
 8010766:	4629      	mov	r1, r5
 8010768:	f7ef fd8e 	bl	8000288 <__aeabi_dsub>
 801076c:	4602      	mov	r2, r0
 801076e:	460b      	mov	r3, r1
 8010770:	4650      	mov	r0, sl
 8010772:	4659      	mov	r1, fp
 8010774:	f7ef fd88 	bl	8000288 <__aeabi_dsub>
 8010778:	4642      	mov	r2, r8
 801077a:	464b      	mov	r3, r9
 801077c:	f7ef ff3c 	bl	80005f8 <__aeabi_dmul>
 8010780:	4602      	mov	r2, r0
 8010782:	460b      	mov	r3, r1
 8010784:	4630      	mov	r0, r6
 8010786:	4639      	mov	r1, r7
 8010788:	f7ef fd7e 	bl	8000288 <__aeabi_dsub>
 801078c:	ec53 2b1a 	vmov	r2, r3, d10
 8010790:	f7ef ff32 	bl	80005f8 <__aeabi_dmul>
 8010794:	ec53 2b18 	vmov	r2, r3, d8
 8010798:	ec41 0b19 	vmov	d9, r0, r1
 801079c:	ec51 0b18 	vmov	r0, r1, d8
 80107a0:	f7ef ff2a 	bl	80005f8 <__aeabi_dmul>
 80107a4:	a37c      	add	r3, pc, #496	; (adr r3, 8010998 <__ieee754_pow+0x708>)
 80107a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107aa:	4604      	mov	r4, r0
 80107ac:	460d      	mov	r5, r1
 80107ae:	f7ef ff23 	bl	80005f8 <__aeabi_dmul>
 80107b2:	a37b      	add	r3, pc, #492	; (adr r3, 80109a0 <__ieee754_pow+0x710>)
 80107b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107b8:	f7ef fd68 	bl	800028c <__adddf3>
 80107bc:	4622      	mov	r2, r4
 80107be:	462b      	mov	r3, r5
 80107c0:	f7ef ff1a 	bl	80005f8 <__aeabi_dmul>
 80107c4:	a378      	add	r3, pc, #480	; (adr r3, 80109a8 <__ieee754_pow+0x718>)
 80107c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ca:	f7ef fd5f 	bl	800028c <__adddf3>
 80107ce:	4622      	mov	r2, r4
 80107d0:	462b      	mov	r3, r5
 80107d2:	f7ef ff11 	bl	80005f8 <__aeabi_dmul>
 80107d6:	a376      	add	r3, pc, #472	; (adr r3, 80109b0 <__ieee754_pow+0x720>)
 80107d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107dc:	f7ef fd56 	bl	800028c <__adddf3>
 80107e0:	4622      	mov	r2, r4
 80107e2:	462b      	mov	r3, r5
 80107e4:	f7ef ff08 	bl	80005f8 <__aeabi_dmul>
 80107e8:	a373      	add	r3, pc, #460	; (adr r3, 80109b8 <__ieee754_pow+0x728>)
 80107ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ee:	f7ef fd4d 	bl	800028c <__adddf3>
 80107f2:	4622      	mov	r2, r4
 80107f4:	462b      	mov	r3, r5
 80107f6:	f7ef feff 	bl	80005f8 <__aeabi_dmul>
 80107fa:	a371      	add	r3, pc, #452	; (adr r3, 80109c0 <__ieee754_pow+0x730>)
 80107fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010800:	f7ef fd44 	bl	800028c <__adddf3>
 8010804:	4622      	mov	r2, r4
 8010806:	4606      	mov	r6, r0
 8010808:	460f      	mov	r7, r1
 801080a:	462b      	mov	r3, r5
 801080c:	4620      	mov	r0, r4
 801080e:	4629      	mov	r1, r5
 8010810:	f7ef fef2 	bl	80005f8 <__aeabi_dmul>
 8010814:	4602      	mov	r2, r0
 8010816:	460b      	mov	r3, r1
 8010818:	4630      	mov	r0, r6
 801081a:	4639      	mov	r1, r7
 801081c:	f7ef feec 	bl	80005f8 <__aeabi_dmul>
 8010820:	4642      	mov	r2, r8
 8010822:	4604      	mov	r4, r0
 8010824:	460d      	mov	r5, r1
 8010826:	464b      	mov	r3, r9
 8010828:	ec51 0b18 	vmov	r0, r1, d8
 801082c:	f7ef fd2e 	bl	800028c <__adddf3>
 8010830:	ec53 2b19 	vmov	r2, r3, d9
 8010834:	f7ef fee0 	bl	80005f8 <__aeabi_dmul>
 8010838:	4622      	mov	r2, r4
 801083a:	462b      	mov	r3, r5
 801083c:	f7ef fd26 	bl	800028c <__adddf3>
 8010840:	4642      	mov	r2, r8
 8010842:	4682      	mov	sl, r0
 8010844:	468b      	mov	fp, r1
 8010846:	464b      	mov	r3, r9
 8010848:	4640      	mov	r0, r8
 801084a:	4649      	mov	r1, r9
 801084c:	f7ef fed4 	bl	80005f8 <__aeabi_dmul>
 8010850:	4b6b      	ldr	r3, [pc, #428]	; (8010a00 <__ieee754_pow+0x770>)
 8010852:	2200      	movs	r2, #0
 8010854:	4606      	mov	r6, r0
 8010856:	460f      	mov	r7, r1
 8010858:	f7ef fd18 	bl	800028c <__adddf3>
 801085c:	4652      	mov	r2, sl
 801085e:	465b      	mov	r3, fp
 8010860:	f7ef fd14 	bl	800028c <__adddf3>
 8010864:	2000      	movs	r0, #0
 8010866:	4604      	mov	r4, r0
 8010868:	460d      	mov	r5, r1
 801086a:	4602      	mov	r2, r0
 801086c:	460b      	mov	r3, r1
 801086e:	4640      	mov	r0, r8
 8010870:	4649      	mov	r1, r9
 8010872:	f7ef fec1 	bl	80005f8 <__aeabi_dmul>
 8010876:	4b62      	ldr	r3, [pc, #392]	; (8010a00 <__ieee754_pow+0x770>)
 8010878:	4680      	mov	r8, r0
 801087a:	4689      	mov	r9, r1
 801087c:	2200      	movs	r2, #0
 801087e:	4620      	mov	r0, r4
 8010880:	4629      	mov	r1, r5
 8010882:	f7ef fd01 	bl	8000288 <__aeabi_dsub>
 8010886:	4632      	mov	r2, r6
 8010888:	463b      	mov	r3, r7
 801088a:	f7ef fcfd 	bl	8000288 <__aeabi_dsub>
 801088e:	4602      	mov	r2, r0
 8010890:	460b      	mov	r3, r1
 8010892:	4650      	mov	r0, sl
 8010894:	4659      	mov	r1, fp
 8010896:	f7ef fcf7 	bl	8000288 <__aeabi_dsub>
 801089a:	ec53 2b18 	vmov	r2, r3, d8
 801089e:	f7ef feab 	bl	80005f8 <__aeabi_dmul>
 80108a2:	4622      	mov	r2, r4
 80108a4:	4606      	mov	r6, r0
 80108a6:	460f      	mov	r7, r1
 80108a8:	462b      	mov	r3, r5
 80108aa:	ec51 0b19 	vmov	r0, r1, d9
 80108ae:	f7ef fea3 	bl	80005f8 <__aeabi_dmul>
 80108b2:	4602      	mov	r2, r0
 80108b4:	460b      	mov	r3, r1
 80108b6:	4630      	mov	r0, r6
 80108b8:	4639      	mov	r1, r7
 80108ba:	f7ef fce7 	bl	800028c <__adddf3>
 80108be:	4606      	mov	r6, r0
 80108c0:	460f      	mov	r7, r1
 80108c2:	4602      	mov	r2, r0
 80108c4:	460b      	mov	r3, r1
 80108c6:	4640      	mov	r0, r8
 80108c8:	4649      	mov	r1, r9
 80108ca:	f7ef fcdf 	bl	800028c <__adddf3>
 80108ce:	a33e      	add	r3, pc, #248	; (adr r3, 80109c8 <__ieee754_pow+0x738>)
 80108d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108d4:	2000      	movs	r0, #0
 80108d6:	4604      	mov	r4, r0
 80108d8:	460d      	mov	r5, r1
 80108da:	f7ef fe8d 	bl	80005f8 <__aeabi_dmul>
 80108de:	4642      	mov	r2, r8
 80108e0:	ec41 0b18 	vmov	d8, r0, r1
 80108e4:	464b      	mov	r3, r9
 80108e6:	4620      	mov	r0, r4
 80108e8:	4629      	mov	r1, r5
 80108ea:	f7ef fccd 	bl	8000288 <__aeabi_dsub>
 80108ee:	4602      	mov	r2, r0
 80108f0:	460b      	mov	r3, r1
 80108f2:	4630      	mov	r0, r6
 80108f4:	4639      	mov	r1, r7
 80108f6:	f7ef fcc7 	bl	8000288 <__aeabi_dsub>
 80108fa:	a335      	add	r3, pc, #212	; (adr r3, 80109d0 <__ieee754_pow+0x740>)
 80108fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010900:	f7ef fe7a 	bl	80005f8 <__aeabi_dmul>
 8010904:	a334      	add	r3, pc, #208	; (adr r3, 80109d8 <__ieee754_pow+0x748>)
 8010906:	e9d3 2300 	ldrd	r2, r3, [r3]
 801090a:	4606      	mov	r6, r0
 801090c:	460f      	mov	r7, r1
 801090e:	4620      	mov	r0, r4
 8010910:	4629      	mov	r1, r5
 8010912:	f7ef fe71 	bl	80005f8 <__aeabi_dmul>
 8010916:	4602      	mov	r2, r0
 8010918:	460b      	mov	r3, r1
 801091a:	4630      	mov	r0, r6
 801091c:	4639      	mov	r1, r7
 801091e:	f7ef fcb5 	bl	800028c <__adddf3>
 8010922:	9a07      	ldr	r2, [sp, #28]
 8010924:	4b37      	ldr	r3, [pc, #220]	; (8010a04 <__ieee754_pow+0x774>)
 8010926:	4413      	add	r3, r2
 8010928:	e9d3 2300 	ldrd	r2, r3, [r3]
 801092c:	f7ef fcae 	bl	800028c <__adddf3>
 8010930:	4682      	mov	sl, r0
 8010932:	9805      	ldr	r0, [sp, #20]
 8010934:	468b      	mov	fp, r1
 8010936:	f7ef fdf5 	bl	8000524 <__aeabi_i2d>
 801093a:	9a07      	ldr	r2, [sp, #28]
 801093c:	4b32      	ldr	r3, [pc, #200]	; (8010a08 <__ieee754_pow+0x778>)
 801093e:	4413      	add	r3, r2
 8010940:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010944:	4606      	mov	r6, r0
 8010946:	460f      	mov	r7, r1
 8010948:	4652      	mov	r2, sl
 801094a:	465b      	mov	r3, fp
 801094c:	ec51 0b18 	vmov	r0, r1, d8
 8010950:	f7ef fc9c 	bl	800028c <__adddf3>
 8010954:	4642      	mov	r2, r8
 8010956:	464b      	mov	r3, r9
 8010958:	f7ef fc98 	bl	800028c <__adddf3>
 801095c:	4632      	mov	r2, r6
 801095e:	463b      	mov	r3, r7
 8010960:	f7ef fc94 	bl	800028c <__adddf3>
 8010964:	2000      	movs	r0, #0
 8010966:	4632      	mov	r2, r6
 8010968:	463b      	mov	r3, r7
 801096a:	4604      	mov	r4, r0
 801096c:	460d      	mov	r5, r1
 801096e:	f7ef fc8b 	bl	8000288 <__aeabi_dsub>
 8010972:	4642      	mov	r2, r8
 8010974:	464b      	mov	r3, r9
 8010976:	f7ef fc87 	bl	8000288 <__aeabi_dsub>
 801097a:	ec53 2b18 	vmov	r2, r3, d8
 801097e:	f7ef fc83 	bl	8000288 <__aeabi_dsub>
 8010982:	4602      	mov	r2, r0
 8010984:	460b      	mov	r3, r1
 8010986:	4650      	mov	r0, sl
 8010988:	4659      	mov	r1, fp
 801098a:	e610      	b.n	80105ae <__ieee754_pow+0x31e>
 801098c:	2401      	movs	r4, #1
 801098e:	e6a1      	b.n	80106d4 <__ieee754_pow+0x444>
 8010990:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80109e0 <__ieee754_pow+0x750>
 8010994:	e617      	b.n	80105c6 <__ieee754_pow+0x336>
 8010996:	bf00      	nop
 8010998:	4a454eef 	.word	0x4a454eef
 801099c:	3fca7e28 	.word	0x3fca7e28
 80109a0:	93c9db65 	.word	0x93c9db65
 80109a4:	3fcd864a 	.word	0x3fcd864a
 80109a8:	a91d4101 	.word	0xa91d4101
 80109ac:	3fd17460 	.word	0x3fd17460
 80109b0:	518f264d 	.word	0x518f264d
 80109b4:	3fd55555 	.word	0x3fd55555
 80109b8:	db6fabff 	.word	0xdb6fabff
 80109bc:	3fdb6db6 	.word	0x3fdb6db6
 80109c0:	33333303 	.word	0x33333303
 80109c4:	3fe33333 	.word	0x3fe33333
 80109c8:	e0000000 	.word	0xe0000000
 80109cc:	3feec709 	.word	0x3feec709
 80109d0:	dc3a03fd 	.word	0xdc3a03fd
 80109d4:	3feec709 	.word	0x3feec709
 80109d8:	145b01f5 	.word	0x145b01f5
 80109dc:	be3e2fe0 	.word	0xbe3e2fe0
 80109e0:	00000000 	.word	0x00000000
 80109e4:	3ff00000 	.word	0x3ff00000
 80109e8:	7ff00000 	.word	0x7ff00000
 80109ec:	43400000 	.word	0x43400000
 80109f0:	0003988e 	.word	0x0003988e
 80109f4:	000bb679 	.word	0x000bb679
 80109f8:	08012698 	.word	0x08012698
 80109fc:	3ff00000 	.word	0x3ff00000
 8010a00:	40080000 	.word	0x40080000
 8010a04:	080126b8 	.word	0x080126b8
 8010a08:	080126a8 	.word	0x080126a8
 8010a0c:	a3b5      	add	r3, pc, #724	; (adr r3, 8010ce4 <__ieee754_pow+0xa54>)
 8010a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a12:	4640      	mov	r0, r8
 8010a14:	4649      	mov	r1, r9
 8010a16:	f7ef fc39 	bl	800028c <__adddf3>
 8010a1a:	4622      	mov	r2, r4
 8010a1c:	ec41 0b1a 	vmov	d10, r0, r1
 8010a20:	462b      	mov	r3, r5
 8010a22:	4630      	mov	r0, r6
 8010a24:	4639      	mov	r1, r7
 8010a26:	f7ef fc2f 	bl	8000288 <__aeabi_dsub>
 8010a2a:	4602      	mov	r2, r0
 8010a2c:	460b      	mov	r3, r1
 8010a2e:	ec51 0b1a 	vmov	r0, r1, d10
 8010a32:	f7f0 f871 	bl	8000b18 <__aeabi_dcmpgt>
 8010a36:	2800      	cmp	r0, #0
 8010a38:	f47f ae04 	bne.w	8010644 <__ieee754_pow+0x3b4>
 8010a3c:	4aa4      	ldr	r2, [pc, #656]	; (8010cd0 <__ieee754_pow+0xa40>)
 8010a3e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010a42:	4293      	cmp	r3, r2
 8010a44:	f340 8108 	ble.w	8010c58 <__ieee754_pow+0x9c8>
 8010a48:	151b      	asrs	r3, r3, #20
 8010a4a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8010a4e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010a52:	fa4a f303 	asr.w	r3, sl, r3
 8010a56:	445b      	add	r3, fp
 8010a58:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8010a5c:	4e9d      	ldr	r6, [pc, #628]	; (8010cd4 <__ieee754_pow+0xa44>)
 8010a5e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010a62:	4116      	asrs	r6, r2
 8010a64:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8010a68:	2000      	movs	r0, #0
 8010a6a:	ea23 0106 	bic.w	r1, r3, r6
 8010a6e:	f1c2 0214 	rsb	r2, r2, #20
 8010a72:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010a76:	fa4a fa02 	asr.w	sl, sl, r2
 8010a7a:	f1bb 0f00 	cmp.w	fp, #0
 8010a7e:	4602      	mov	r2, r0
 8010a80:	460b      	mov	r3, r1
 8010a82:	4620      	mov	r0, r4
 8010a84:	4629      	mov	r1, r5
 8010a86:	bfb8      	it	lt
 8010a88:	f1ca 0a00 	rsblt	sl, sl, #0
 8010a8c:	f7ef fbfc 	bl	8000288 <__aeabi_dsub>
 8010a90:	ec41 0b19 	vmov	d9, r0, r1
 8010a94:	4642      	mov	r2, r8
 8010a96:	464b      	mov	r3, r9
 8010a98:	ec51 0b19 	vmov	r0, r1, d9
 8010a9c:	f7ef fbf6 	bl	800028c <__adddf3>
 8010aa0:	a37b      	add	r3, pc, #492	; (adr r3, 8010c90 <__ieee754_pow+0xa00>)
 8010aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aa6:	2000      	movs	r0, #0
 8010aa8:	4604      	mov	r4, r0
 8010aaa:	460d      	mov	r5, r1
 8010aac:	f7ef fda4 	bl	80005f8 <__aeabi_dmul>
 8010ab0:	ec53 2b19 	vmov	r2, r3, d9
 8010ab4:	4606      	mov	r6, r0
 8010ab6:	460f      	mov	r7, r1
 8010ab8:	4620      	mov	r0, r4
 8010aba:	4629      	mov	r1, r5
 8010abc:	f7ef fbe4 	bl	8000288 <__aeabi_dsub>
 8010ac0:	4602      	mov	r2, r0
 8010ac2:	460b      	mov	r3, r1
 8010ac4:	4640      	mov	r0, r8
 8010ac6:	4649      	mov	r1, r9
 8010ac8:	f7ef fbde 	bl	8000288 <__aeabi_dsub>
 8010acc:	a372      	add	r3, pc, #456	; (adr r3, 8010c98 <__ieee754_pow+0xa08>)
 8010ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ad2:	f7ef fd91 	bl	80005f8 <__aeabi_dmul>
 8010ad6:	a372      	add	r3, pc, #456	; (adr r3, 8010ca0 <__ieee754_pow+0xa10>)
 8010ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010adc:	4680      	mov	r8, r0
 8010ade:	4689      	mov	r9, r1
 8010ae0:	4620      	mov	r0, r4
 8010ae2:	4629      	mov	r1, r5
 8010ae4:	f7ef fd88 	bl	80005f8 <__aeabi_dmul>
 8010ae8:	4602      	mov	r2, r0
 8010aea:	460b      	mov	r3, r1
 8010aec:	4640      	mov	r0, r8
 8010aee:	4649      	mov	r1, r9
 8010af0:	f7ef fbcc 	bl	800028c <__adddf3>
 8010af4:	4604      	mov	r4, r0
 8010af6:	460d      	mov	r5, r1
 8010af8:	4602      	mov	r2, r0
 8010afa:	460b      	mov	r3, r1
 8010afc:	4630      	mov	r0, r6
 8010afe:	4639      	mov	r1, r7
 8010b00:	f7ef fbc4 	bl	800028c <__adddf3>
 8010b04:	4632      	mov	r2, r6
 8010b06:	463b      	mov	r3, r7
 8010b08:	4680      	mov	r8, r0
 8010b0a:	4689      	mov	r9, r1
 8010b0c:	f7ef fbbc 	bl	8000288 <__aeabi_dsub>
 8010b10:	4602      	mov	r2, r0
 8010b12:	460b      	mov	r3, r1
 8010b14:	4620      	mov	r0, r4
 8010b16:	4629      	mov	r1, r5
 8010b18:	f7ef fbb6 	bl	8000288 <__aeabi_dsub>
 8010b1c:	4642      	mov	r2, r8
 8010b1e:	4606      	mov	r6, r0
 8010b20:	460f      	mov	r7, r1
 8010b22:	464b      	mov	r3, r9
 8010b24:	4640      	mov	r0, r8
 8010b26:	4649      	mov	r1, r9
 8010b28:	f7ef fd66 	bl	80005f8 <__aeabi_dmul>
 8010b2c:	a35e      	add	r3, pc, #376	; (adr r3, 8010ca8 <__ieee754_pow+0xa18>)
 8010b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b32:	4604      	mov	r4, r0
 8010b34:	460d      	mov	r5, r1
 8010b36:	f7ef fd5f 	bl	80005f8 <__aeabi_dmul>
 8010b3a:	a35d      	add	r3, pc, #372	; (adr r3, 8010cb0 <__ieee754_pow+0xa20>)
 8010b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b40:	f7ef fba2 	bl	8000288 <__aeabi_dsub>
 8010b44:	4622      	mov	r2, r4
 8010b46:	462b      	mov	r3, r5
 8010b48:	f7ef fd56 	bl	80005f8 <__aeabi_dmul>
 8010b4c:	a35a      	add	r3, pc, #360	; (adr r3, 8010cb8 <__ieee754_pow+0xa28>)
 8010b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b52:	f7ef fb9b 	bl	800028c <__adddf3>
 8010b56:	4622      	mov	r2, r4
 8010b58:	462b      	mov	r3, r5
 8010b5a:	f7ef fd4d 	bl	80005f8 <__aeabi_dmul>
 8010b5e:	a358      	add	r3, pc, #352	; (adr r3, 8010cc0 <__ieee754_pow+0xa30>)
 8010b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b64:	f7ef fb90 	bl	8000288 <__aeabi_dsub>
 8010b68:	4622      	mov	r2, r4
 8010b6a:	462b      	mov	r3, r5
 8010b6c:	f7ef fd44 	bl	80005f8 <__aeabi_dmul>
 8010b70:	a355      	add	r3, pc, #340	; (adr r3, 8010cc8 <__ieee754_pow+0xa38>)
 8010b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b76:	f7ef fb89 	bl	800028c <__adddf3>
 8010b7a:	4622      	mov	r2, r4
 8010b7c:	462b      	mov	r3, r5
 8010b7e:	f7ef fd3b 	bl	80005f8 <__aeabi_dmul>
 8010b82:	4602      	mov	r2, r0
 8010b84:	460b      	mov	r3, r1
 8010b86:	4640      	mov	r0, r8
 8010b88:	4649      	mov	r1, r9
 8010b8a:	f7ef fb7d 	bl	8000288 <__aeabi_dsub>
 8010b8e:	4604      	mov	r4, r0
 8010b90:	460d      	mov	r5, r1
 8010b92:	4602      	mov	r2, r0
 8010b94:	460b      	mov	r3, r1
 8010b96:	4640      	mov	r0, r8
 8010b98:	4649      	mov	r1, r9
 8010b9a:	f7ef fd2d 	bl	80005f8 <__aeabi_dmul>
 8010b9e:	2200      	movs	r2, #0
 8010ba0:	ec41 0b19 	vmov	d9, r0, r1
 8010ba4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010ba8:	4620      	mov	r0, r4
 8010baa:	4629      	mov	r1, r5
 8010bac:	f7ef fb6c 	bl	8000288 <__aeabi_dsub>
 8010bb0:	4602      	mov	r2, r0
 8010bb2:	460b      	mov	r3, r1
 8010bb4:	ec51 0b19 	vmov	r0, r1, d9
 8010bb8:	f7ef fe48 	bl	800084c <__aeabi_ddiv>
 8010bbc:	4632      	mov	r2, r6
 8010bbe:	4604      	mov	r4, r0
 8010bc0:	460d      	mov	r5, r1
 8010bc2:	463b      	mov	r3, r7
 8010bc4:	4640      	mov	r0, r8
 8010bc6:	4649      	mov	r1, r9
 8010bc8:	f7ef fd16 	bl	80005f8 <__aeabi_dmul>
 8010bcc:	4632      	mov	r2, r6
 8010bce:	463b      	mov	r3, r7
 8010bd0:	f7ef fb5c 	bl	800028c <__adddf3>
 8010bd4:	4602      	mov	r2, r0
 8010bd6:	460b      	mov	r3, r1
 8010bd8:	4620      	mov	r0, r4
 8010bda:	4629      	mov	r1, r5
 8010bdc:	f7ef fb54 	bl	8000288 <__aeabi_dsub>
 8010be0:	4642      	mov	r2, r8
 8010be2:	464b      	mov	r3, r9
 8010be4:	f7ef fb50 	bl	8000288 <__aeabi_dsub>
 8010be8:	460b      	mov	r3, r1
 8010bea:	4602      	mov	r2, r0
 8010bec:	493a      	ldr	r1, [pc, #232]	; (8010cd8 <__ieee754_pow+0xa48>)
 8010bee:	2000      	movs	r0, #0
 8010bf0:	f7ef fb4a 	bl	8000288 <__aeabi_dsub>
 8010bf4:	ec41 0b10 	vmov	d0, r0, r1
 8010bf8:	ee10 3a90 	vmov	r3, s1
 8010bfc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8010c00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010c04:	da2b      	bge.n	8010c5e <__ieee754_pow+0x9ce>
 8010c06:	4650      	mov	r0, sl
 8010c08:	f001 f8c6 	bl	8011d98 <scalbn>
 8010c0c:	ec51 0b10 	vmov	r0, r1, d0
 8010c10:	ec53 2b18 	vmov	r2, r3, d8
 8010c14:	f7ff bbed 	b.w	80103f2 <__ieee754_pow+0x162>
 8010c18:	4b30      	ldr	r3, [pc, #192]	; (8010cdc <__ieee754_pow+0xa4c>)
 8010c1a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8010c1e:	429e      	cmp	r6, r3
 8010c20:	f77f af0c 	ble.w	8010a3c <__ieee754_pow+0x7ac>
 8010c24:	4b2e      	ldr	r3, [pc, #184]	; (8010ce0 <__ieee754_pow+0xa50>)
 8010c26:	440b      	add	r3, r1
 8010c28:	4303      	orrs	r3, r0
 8010c2a:	d009      	beq.n	8010c40 <__ieee754_pow+0x9b0>
 8010c2c:	ec51 0b18 	vmov	r0, r1, d8
 8010c30:	2200      	movs	r2, #0
 8010c32:	2300      	movs	r3, #0
 8010c34:	f7ef ff52 	bl	8000adc <__aeabi_dcmplt>
 8010c38:	3800      	subs	r0, #0
 8010c3a:	bf18      	it	ne
 8010c3c:	2001      	movne	r0, #1
 8010c3e:	e447      	b.n	80104d0 <__ieee754_pow+0x240>
 8010c40:	4622      	mov	r2, r4
 8010c42:	462b      	mov	r3, r5
 8010c44:	f7ef fb20 	bl	8000288 <__aeabi_dsub>
 8010c48:	4642      	mov	r2, r8
 8010c4a:	464b      	mov	r3, r9
 8010c4c:	f7ef ff5a 	bl	8000b04 <__aeabi_dcmpge>
 8010c50:	2800      	cmp	r0, #0
 8010c52:	f43f aef3 	beq.w	8010a3c <__ieee754_pow+0x7ac>
 8010c56:	e7e9      	b.n	8010c2c <__ieee754_pow+0x99c>
 8010c58:	f04f 0a00 	mov.w	sl, #0
 8010c5c:	e71a      	b.n	8010a94 <__ieee754_pow+0x804>
 8010c5e:	ec51 0b10 	vmov	r0, r1, d0
 8010c62:	4619      	mov	r1, r3
 8010c64:	e7d4      	b.n	8010c10 <__ieee754_pow+0x980>
 8010c66:	491c      	ldr	r1, [pc, #112]	; (8010cd8 <__ieee754_pow+0xa48>)
 8010c68:	2000      	movs	r0, #0
 8010c6a:	f7ff bb30 	b.w	80102ce <__ieee754_pow+0x3e>
 8010c6e:	2000      	movs	r0, #0
 8010c70:	2100      	movs	r1, #0
 8010c72:	f7ff bb2c 	b.w	80102ce <__ieee754_pow+0x3e>
 8010c76:	4630      	mov	r0, r6
 8010c78:	4639      	mov	r1, r7
 8010c7a:	f7ff bb28 	b.w	80102ce <__ieee754_pow+0x3e>
 8010c7e:	9204      	str	r2, [sp, #16]
 8010c80:	f7ff bb7a 	b.w	8010378 <__ieee754_pow+0xe8>
 8010c84:	2300      	movs	r3, #0
 8010c86:	f7ff bb64 	b.w	8010352 <__ieee754_pow+0xc2>
 8010c8a:	bf00      	nop
 8010c8c:	f3af 8000 	nop.w
 8010c90:	00000000 	.word	0x00000000
 8010c94:	3fe62e43 	.word	0x3fe62e43
 8010c98:	fefa39ef 	.word	0xfefa39ef
 8010c9c:	3fe62e42 	.word	0x3fe62e42
 8010ca0:	0ca86c39 	.word	0x0ca86c39
 8010ca4:	be205c61 	.word	0xbe205c61
 8010ca8:	72bea4d0 	.word	0x72bea4d0
 8010cac:	3e663769 	.word	0x3e663769
 8010cb0:	c5d26bf1 	.word	0xc5d26bf1
 8010cb4:	3ebbbd41 	.word	0x3ebbbd41
 8010cb8:	af25de2c 	.word	0xaf25de2c
 8010cbc:	3f11566a 	.word	0x3f11566a
 8010cc0:	16bebd93 	.word	0x16bebd93
 8010cc4:	3f66c16c 	.word	0x3f66c16c
 8010cc8:	5555553e 	.word	0x5555553e
 8010ccc:	3fc55555 	.word	0x3fc55555
 8010cd0:	3fe00000 	.word	0x3fe00000
 8010cd4:	000fffff 	.word	0x000fffff
 8010cd8:	3ff00000 	.word	0x3ff00000
 8010cdc:	4090cbff 	.word	0x4090cbff
 8010ce0:	3f6f3400 	.word	0x3f6f3400
 8010ce4:	652b82fe 	.word	0x652b82fe
 8010ce8:	3c971547 	.word	0x3c971547
 8010cec:	00000000 	.word	0x00000000

08010cf0 <__ieee754_rem_pio2>:
 8010cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cf4:	ed2d 8b02 	vpush	{d8}
 8010cf8:	ec55 4b10 	vmov	r4, r5, d0
 8010cfc:	4bca      	ldr	r3, [pc, #808]	; (8011028 <__ieee754_rem_pio2+0x338>)
 8010cfe:	b08b      	sub	sp, #44	; 0x2c
 8010d00:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8010d04:	4598      	cmp	r8, r3
 8010d06:	4682      	mov	sl, r0
 8010d08:	9502      	str	r5, [sp, #8]
 8010d0a:	dc08      	bgt.n	8010d1e <__ieee754_rem_pio2+0x2e>
 8010d0c:	2200      	movs	r2, #0
 8010d0e:	2300      	movs	r3, #0
 8010d10:	ed80 0b00 	vstr	d0, [r0]
 8010d14:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010d18:	f04f 0b00 	mov.w	fp, #0
 8010d1c:	e028      	b.n	8010d70 <__ieee754_rem_pio2+0x80>
 8010d1e:	4bc3      	ldr	r3, [pc, #780]	; (801102c <__ieee754_rem_pio2+0x33c>)
 8010d20:	4598      	cmp	r8, r3
 8010d22:	dc78      	bgt.n	8010e16 <__ieee754_rem_pio2+0x126>
 8010d24:	9b02      	ldr	r3, [sp, #8]
 8010d26:	4ec2      	ldr	r6, [pc, #776]	; (8011030 <__ieee754_rem_pio2+0x340>)
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	ee10 0a10 	vmov	r0, s0
 8010d2e:	a3b0      	add	r3, pc, #704	; (adr r3, 8010ff0 <__ieee754_rem_pio2+0x300>)
 8010d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d34:	4629      	mov	r1, r5
 8010d36:	dd39      	ble.n	8010dac <__ieee754_rem_pio2+0xbc>
 8010d38:	f7ef faa6 	bl	8000288 <__aeabi_dsub>
 8010d3c:	45b0      	cmp	r8, r6
 8010d3e:	4604      	mov	r4, r0
 8010d40:	460d      	mov	r5, r1
 8010d42:	d01b      	beq.n	8010d7c <__ieee754_rem_pio2+0x8c>
 8010d44:	a3ac      	add	r3, pc, #688	; (adr r3, 8010ff8 <__ieee754_rem_pio2+0x308>)
 8010d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d4a:	f7ef fa9d 	bl	8000288 <__aeabi_dsub>
 8010d4e:	4602      	mov	r2, r0
 8010d50:	460b      	mov	r3, r1
 8010d52:	e9ca 2300 	strd	r2, r3, [sl]
 8010d56:	4620      	mov	r0, r4
 8010d58:	4629      	mov	r1, r5
 8010d5a:	f7ef fa95 	bl	8000288 <__aeabi_dsub>
 8010d5e:	a3a6      	add	r3, pc, #664	; (adr r3, 8010ff8 <__ieee754_rem_pio2+0x308>)
 8010d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d64:	f7ef fa90 	bl	8000288 <__aeabi_dsub>
 8010d68:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010d6c:	f04f 0b01 	mov.w	fp, #1
 8010d70:	4658      	mov	r0, fp
 8010d72:	b00b      	add	sp, #44	; 0x2c
 8010d74:	ecbd 8b02 	vpop	{d8}
 8010d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d7c:	a3a0      	add	r3, pc, #640	; (adr r3, 8011000 <__ieee754_rem_pio2+0x310>)
 8010d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d82:	f7ef fa81 	bl	8000288 <__aeabi_dsub>
 8010d86:	a3a0      	add	r3, pc, #640	; (adr r3, 8011008 <__ieee754_rem_pio2+0x318>)
 8010d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d8c:	4604      	mov	r4, r0
 8010d8e:	460d      	mov	r5, r1
 8010d90:	f7ef fa7a 	bl	8000288 <__aeabi_dsub>
 8010d94:	4602      	mov	r2, r0
 8010d96:	460b      	mov	r3, r1
 8010d98:	e9ca 2300 	strd	r2, r3, [sl]
 8010d9c:	4620      	mov	r0, r4
 8010d9e:	4629      	mov	r1, r5
 8010da0:	f7ef fa72 	bl	8000288 <__aeabi_dsub>
 8010da4:	a398      	add	r3, pc, #608	; (adr r3, 8011008 <__ieee754_rem_pio2+0x318>)
 8010da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010daa:	e7db      	b.n	8010d64 <__ieee754_rem_pio2+0x74>
 8010dac:	f7ef fa6e 	bl	800028c <__adddf3>
 8010db0:	45b0      	cmp	r8, r6
 8010db2:	4604      	mov	r4, r0
 8010db4:	460d      	mov	r5, r1
 8010db6:	d016      	beq.n	8010de6 <__ieee754_rem_pio2+0xf6>
 8010db8:	a38f      	add	r3, pc, #572	; (adr r3, 8010ff8 <__ieee754_rem_pio2+0x308>)
 8010dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dbe:	f7ef fa65 	bl	800028c <__adddf3>
 8010dc2:	4602      	mov	r2, r0
 8010dc4:	460b      	mov	r3, r1
 8010dc6:	e9ca 2300 	strd	r2, r3, [sl]
 8010dca:	4620      	mov	r0, r4
 8010dcc:	4629      	mov	r1, r5
 8010dce:	f7ef fa5b 	bl	8000288 <__aeabi_dsub>
 8010dd2:	a389      	add	r3, pc, #548	; (adr r3, 8010ff8 <__ieee754_rem_pio2+0x308>)
 8010dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dd8:	f7ef fa58 	bl	800028c <__adddf3>
 8010ddc:	f04f 3bff 	mov.w	fp, #4294967295
 8010de0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010de4:	e7c4      	b.n	8010d70 <__ieee754_rem_pio2+0x80>
 8010de6:	a386      	add	r3, pc, #536	; (adr r3, 8011000 <__ieee754_rem_pio2+0x310>)
 8010de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dec:	f7ef fa4e 	bl	800028c <__adddf3>
 8010df0:	a385      	add	r3, pc, #532	; (adr r3, 8011008 <__ieee754_rem_pio2+0x318>)
 8010df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010df6:	4604      	mov	r4, r0
 8010df8:	460d      	mov	r5, r1
 8010dfa:	f7ef fa47 	bl	800028c <__adddf3>
 8010dfe:	4602      	mov	r2, r0
 8010e00:	460b      	mov	r3, r1
 8010e02:	e9ca 2300 	strd	r2, r3, [sl]
 8010e06:	4620      	mov	r0, r4
 8010e08:	4629      	mov	r1, r5
 8010e0a:	f7ef fa3d 	bl	8000288 <__aeabi_dsub>
 8010e0e:	a37e      	add	r3, pc, #504	; (adr r3, 8011008 <__ieee754_rem_pio2+0x318>)
 8010e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e14:	e7e0      	b.n	8010dd8 <__ieee754_rem_pio2+0xe8>
 8010e16:	4b87      	ldr	r3, [pc, #540]	; (8011034 <__ieee754_rem_pio2+0x344>)
 8010e18:	4598      	cmp	r8, r3
 8010e1a:	f300 80d9 	bgt.w	8010fd0 <__ieee754_rem_pio2+0x2e0>
 8010e1e:	f7ff f8e3 	bl	800ffe8 <fabs>
 8010e22:	ec55 4b10 	vmov	r4, r5, d0
 8010e26:	ee10 0a10 	vmov	r0, s0
 8010e2a:	a379      	add	r3, pc, #484	; (adr r3, 8011010 <__ieee754_rem_pio2+0x320>)
 8010e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e30:	4629      	mov	r1, r5
 8010e32:	f7ef fbe1 	bl	80005f8 <__aeabi_dmul>
 8010e36:	4b80      	ldr	r3, [pc, #512]	; (8011038 <__ieee754_rem_pio2+0x348>)
 8010e38:	2200      	movs	r2, #0
 8010e3a:	f7ef fa27 	bl	800028c <__adddf3>
 8010e3e:	f7ef fe8b 	bl	8000b58 <__aeabi_d2iz>
 8010e42:	4683      	mov	fp, r0
 8010e44:	f7ef fb6e 	bl	8000524 <__aeabi_i2d>
 8010e48:	4602      	mov	r2, r0
 8010e4a:	460b      	mov	r3, r1
 8010e4c:	ec43 2b18 	vmov	d8, r2, r3
 8010e50:	a367      	add	r3, pc, #412	; (adr r3, 8010ff0 <__ieee754_rem_pio2+0x300>)
 8010e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e56:	f7ef fbcf 	bl	80005f8 <__aeabi_dmul>
 8010e5a:	4602      	mov	r2, r0
 8010e5c:	460b      	mov	r3, r1
 8010e5e:	4620      	mov	r0, r4
 8010e60:	4629      	mov	r1, r5
 8010e62:	f7ef fa11 	bl	8000288 <__aeabi_dsub>
 8010e66:	a364      	add	r3, pc, #400	; (adr r3, 8010ff8 <__ieee754_rem_pio2+0x308>)
 8010e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e6c:	4606      	mov	r6, r0
 8010e6e:	460f      	mov	r7, r1
 8010e70:	ec51 0b18 	vmov	r0, r1, d8
 8010e74:	f7ef fbc0 	bl	80005f8 <__aeabi_dmul>
 8010e78:	f1bb 0f1f 	cmp.w	fp, #31
 8010e7c:	4604      	mov	r4, r0
 8010e7e:	460d      	mov	r5, r1
 8010e80:	dc0d      	bgt.n	8010e9e <__ieee754_rem_pio2+0x1ae>
 8010e82:	4b6e      	ldr	r3, [pc, #440]	; (801103c <__ieee754_rem_pio2+0x34c>)
 8010e84:	f10b 32ff 	add.w	r2, fp, #4294967295
 8010e88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e8c:	4543      	cmp	r3, r8
 8010e8e:	d006      	beq.n	8010e9e <__ieee754_rem_pio2+0x1ae>
 8010e90:	4622      	mov	r2, r4
 8010e92:	462b      	mov	r3, r5
 8010e94:	4630      	mov	r0, r6
 8010e96:	4639      	mov	r1, r7
 8010e98:	f7ef f9f6 	bl	8000288 <__aeabi_dsub>
 8010e9c:	e00f      	b.n	8010ebe <__ieee754_rem_pio2+0x1ce>
 8010e9e:	462b      	mov	r3, r5
 8010ea0:	4622      	mov	r2, r4
 8010ea2:	4630      	mov	r0, r6
 8010ea4:	4639      	mov	r1, r7
 8010ea6:	f7ef f9ef 	bl	8000288 <__aeabi_dsub>
 8010eaa:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010eae:	9303      	str	r3, [sp, #12]
 8010eb0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010eb4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8010eb8:	f1b8 0f10 	cmp.w	r8, #16
 8010ebc:	dc02      	bgt.n	8010ec4 <__ieee754_rem_pio2+0x1d4>
 8010ebe:	e9ca 0100 	strd	r0, r1, [sl]
 8010ec2:	e039      	b.n	8010f38 <__ieee754_rem_pio2+0x248>
 8010ec4:	a34e      	add	r3, pc, #312	; (adr r3, 8011000 <__ieee754_rem_pio2+0x310>)
 8010ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eca:	ec51 0b18 	vmov	r0, r1, d8
 8010ece:	f7ef fb93 	bl	80005f8 <__aeabi_dmul>
 8010ed2:	4604      	mov	r4, r0
 8010ed4:	460d      	mov	r5, r1
 8010ed6:	4602      	mov	r2, r0
 8010ed8:	460b      	mov	r3, r1
 8010eda:	4630      	mov	r0, r6
 8010edc:	4639      	mov	r1, r7
 8010ede:	f7ef f9d3 	bl	8000288 <__aeabi_dsub>
 8010ee2:	4602      	mov	r2, r0
 8010ee4:	460b      	mov	r3, r1
 8010ee6:	4680      	mov	r8, r0
 8010ee8:	4689      	mov	r9, r1
 8010eea:	4630      	mov	r0, r6
 8010eec:	4639      	mov	r1, r7
 8010eee:	f7ef f9cb 	bl	8000288 <__aeabi_dsub>
 8010ef2:	4622      	mov	r2, r4
 8010ef4:	462b      	mov	r3, r5
 8010ef6:	f7ef f9c7 	bl	8000288 <__aeabi_dsub>
 8010efa:	a343      	add	r3, pc, #268	; (adr r3, 8011008 <__ieee754_rem_pio2+0x318>)
 8010efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f00:	4604      	mov	r4, r0
 8010f02:	460d      	mov	r5, r1
 8010f04:	ec51 0b18 	vmov	r0, r1, d8
 8010f08:	f7ef fb76 	bl	80005f8 <__aeabi_dmul>
 8010f0c:	4622      	mov	r2, r4
 8010f0e:	462b      	mov	r3, r5
 8010f10:	f7ef f9ba 	bl	8000288 <__aeabi_dsub>
 8010f14:	4602      	mov	r2, r0
 8010f16:	460b      	mov	r3, r1
 8010f18:	4604      	mov	r4, r0
 8010f1a:	460d      	mov	r5, r1
 8010f1c:	4640      	mov	r0, r8
 8010f1e:	4649      	mov	r1, r9
 8010f20:	f7ef f9b2 	bl	8000288 <__aeabi_dsub>
 8010f24:	9a03      	ldr	r2, [sp, #12]
 8010f26:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010f2a:	1ad3      	subs	r3, r2, r3
 8010f2c:	2b31      	cmp	r3, #49	; 0x31
 8010f2e:	dc24      	bgt.n	8010f7a <__ieee754_rem_pio2+0x28a>
 8010f30:	e9ca 0100 	strd	r0, r1, [sl]
 8010f34:	4646      	mov	r6, r8
 8010f36:	464f      	mov	r7, r9
 8010f38:	e9da 8900 	ldrd	r8, r9, [sl]
 8010f3c:	4630      	mov	r0, r6
 8010f3e:	4642      	mov	r2, r8
 8010f40:	464b      	mov	r3, r9
 8010f42:	4639      	mov	r1, r7
 8010f44:	f7ef f9a0 	bl	8000288 <__aeabi_dsub>
 8010f48:	462b      	mov	r3, r5
 8010f4a:	4622      	mov	r2, r4
 8010f4c:	f7ef f99c 	bl	8000288 <__aeabi_dsub>
 8010f50:	9b02      	ldr	r3, [sp, #8]
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010f58:	f6bf af0a 	bge.w	8010d70 <__ieee754_rem_pio2+0x80>
 8010f5c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010f60:	f8ca 3004 	str.w	r3, [sl, #4]
 8010f64:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010f68:	f8ca 8000 	str.w	r8, [sl]
 8010f6c:	f8ca 0008 	str.w	r0, [sl, #8]
 8010f70:	f8ca 300c 	str.w	r3, [sl, #12]
 8010f74:	f1cb 0b00 	rsb	fp, fp, #0
 8010f78:	e6fa      	b.n	8010d70 <__ieee754_rem_pio2+0x80>
 8010f7a:	a327      	add	r3, pc, #156	; (adr r3, 8011018 <__ieee754_rem_pio2+0x328>)
 8010f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f80:	ec51 0b18 	vmov	r0, r1, d8
 8010f84:	f7ef fb38 	bl	80005f8 <__aeabi_dmul>
 8010f88:	4604      	mov	r4, r0
 8010f8a:	460d      	mov	r5, r1
 8010f8c:	4602      	mov	r2, r0
 8010f8e:	460b      	mov	r3, r1
 8010f90:	4640      	mov	r0, r8
 8010f92:	4649      	mov	r1, r9
 8010f94:	f7ef f978 	bl	8000288 <__aeabi_dsub>
 8010f98:	4602      	mov	r2, r0
 8010f9a:	460b      	mov	r3, r1
 8010f9c:	4606      	mov	r6, r0
 8010f9e:	460f      	mov	r7, r1
 8010fa0:	4640      	mov	r0, r8
 8010fa2:	4649      	mov	r1, r9
 8010fa4:	f7ef f970 	bl	8000288 <__aeabi_dsub>
 8010fa8:	4622      	mov	r2, r4
 8010faa:	462b      	mov	r3, r5
 8010fac:	f7ef f96c 	bl	8000288 <__aeabi_dsub>
 8010fb0:	a31b      	add	r3, pc, #108	; (adr r3, 8011020 <__ieee754_rem_pio2+0x330>)
 8010fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fb6:	4604      	mov	r4, r0
 8010fb8:	460d      	mov	r5, r1
 8010fba:	ec51 0b18 	vmov	r0, r1, d8
 8010fbe:	f7ef fb1b 	bl	80005f8 <__aeabi_dmul>
 8010fc2:	4622      	mov	r2, r4
 8010fc4:	462b      	mov	r3, r5
 8010fc6:	f7ef f95f 	bl	8000288 <__aeabi_dsub>
 8010fca:	4604      	mov	r4, r0
 8010fcc:	460d      	mov	r5, r1
 8010fce:	e75f      	b.n	8010e90 <__ieee754_rem_pio2+0x1a0>
 8010fd0:	4b1b      	ldr	r3, [pc, #108]	; (8011040 <__ieee754_rem_pio2+0x350>)
 8010fd2:	4598      	cmp	r8, r3
 8010fd4:	dd36      	ble.n	8011044 <__ieee754_rem_pio2+0x354>
 8010fd6:	ee10 2a10 	vmov	r2, s0
 8010fda:	462b      	mov	r3, r5
 8010fdc:	4620      	mov	r0, r4
 8010fde:	4629      	mov	r1, r5
 8010fe0:	f7ef f952 	bl	8000288 <__aeabi_dsub>
 8010fe4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010fe8:	e9ca 0100 	strd	r0, r1, [sl]
 8010fec:	e694      	b.n	8010d18 <__ieee754_rem_pio2+0x28>
 8010fee:	bf00      	nop
 8010ff0:	54400000 	.word	0x54400000
 8010ff4:	3ff921fb 	.word	0x3ff921fb
 8010ff8:	1a626331 	.word	0x1a626331
 8010ffc:	3dd0b461 	.word	0x3dd0b461
 8011000:	1a600000 	.word	0x1a600000
 8011004:	3dd0b461 	.word	0x3dd0b461
 8011008:	2e037073 	.word	0x2e037073
 801100c:	3ba3198a 	.word	0x3ba3198a
 8011010:	6dc9c883 	.word	0x6dc9c883
 8011014:	3fe45f30 	.word	0x3fe45f30
 8011018:	2e000000 	.word	0x2e000000
 801101c:	3ba3198a 	.word	0x3ba3198a
 8011020:	252049c1 	.word	0x252049c1
 8011024:	397b839a 	.word	0x397b839a
 8011028:	3fe921fb 	.word	0x3fe921fb
 801102c:	4002d97b 	.word	0x4002d97b
 8011030:	3ff921fb 	.word	0x3ff921fb
 8011034:	413921fb 	.word	0x413921fb
 8011038:	3fe00000 	.word	0x3fe00000
 801103c:	080126c8 	.word	0x080126c8
 8011040:	7fefffff 	.word	0x7fefffff
 8011044:	ea4f 5428 	mov.w	r4, r8, asr #20
 8011048:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 801104c:	ee10 0a10 	vmov	r0, s0
 8011050:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8011054:	ee10 6a10 	vmov	r6, s0
 8011058:	460f      	mov	r7, r1
 801105a:	f7ef fd7d 	bl	8000b58 <__aeabi_d2iz>
 801105e:	f7ef fa61 	bl	8000524 <__aeabi_i2d>
 8011062:	4602      	mov	r2, r0
 8011064:	460b      	mov	r3, r1
 8011066:	4630      	mov	r0, r6
 8011068:	4639      	mov	r1, r7
 801106a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801106e:	f7ef f90b 	bl	8000288 <__aeabi_dsub>
 8011072:	4b23      	ldr	r3, [pc, #140]	; (8011100 <__ieee754_rem_pio2+0x410>)
 8011074:	2200      	movs	r2, #0
 8011076:	f7ef fabf 	bl	80005f8 <__aeabi_dmul>
 801107a:	460f      	mov	r7, r1
 801107c:	4606      	mov	r6, r0
 801107e:	f7ef fd6b 	bl	8000b58 <__aeabi_d2iz>
 8011082:	f7ef fa4f 	bl	8000524 <__aeabi_i2d>
 8011086:	4602      	mov	r2, r0
 8011088:	460b      	mov	r3, r1
 801108a:	4630      	mov	r0, r6
 801108c:	4639      	mov	r1, r7
 801108e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011092:	f7ef f8f9 	bl	8000288 <__aeabi_dsub>
 8011096:	4b1a      	ldr	r3, [pc, #104]	; (8011100 <__ieee754_rem_pio2+0x410>)
 8011098:	2200      	movs	r2, #0
 801109a:	f7ef faad 	bl	80005f8 <__aeabi_dmul>
 801109e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80110a2:	ad04      	add	r5, sp, #16
 80110a4:	f04f 0803 	mov.w	r8, #3
 80110a8:	46a9      	mov	r9, r5
 80110aa:	2600      	movs	r6, #0
 80110ac:	2700      	movs	r7, #0
 80110ae:	4632      	mov	r2, r6
 80110b0:	463b      	mov	r3, r7
 80110b2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80110b6:	46c3      	mov	fp, r8
 80110b8:	3d08      	subs	r5, #8
 80110ba:	f108 38ff 	add.w	r8, r8, #4294967295
 80110be:	f7ef fd03 	bl	8000ac8 <__aeabi_dcmpeq>
 80110c2:	2800      	cmp	r0, #0
 80110c4:	d1f3      	bne.n	80110ae <__ieee754_rem_pio2+0x3be>
 80110c6:	4b0f      	ldr	r3, [pc, #60]	; (8011104 <__ieee754_rem_pio2+0x414>)
 80110c8:	9301      	str	r3, [sp, #4]
 80110ca:	2302      	movs	r3, #2
 80110cc:	9300      	str	r3, [sp, #0]
 80110ce:	4622      	mov	r2, r4
 80110d0:	465b      	mov	r3, fp
 80110d2:	4651      	mov	r1, sl
 80110d4:	4648      	mov	r0, r9
 80110d6:	f000 f993 	bl	8011400 <__kernel_rem_pio2>
 80110da:	9b02      	ldr	r3, [sp, #8]
 80110dc:	2b00      	cmp	r3, #0
 80110de:	4683      	mov	fp, r0
 80110e0:	f6bf ae46 	bge.w	8010d70 <__ieee754_rem_pio2+0x80>
 80110e4:	e9da 2100 	ldrd	r2, r1, [sl]
 80110e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80110ec:	e9ca 2300 	strd	r2, r3, [sl]
 80110f0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80110f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80110f8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80110fc:	e73a      	b.n	8010f74 <__ieee754_rem_pio2+0x284>
 80110fe:	bf00      	nop
 8011100:	41700000 	.word	0x41700000
 8011104:	08012748 	.word	0x08012748

08011108 <__ieee754_sqrt>:
 8011108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801110c:	ec55 4b10 	vmov	r4, r5, d0
 8011110:	4e55      	ldr	r6, [pc, #340]	; (8011268 <__ieee754_sqrt+0x160>)
 8011112:	43ae      	bics	r6, r5
 8011114:	ee10 0a10 	vmov	r0, s0
 8011118:	ee10 3a10 	vmov	r3, s0
 801111c:	462a      	mov	r2, r5
 801111e:	4629      	mov	r1, r5
 8011120:	d110      	bne.n	8011144 <__ieee754_sqrt+0x3c>
 8011122:	ee10 2a10 	vmov	r2, s0
 8011126:	462b      	mov	r3, r5
 8011128:	f7ef fa66 	bl	80005f8 <__aeabi_dmul>
 801112c:	4602      	mov	r2, r0
 801112e:	460b      	mov	r3, r1
 8011130:	4620      	mov	r0, r4
 8011132:	4629      	mov	r1, r5
 8011134:	f7ef f8aa 	bl	800028c <__adddf3>
 8011138:	4604      	mov	r4, r0
 801113a:	460d      	mov	r5, r1
 801113c:	ec45 4b10 	vmov	d0, r4, r5
 8011140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011144:	2d00      	cmp	r5, #0
 8011146:	dc10      	bgt.n	801116a <__ieee754_sqrt+0x62>
 8011148:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801114c:	4330      	orrs	r0, r6
 801114e:	d0f5      	beq.n	801113c <__ieee754_sqrt+0x34>
 8011150:	b15d      	cbz	r5, 801116a <__ieee754_sqrt+0x62>
 8011152:	ee10 2a10 	vmov	r2, s0
 8011156:	462b      	mov	r3, r5
 8011158:	ee10 0a10 	vmov	r0, s0
 801115c:	f7ef f894 	bl	8000288 <__aeabi_dsub>
 8011160:	4602      	mov	r2, r0
 8011162:	460b      	mov	r3, r1
 8011164:	f7ef fb72 	bl	800084c <__aeabi_ddiv>
 8011168:	e7e6      	b.n	8011138 <__ieee754_sqrt+0x30>
 801116a:	1512      	asrs	r2, r2, #20
 801116c:	d074      	beq.n	8011258 <__ieee754_sqrt+0x150>
 801116e:	07d4      	lsls	r4, r2, #31
 8011170:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8011174:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8011178:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801117c:	bf5e      	ittt	pl
 801117e:	0fda      	lsrpl	r2, r3, #31
 8011180:	005b      	lslpl	r3, r3, #1
 8011182:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8011186:	2400      	movs	r4, #0
 8011188:	0fda      	lsrs	r2, r3, #31
 801118a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801118e:	107f      	asrs	r7, r7, #1
 8011190:	005b      	lsls	r3, r3, #1
 8011192:	2516      	movs	r5, #22
 8011194:	4620      	mov	r0, r4
 8011196:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801119a:	1886      	adds	r6, r0, r2
 801119c:	428e      	cmp	r6, r1
 801119e:	bfde      	ittt	le
 80111a0:	1b89      	suble	r1, r1, r6
 80111a2:	18b0      	addle	r0, r6, r2
 80111a4:	18a4      	addle	r4, r4, r2
 80111a6:	0049      	lsls	r1, r1, #1
 80111a8:	3d01      	subs	r5, #1
 80111aa:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80111ae:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80111b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80111b6:	d1f0      	bne.n	801119a <__ieee754_sqrt+0x92>
 80111b8:	462a      	mov	r2, r5
 80111ba:	f04f 0e20 	mov.w	lr, #32
 80111be:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80111c2:	4281      	cmp	r1, r0
 80111c4:	eb06 0c05 	add.w	ip, r6, r5
 80111c8:	dc02      	bgt.n	80111d0 <__ieee754_sqrt+0xc8>
 80111ca:	d113      	bne.n	80111f4 <__ieee754_sqrt+0xec>
 80111cc:	459c      	cmp	ip, r3
 80111ce:	d811      	bhi.n	80111f4 <__ieee754_sqrt+0xec>
 80111d0:	f1bc 0f00 	cmp.w	ip, #0
 80111d4:	eb0c 0506 	add.w	r5, ip, r6
 80111d8:	da43      	bge.n	8011262 <__ieee754_sqrt+0x15a>
 80111da:	2d00      	cmp	r5, #0
 80111dc:	db41      	blt.n	8011262 <__ieee754_sqrt+0x15a>
 80111de:	f100 0801 	add.w	r8, r0, #1
 80111e2:	1a09      	subs	r1, r1, r0
 80111e4:	459c      	cmp	ip, r3
 80111e6:	bf88      	it	hi
 80111e8:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80111ec:	eba3 030c 	sub.w	r3, r3, ip
 80111f0:	4432      	add	r2, r6
 80111f2:	4640      	mov	r0, r8
 80111f4:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80111f8:	f1be 0e01 	subs.w	lr, lr, #1
 80111fc:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8011200:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011204:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011208:	d1db      	bne.n	80111c2 <__ieee754_sqrt+0xba>
 801120a:	430b      	orrs	r3, r1
 801120c:	d006      	beq.n	801121c <__ieee754_sqrt+0x114>
 801120e:	1c50      	adds	r0, r2, #1
 8011210:	bf13      	iteet	ne
 8011212:	3201      	addne	r2, #1
 8011214:	3401      	addeq	r4, #1
 8011216:	4672      	moveq	r2, lr
 8011218:	f022 0201 	bicne.w	r2, r2, #1
 801121c:	1063      	asrs	r3, r4, #1
 801121e:	0852      	lsrs	r2, r2, #1
 8011220:	07e1      	lsls	r1, r4, #31
 8011222:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8011226:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801122a:	bf48      	it	mi
 801122c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8011230:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8011234:	4614      	mov	r4, r2
 8011236:	e781      	b.n	801113c <__ieee754_sqrt+0x34>
 8011238:	0ad9      	lsrs	r1, r3, #11
 801123a:	3815      	subs	r0, #21
 801123c:	055b      	lsls	r3, r3, #21
 801123e:	2900      	cmp	r1, #0
 8011240:	d0fa      	beq.n	8011238 <__ieee754_sqrt+0x130>
 8011242:	02cd      	lsls	r5, r1, #11
 8011244:	d50a      	bpl.n	801125c <__ieee754_sqrt+0x154>
 8011246:	f1c2 0420 	rsb	r4, r2, #32
 801124a:	fa23 f404 	lsr.w	r4, r3, r4
 801124e:	1e55      	subs	r5, r2, #1
 8011250:	4093      	lsls	r3, r2
 8011252:	4321      	orrs	r1, r4
 8011254:	1b42      	subs	r2, r0, r5
 8011256:	e78a      	b.n	801116e <__ieee754_sqrt+0x66>
 8011258:	4610      	mov	r0, r2
 801125a:	e7f0      	b.n	801123e <__ieee754_sqrt+0x136>
 801125c:	0049      	lsls	r1, r1, #1
 801125e:	3201      	adds	r2, #1
 8011260:	e7ef      	b.n	8011242 <__ieee754_sqrt+0x13a>
 8011262:	4680      	mov	r8, r0
 8011264:	e7bd      	b.n	80111e2 <__ieee754_sqrt+0xda>
 8011266:	bf00      	nop
 8011268:	7ff00000 	.word	0x7ff00000
 801126c:	00000000 	.word	0x00000000

08011270 <__kernel_cos>:
 8011270:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011274:	ec57 6b10 	vmov	r6, r7, d0
 8011278:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 801127c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8011280:	ed8d 1b00 	vstr	d1, [sp]
 8011284:	da07      	bge.n	8011296 <__kernel_cos+0x26>
 8011286:	ee10 0a10 	vmov	r0, s0
 801128a:	4639      	mov	r1, r7
 801128c:	f7ef fc64 	bl	8000b58 <__aeabi_d2iz>
 8011290:	2800      	cmp	r0, #0
 8011292:	f000 8088 	beq.w	80113a6 <__kernel_cos+0x136>
 8011296:	4632      	mov	r2, r6
 8011298:	463b      	mov	r3, r7
 801129a:	4630      	mov	r0, r6
 801129c:	4639      	mov	r1, r7
 801129e:	f7ef f9ab 	bl	80005f8 <__aeabi_dmul>
 80112a2:	4b51      	ldr	r3, [pc, #324]	; (80113e8 <__kernel_cos+0x178>)
 80112a4:	2200      	movs	r2, #0
 80112a6:	4604      	mov	r4, r0
 80112a8:	460d      	mov	r5, r1
 80112aa:	f7ef f9a5 	bl	80005f8 <__aeabi_dmul>
 80112ae:	a340      	add	r3, pc, #256	; (adr r3, 80113b0 <__kernel_cos+0x140>)
 80112b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112b4:	4682      	mov	sl, r0
 80112b6:	468b      	mov	fp, r1
 80112b8:	4620      	mov	r0, r4
 80112ba:	4629      	mov	r1, r5
 80112bc:	f7ef f99c 	bl	80005f8 <__aeabi_dmul>
 80112c0:	a33d      	add	r3, pc, #244	; (adr r3, 80113b8 <__kernel_cos+0x148>)
 80112c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112c6:	f7ee ffe1 	bl	800028c <__adddf3>
 80112ca:	4622      	mov	r2, r4
 80112cc:	462b      	mov	r3, r5
 80112ce:	f7ef f993 	bl	80005f8 <__aeabi_dmul>
 80112d2:	a33b      	add	r3, pc, #236	; (adr r3, 80113c0 <__kernel_cos+0x150>)
 80112d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112d8:	f7ee ffd6 	bl	8000288 <__aeabi_dsub>
 80112dc:	4622      	mov	r2, r4
 80112de:	462b      	mov	r3, r5
 80112e0:	f7ef f98a 	bl	80005f8 <__aeabi_dmul>
 80112e4:	a338      	add	r3, pc, #224	; (adr r3, 80113c8 <__kernel_cos+0x158>)
 80112e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112ea:	f7ee ffcf 	bl	800028c <__adddf3>
 80112ee:	4622      	mov	r2, r4
 80112f0:	462b      	mov	r3, r5
 80112f2:	f7ef f981 	bl	80005f8 <__aeabi_dmul>
 80112f6:	a336      	add	r3, pc, #216	; (adr r3, 80113d0 <__kernel_cos+0x160>)
 80112f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112fc:	f7ee ffc4 	bl	8000288 <__aeabi_dsub>
 8011300:	4622      	mov	r2, r4
 8011302:	462b      	mov	r3, r5
 8011304:	f7ef f978 	bl	80005f8 <__aeabi_dmul>
 8011308:	a333      	add	r3, pc, #204	; (adr r3, 80113d8 <__kernel_cos+0x168>)
 801130a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801130e:	f7ee ffbd 	bl	800028c <__adddf3>
 8011312:	4622      	mov	r2, r4
 8011314:	462b      	mov	r3, r5
 8011316:	f7ef f96f 	bl	80005f8 <__aeabi_dmul>
 801131a:	4622      	mov	r2, r4
 801131c:	462b      	mov	r3, r5
 801131e:	f7ef f96b 	bl	80005f8 <__aeabi_dmul>
 8011322:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011326:	4604      	mov	r4, r0
 8011328:	460d      	mov	r5, r1
 801132a:	4630      	mov	r0, r6
 801132c:	4639      	mov	r1, r7
 801132e:	f7ef f963 	bl	80005f8 <__aeabi_dmul>
 8011332:	460b      	mov	r3, r1
 8011334:	4602      	mov	r2, r0
 8011336:	4629      	mov	r1, r5
 8011338:	4620      	mov	r0, r4
 801133a:	f7ee ffa5 	bl	8000288 <__aeabi_dsub>
 801133e:	4b2b      	ldr	r3, [pc, #172]	; (80113ec <__kernel_cos+0x17c>)
 8011340:	4598      	cmp	r8, r3
 8011342:	4606      	mov	r6, r0
 8011344:	460f      	mov	r7, r1
 8011346:	dc10      	bgt.n	801136a <__kernel_cos+0xfa>
 8011348:	4602      	mov	r2, r0
 801134a:	460b      	mov	r3, r1
 801134c:	4650      	mov	r0, sl
 801134e:	4659      	mov	r1, fp
 8011350:	f7ee ff9a 	bl	8000288 <__aeabi_dsub>
 8011354:	460b      	mov	r3, r1
 8011356:	4926      	ldr	r1, [pc, #152]	; (80113f0 <__kernel_cos+0x180>)
 8011358:	4602      	mov	r2, r0
 801135a:	2000      	movs	r0, #0
 801135c:	f7ee ff94 	bl	8000288 <__aeabi_dsub>
 8011360:	ec41 0b10 	vmov	d0, r0, r1
 8011364:	b003      	add	sp, #12
 8011366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801136a:	4b22      	ldr	r3, [pc, #136]	; (80113f4 <__kernel_cos+0x184>)
 801136c:	4920      	ldr	r1, [pc, #128]	; (80113f0 <__kernel_cos+0x180>)
 801136e:	4598      	cmp	r8, r3
 8011370:	bfcc      	ite	gt
 8011372:	4d21      	ldrgt	r5, [pc, #132]	; (80113f8 <__kernel_cos+0x188>)
 8011374:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8011378:	2400      	movs	r4, #0
 801137a:	4622      	mov	r2, r4
 801137c:	462b      	mov	r3, r5
 801137e:	2000      	movs	r0, #0
 8011380:	f7ee ff82 	bl	8000288 <__aeabi_dsub>
 8011384:	4622      	mov	r2, r4
 8011386:	4680      	mov	r8, r0
 8011388:	4689      	mov	r9, r1
 801138a:	462b      	mov	r3, r5
 801138c:	4650      	mov	r0, sl
 801138e:	4659      	mov	r1, fp
 8011390:	f7ee ff7a 	bl	8000288 <__aeabi_dsub>
 8011394:	4632      	mov	r2, r6
 8011396:	463b      	mov	r3, r7
 8011398:	f7ee ff76 	bl	8000288 <__aeabi_dsub>
 801139c:	4602      	mov	r2, r0
 801139e:	460b      	mov	r3, r1
 80113a0:	4640      	mov	r0, r8
 80113a2:	4649      	mov	r1, r9
 80113a4:	e7da      	b.n	801135c <__kernel_cos+0xec>
 80113a6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80113e0 <__kernel_cos+0x170>
 80113aa:	e7db      	b.n	8011364 <__kernel_cos+0xf4>
 80113ac:	f3af 8000 	nop.w
 80113b0:	be8838d4 	.word	0xbe8838d4
 80113b4:	bda8fae9 	.word	0xbda8fae9
 80113b8:	bdb4b1c4 	.word	0xbdb4b1c4
 80113bc:	3e21ee9e 	.word	0x3e21ee9e
 80113c0:	809c52ad 	.word	0x809c52ad
 80113c4:	3e927e4f 	.word	0x3e927e4f
 80113c8:	19cb1590 	.word	0x19cb1590
 80113cc:	3efa01a0 	.word	0x3efa01a0
 80113d0:	16c15177 	.word	0x16c15177
 80113d4:	3f56c16c 	.word	0x3f56c16c
 80113d8:	5555554c 	.word	0x5555554c
 80113dc:	3fa55555 	.word	0x3fa55555
 80113e0:	00000000 	.word	0x00000000
 80113e4:	3ff00000 	.word	0x3ff00000
 80113e8:	3fe00000 	.word	0x3fe00000
 80113ec:	3fd33332 	.word	0x3fd33332
 80113f0:	3ff00000 	.word	0x3ff00000
 80113f4:	3fe90000 	.word	0x3fe90000
 80113f8:	3fd20000 	.word	0x3fd20000
 80113fc:	00000000 	.word	0x00000000

08011400 <__kernel_rem_pio2>:
 8011400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011404:	ed2d 8b02 	vpush	{d8}
 8011408:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 801140c:	f112 0f14 	cmn.w	r2, #20
 8011410:	9308      	str	r3, [sp, #32]
 8011412:	9101      	str	r1, [sp, #4]
 8011414:	4bc4      	ldr	r3, [pc, #784]	; (8011728 <__kernel_rem_pio2+0x328>)
 8011416:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8011418:	900b      	str	r0, [sp, #44]	; 0x2c
 801141a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801141e:	9302      	str	r3, [sp, #8]
 8011420:	9b08      	ldr	r3, [sp, #32]
 8011422:	f103 33ff 	add.w	r3, r3, #4294967295
 8011426:	bfa8      	it	ge
 8011428:	1ed4      	subge	r4, r2, #3
 801142a:	9306      	str	r3, [sp, #24]
 801142c:	bfb2      	itee	lt
 801142e:	2400      	movlt	r4, #0
 8011430:	2318      	movge	r3, #24
 8011432:	fb94 f4f3 	sdivge	r4, r4, r3
 8011436:	f06f 0317 	mvn.w	r3, #23
 801143a:	fb04 3303 	mla	r3, r4, r3, r3
 801143e:	eb03 0a02 	add.w	sl, r3, r2
 8011442:	9b02      	ldr	r3, [sp, #8]
 8011444:	9a06      	ldr	r2, [sp, #24]
 8011446:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8011718 <__kernel_rem_pio2+0x318>
 801144a:	eb03 0802 	add.w	r8, r3, r2
 801144e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011450:	1aa7      	subs	r7, r4, r2
 8011452:	ae22      	add	r6, sp, #136	; 0x88
 8011454:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011458:	2500      	movs	r5, #0
 801145a:	4545      	cmp	r5, r8
 801145c:	dd13      	ble.n	8011486 <__kernel_rem_pio2+0x86>
 801145e:	9b08      	ldr	r3, [sp, #32]
 8011460:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8011718 <__kernel_rem_pio2+0x318>
 8011464:	aa22      	add	r2, sp, #136	; 0x88
 8011466:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801146a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 801146e:	f04f 0800 	mov.w	r8, #0
 8011472:	9b02      	ldr	r3, [sp, #8]
 8011474:	4598      	cmp	r8, r3
 8011476:	dc2f      	bgt.n	80114d8 <__kernel_rem_pio2+0xd8>
 8011478:	ed8d 8b04 	vstr	d8, [sp, #16]
 801147c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8011480:	462f      	mov	r7, r5
 8011482:	2600      	movs	r6, #0
 8011484:	e01b      	b.n	80114be <__kernel_rem_pio2+0xbe>
 8011486:	42ef      	cmn	r7, r5
 8011488:	d407      	bmi.n	801149a <__kernel_rem_pio2+0x9a>
 801148a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801148e:	f7ef f849 	bl	8000524 <__aeabi_i2d>
 8011492:	e8e6 0102 	strd	r0, r1, [r6], #8
 8011496:	3501      	adds	r5, #1
 8011498:	e7df      	b.n	801145a <__kernel_rem_pio2+0x5a>
 801149a:	ec51 0b18 	vmov	r0, r1, d8
 801149e:	e7f8      	b.n	8011492 <__kernel_rem_pio2+0x92>
 80114a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80114a4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80114a8:	f7ef f8a6 	bl	80005f8 <__aeabi_dmul>
 80114ac:	4602      	mov	r2, r0
 80114ae:	460b      	mov	r3, r1
 80114b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80114b4:	f7ee feea 	bl	800028c <__adddf3>
 80114b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80114bc:	3601      	adds	r6, #1
 80114be:	9b06      	ldr	r3, [sp, #24]
 80114c0:	429e      	cmp	r6, r3
 80114c2:	f1a7 0708 	sub.w	r7, r7, #8
 80114c6:	ddeb      	ble.n	80114a0 <__kernel_rem_pio2+0xa0>
 80114c8:	ed9d 7b04 	vldr	d7, [sp, #16]
 80114cc:	f108 0801 	add.w	r8, r8, #1
 80114d0:	ecab 7b02 	vstmia	fp!, {d7}
 80114d4:	3508      	adds	r5, #8
 80114d6:	e7cc      	b.n	8011472 <__kernel_rem_pio2+0x72>
 80114d8:	9b02      	ldr	r3, [sp, #8]
 80114da:	aa0e      	add	r2, sp, #56	; 0x38
 80114dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80114e0:	930d      	str	r3, [sp, #52]	; 0x34
 80114e2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80114e4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80114e8:	9c02      	ldr	r4, [sp, #8]
 80114ea:	930c      	str	r3, [sp, #48]	; 0x30
 80114ec:	00e3      	lsls	r3, r4, #3
 80114ee:	930a      	str	r3, [sp, #40]	; 0x28
 80114f0:	ab9a      	add	r3, sp, #616	; 0x268
 80114f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80114f6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80114fa:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 80114fe:	ab72      	add	r3, sp, #456	; 0x1c8
 8011500:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8011504:	46c3      	mov	fp, r8
 8011506:	46a1      	mov	r9, r4
 8011508:	f1b9 0f00 	cmp.w	r9, #0
 801150c:	f1a5 0508 	sub.w	r5, r5, #8
 8011510:	dc77      	bgt.n	8011602 <__kernel_rem_pio2+0x202>
 8011512:	ec47 6b10 	vmov	d0, r6, r7
 8011516:	4650      	mov	r0, sl
 8011518:	f000 fc3e 	bl	8011d98 <scalbn>
 801151c:	ec57 6b10 	vmov	r6, r7, d0
 8011520:	2200      	movs	r2, #0
 8011522:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8011526:	ee10 0a10 	vmov	r0, s0
 801152a:	4639      	mov	r1, r7
 801152c:	f7ef f864 	bl	80005f8 <__aeabi_dmul>
 8011530:	ec41 0b10 	vmov	d0, r0, r1
 8011534:	f000 fbb0 	bl	8011c98 <floor>
 8011538:	4b7c      	ldr	r3, [pc, #496]	; (801172c <__kernel_rem_pio2+0x32c>)
 801153a:	ec51 0b10 	vmov	r0, r1, d0
 801153e:	2200      	movs	r2, #0
 8011540:	f7ef f85a 	bl	80005f8 <__aeabi_dmul>
 8011544:	4602      	mov	r2, r0
 8011546:	460b      	mov	r3, r1
 8011548:	4630      	mov	r0, r6
 801154a:	4639      	mov	r1, r7
 801154c:	f7ee fe9c 	bl	8000288 <__aeabi_dsub>
 8011550:	460f      	mov	r7, r1
 8011552:	4606      	mov	r6, r0
 8011554:	f7ef fb00 	bl	8000b58 <__aeabi_d2iz>
 8011558:	9004      	str	r0, [sp, #16]
 801155a:	f7ee ffe3 	bl	8000524 <__aeabi_i2d>
 801155e:	4602      	mov	r2, r0
 8011560:	460b      	mov	r3, r1
 8011562:	4630      	mov	r0, r6
 8011564:	4639      	mov	r1, r7
 8011566:	f7ee fe8f 	bl	8000288 <__aeabi_dsub>
 801156a:	f1ba 0f00 	cmp.w	sl, #0
 801156e:	4606      	mov	r6, r0
 8011570:	460f      	mov	r7, r1
 8011572:	dd6d      	ble.n	8011650 <__kernel_rem_pio2+0x250>
 8011574:	1e62      	subs	r2, r4, #1
 8011576:	ab0e      	add	r3, sp, #56	; 0x38
 8011578:	9d04      	ldr	r5, [sp, #16]
 801157a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801157e:	f1ca 0118 	rsb	r1, sl, #24
 8011582:	fa40 f301 	asr.w	r3, r0, r1
 8011586:	441d      	add	r5, r3
 8011588:	408b      	lsls	r3, r1
 801158a:	1ac0      	subs	r0, r0, r3
 801158c:	ab0e      	add	r3, sp, #56	; 0x38
 801158e:	9504      	str	r5, [sp, #16]
 8011590:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8011594:	f1ca 0317 	rsb	r3, sl, #23
 8011598:	fa40 fb03 	asr.w	fp, r0, r3
 801159c:	f1bb 0f00 	cmp.w	fp, #0
 80115a0:	dd65      	ble.n	801166e <__kernel_rem_pio2+0x26e>
 80115a2:	9b04      	ldr	r3, [sp, #16]
 80115a4:	2200      	movs	r2, #0
 80115a6:	3301      	adds	r3, #1
 80115a8:	9304      	str	r3, [sp, #16]
 80115aa:	4615      	mov	r5, r2
 80115ac:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80115b0:	4294      	cmp	r4, r2
 80115b2:	f300 809c 	bgt.w	80116ee <__kernel_rem_pio2+0x2ee>
 80115b6:	f1ba 0f00 	cmp.w	sl, #0
 80115ba:	dd07      	ble.n	80115cc <__kernel_rem_pio2+0x1cc>
 80115bc:	f1ba 0f01 	cmp.w	sl, #1
 80115c0:	f000 80c0 	beq.w	8011744 <__kernel_rem_pio2+0x344>
 80115c4:	f1ba 0f02 	cmp.w	sl, #2
 80115c8:	f000 80c6 	beq.w	8011758 <__kernel_rem_pio2+0x358>
 80115cc:	f1bb 0f02 	cmp.w	fp, #2
 80115d0:	d14d      	bne.n	801166e <__kernel_rem_pio2+0x26e>
 80115d2:	4632      	mov	r2, r6
 80115d4:	463b      	mov	r3, r7
 80115d6:	4956      	ldr	r1, [pc, #344]	; (8011730 <__kernel_rem_pio2+0x330>)
 80115d8:	2000      	movs	r0, #0
 80115da:	f7ee fe55 	bl	8000288 <__aeabi_dsub>
 80115de:	4606      	mov	r6, r0
 80115e0:	460f      	mov	r7, r1
 80115e2:	2d00      	cmp	r5, #0
 80115e4:	d043      	beq.n	801166e <__kernel_rem_pio2+0x26e>
 80115e6:	4650      	mov	r0, sl
 80115e8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8011720 <__kernel_rem_pio2+0x320>
 80115ec:	f000 fbd4 	bl	8011d98 <scalbn>
 80115f0:	4630      	mov	r0, r6
 80115f2:	4639      	mov	r1, r7
 80115f4:	ec53 2b10 	vmov	r2, r3, d0
 80115f8:	f7ee fe46 	bl	8000288 <__aeabi_dsub>
 80115fc:	4606      	mov	r6, r0
 80115fe:	460f      	mov	r7, r1
 8011600:	e035      	b.n	801166e <__kernel_rem_pio2+0x26e>
 8011602:	4b4c      	ldr	r3, [pc, #304]	; (8011734 <__kernel_rem_pio2+0x334>)
 8011604:	2200      	movs	r2, #0
 8011606:	4630      	mov	r0, r6
 8011608:	4639      	mov	r1, r7
 801160a:	f7ee fff5 	bl	80005f8 <__aeabi_dmul>
 801160e:	f7ef faa3 	bl	8000b58 <__aeabi_d2iz>
 8011612:	f7ee ff87 	bl	8000524 <__aeabi_i2d>
 8011616:	4602      	mov	r2, r0
 8011618:	460b      	mov	r3, r1
 801161a:	ec43 2b18 	vmov	d8, r2, r3
 801161e:	4b46      	ldr	r3, [pc, #280]	; (8011738 <__kernel_rem_pio2+0x338>)
 8011620:	2200      	movs	r2, #0
 8011622:	f7ee ffe9 	bl	80005f8 <__aeabi_dmul>
 8011626:	4602      	mov	r2, r0
 8011628:	460b      	mov	r3, r1
 801162a:	4630      	mov	r0, r6
 801162c:	4639      	mov	r1, r7
 801162e:	f7ee fe2b 	bl	8000288 <__aeabi_dsub>
 8011632:	f7ef fa91 	bl	8000b58 <__aeabi_d2iz>
 8011636:	e9d5 2300 	ldrd	r2, r3, [r5]
 801163a:	f84b 0b04 	str.w	r0, [fp], #4
 801163e:	ec51 0b18 	vmov	r0, r1, d8
 8011642:	f7ee fe23 	bl	800028c <__adddf3>
 8011646:	f109 39ff 	add.w	r9, r9, #4294967295
 801164a:	4606      	mov	r6, r0
 801164c:	460f      	mov	r7, r1
 801164e:	e75b      	b.n	8011508 <__kernel_rem_pio2+0x108>
 8011650:	d106      	bne.n	8011660 <__kernel_rem_pio2+0x260>
 8011652:	1e63      	subs	r3, r4, #1
 8011654:	aa0e      	add	r2, sp, #56	; 0x38
 8011656:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801165a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 801165e:	e79d      	b.n	801159c <__kernel_rem_pio2+0x19c>
 8011660:	4b36      	ldr	r3, [pc, #216]	; (801173c <__kernel_rem_pio2+0x33c>)
 8011662:	2200      	movs	r2, #0
 8011664:	f7ef fa4e 	bl	8000b04 <__aeabi_dcmpge>
 8011668:	2800      	cmp	r0, #0
 801166a:	d13d      	bne.n	80116e8 <__kernel_rem_pio2+0x2e8>
 801166c:	4683      	mov	fp, r0
 801166e:	2200      	movs	r2, #0
 8011670:	2300      	movs	r3, #0
 8011672:	4630      	mov	r0, r6
 8011674:	4639      	mov	r1, r7
 8011676:	f7ef fa27 	bl	8000ac8 <__aeabi_dcmpeq>
 801167a:	2800      	cmp	r0, #0
 801167c:	f000 80c0 	beq.w	8011800 <__kernel_rem_pio2+0x400>
 8011680:	1e65      	subs	r5, r4, #1
 8011682:	462b      	mov	r3, r5
 8011684:	2200      	movs	r2, #0
 8011686:	9902      	ldr	r1, [sp, #8]
 8011688:	428b      	cmp	r3, r1
 801168a:	da6c      	bge.n	8011766 <__kernel_rem_pio2+0x366>
 801168c:	2a00      	cmp	r2, #0
 801168e:	f000 8089 	beq.w	80117a4 <__kernel_rem_pio2+0x3a4>
 8011692:	ab0e      	add	r3, sp, #56	; 0x38
 8011694:	f1aa 0a18 	sub.w	sl, sl, #24
 8011698:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801169c:	2b00      	cmp	r3, #0
 801169e:	f000 80ad 	beq.w	80117fc <__kernel_rem_pio2+0x3fc>
 80116a2:	4650      	mov	r0, sl
 80116a4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8011720 <__kernel_rem_pio2+0x320>
 80116a8:	f000 fb76 	bl	8011d98 <scalbn>
 80116ac:	ab9a      	add	r3, sp, #616	; 0x268
 80116ae:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80116b2:	ec57 6b10 	vmov	r6, r7, d0
 80116b6:	00ec      	lsls	r4, r5, #3
 80116b8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 80116bc:	46aa      	mov	sl, r5
 80116be:	f1ba 0f00 	cmp.w	sl, #0
 80116c2:	f280 80d6 	bge.w	8011872 <__kernel_rem_pio2+0x472>
 80116c6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8011718 <__kernel_rem_pio2+0x318>
 80116ca:	462e      	mov	r6, r5
 80116cc:	2e00      	cmp	r6, #0
 80116ce:	f2c0 8104 	blt.w	80118da <__kernel_rem_pio2+0x4da>
 80116d2:	ab72      	add	r3, sp, #456	; 0x1c8
 80116d4:	ed8d 8b06 	vstr	d8, [sp, #24]
 80116d8:	f8df a064 	ldr.w	sl, [pc, #100]	; 8011740 <__kernel_rem_pio2+0x340>
 80116dc:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 80116e0:	f04f 0800 	mov.w	r8, #0
 80116e4:	1baf      	subs	r7, r5, r6
 80116e6:	e0ea      	b.n	80118be <__kernel_rem_pio2+0x4be>
 80116e8:	f04f 0b02 	mov.w	fp, #2
 80116ec:	e759      	b.n	80115a2 <__kernel_rem_pio2+0x1a2>
 80116ee:	f8d8 3000 	ldr.w	r3, [r8]
 80116f2:	b955      	cbnz	r5, 801170a <__kernel_rem_pio2+0x30a>
 80116f4:	b123      	cbz	r3, 8011700 <__kernel_rem_pio2+0x300>
 80116f6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80116fa:	f8c8 3000 	str.w	r3, [r8]
 80116fe:	2301      	movs	r3, #1
 8011700:	3201      	adds	r2, #1
 8011702:	f108 0804 	add.w	r8, r8, #4
 8011706:	461d      	mov	r5, r3
 8011708:	e752      	b.n	80115b0 <__kernel_rem_pio2+0x1b0>
 801170a:	1acb      	subs	r3, r1, r3
 801170c:	f8c8 3000 	str.w	r3, [r8]
 8011710:	462b      	mov	r3, r5
 8011712:	e7f5      	b.n	8011700 <__kernel_rem_pio2+0x300>
 8011714:	f3af 8000 	nop.w
	...
 8011724:	3ff00000 	.word	0x3ff00000
 8011728:	08012890 	.word	0x08012890
 801172c:	40200000 	.word	0x40200000
 8011730:	3ff00000 	.word	0x3ff00000
 8011734:	3e700000 	.word	0x3e700000
 8011738:	41700000 	.word	0x41700000
 801173c:	3fe00000 	.word	0x3fe00000
 8011740:	08012850 	.word	0x08012850
 8011744:	1e62      	subs	r2, r4, #1
 8011746:	ab0e      	add	r3, sp, #56	; 0x38
 8011748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801174c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011750:	a90e      	add	r1, sp, #56	; 0x38
 8011752:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8011756:	e739      	b.n	80115cc <__kernel_rem_pio2+0x1cc>
 8011758:	1e62      	subs	r2, r4, #1
 801175a:	ab0e      	add	r3, sp, #56	; 0x38
 801175c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011760:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011764:	e7f4      	b.n	8011750 <__kernel_rem_pio2+0x350>
 8011766:	a90e      	add	r1, sp, #56	; 0x38
 8011768:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801176c:	3b01      	subs	r3, #1
 801176e:	430a      	orrs	r2, r1
 8011770:	e789      	b.n	8011686 <__kernel_rem_pio2+0x286>
 8011772:	3301      	adds	r3, #1
 8011774:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8011778:	2900      	cmp	r1, #0
 801177a:	d0fa      	beq.n	8011772 <__kernel_rem_pio2+0x372>
 801177c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801177e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8011782:	446a      	add	r2, sp
 8011784:	3a98      	subs	r2, #152	; 0x98
 8011786:	920a      	str	r2, [sp, #40]	; 0x28
 8011788:	9a08      	ldr	r2, [sp, #32]
 801178a:	18e3      	adds	r3, r4, r3
 801178c:	18a5      	adds	r5, r4, r2
 801178e:	aa22      	add	r2, sp, #136	; 0x88
 8011790:	f104 0801 	add.w	r8, r4, #1
 8011794:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8011798:	9304      	str	r3, [sp, #16]
 801179a:	9b04      	ldr	r3, [sp, #16]
 801179c:	4543      	cmp	r3, r8
 801179e:	da04      	bge.n	80117aa <__kernel_rem_pio2+0x3aa>
 80117a0:	461c      	mov	r4, r3
 80117a2:	e6a3      	b.n	80114ec <__kernel_rem_pio2+0xec>
 80117a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80117a6:	2301      	movs	r3, #1
 80117a8:	e7e4      	b.n	8011774 <__kernel_rem_pio2+0x374>
 80117aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80117ac:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80117b0:	f7ee feb8 	bl	8000524 <__aeabi_i2d>
 80117b4:	e8e5 0102 	strd	r0, r1, [r5], #8
 80117b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80117ba:	46ab      	mov	fp, r5
 80117bc:	461c      	mov	r4, r3
 80117be:	f04f 0900 	mov.w	r9, #0
 80117c2:	2600      	movs	r6, #0
 80117c4:	2700      	movs	r7, #0
 80117c6:	9b06      	ldr	r3, [sp, #24]
 80117c8:	4599      	cmp	r9, r3
 80117ca:	dd06      	ble.n	80117da <__kernel_rem_pio2+0x3da>
 80117cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117ce:	e8e3 6702 	strd	r6, r7, [r3], #8
 80117d2:	f108 0801 	add.w	r8, r8, #1
 80117d6:	930a      	str	r3, [sp, #40]	; 0x28
 80117d8:	e7df      	b.n	801179a <__kernel_rem_pio2+0x39a>
 80117da:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80117de:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80117e2:	f7ee ff09 	bl	80005f8 <__aeabi_dmul>
 80117e6:	4602      	mov	r2, r0
 80117e8:	460b      	mov	r3, r1
 80117ea:	4630      	mov	r0, r6
 80117ec:	4639      	mov	r1, r7
 80117ee:	f7ee fd4d 	bl	800028c <__adddf3>
 80117f2:	f109 0901 	add.w	r9, r9, #1
 80117f6:	4606      	mov	r6, r0
 80117f8:	460f      	mov	r7, r1
 80117fa:	e7e4      	b.n	80117c6 <__kernel_rem_pio2+0x3c6>
 80117fc:	3d01      	subs	r5, #1
 80117fe:	e748      	b.n	8011692 <__kernel_rem_pio2+0x292>
 8011800:	ec47 6b10 	vmov	d0, r6, r7
 8011804:	f1ca 0000 	rsb	r0, sl, #0
 8011808:	f000 fac6 	bl	8011d98 <scalbn>
 801180c:	ec57 6b10 	vmov	r6, r7, d0
 8011810:	4ba0      	ldr	r3, [pc, #640]	; (8011a94 <__kernel_rem_pio2+0x694>)
 8011812:	ee10 0a10 	vmov	r0, s0
 8011816:	2200      	movs	r2, #0
 8011818:	4639      	mov	r1, r7
 801181a:	f7ef f973 	bl	8000b04 <__aeabi_dcmpge>
 801181e:	b1f8      	cbz	r0, 8011860 <__kernel_rem_pio2+0x460>
 8011820:	4b9d      	ldr	r3, [pc, #628]	; (8011a98 <__kernel_rem_pio2+0x698>)
 8011822:	2200      	movs	r2, #0
 8011824:	4630      	mov	r0, r6
 8011826:	4639      	mov	r1, r7
 8011828:	f7ee fee6 	bl	80005f8 <__aeabi_dmul>
 801182c:	f7ef f994 	bl	8000b58 <__aeabi_d2iz>
 8011830:	4680      	mov	r8, r0
 8011832:	f7ee fe77 	bl	8000524 <__aeabi_i2d>
 8011836:	4b97      	ldr	r3, [pc, #604]	; (8011a94 <__kernel_rem_pio2+0x694>)
 8011838:	2200      	movs	r2, #0
 801183a:	f7ee fedd 	bl	80005f8 <__aeabi_dmul>
 801183e:	460b      	mov	r3, r1
 8011840:	4602      	mov	r2, r0
 8011842:	4639      	mov	r1, r7
 8011844:	4630      	mov	r0, r6
 8011846:	f7ee fd1f 	bl	8000288 <__aeabi_dsub>
 801184a:	f7ef f985 	bl	8000b58 <__aeabi_d2iz>
 801184e:	1c65      	adds	r5, r4, #1
 8011850:	ab0e      	add	r3, sp, #56	; 0x38
 8011852:	f10a 0a18 	add.w	sl, sl, #24
 8011856:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801185a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801185e:	e720      	b.n	80116a2 <__kernel_rem_pio2+0x2a2>
 8011860:	4630      	mov	r0, r6
 8011862:	4639      	mov	r1, r7
 8011864:	f7ef f978 	bl	8000b58 <__aeabi_d2iz>
 8011868:	ab0e      	add	r3, sp, #56	; 0x38
 801186a:	4625      	mov	r5, r4
 801186c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8011870:	e717      	b.n	80116a2 <__kernel_rem_pio2+0x2a2>
 8011872:	ab0e      	add	r3, sp, #56	; 0x38
 8011874:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8011878:	f7ee fe54 	bl	8000524 <__aeabi_i2d>
 801187c:	4632      	mov	r2, r6
 801187e:	463b      	mov	r3, r7
 8011880:	f7ee feba 	bl	80005f8 <__aeabi_dmul>
 8011884:	4b84      	ldr	r3, [pc, #528]	; (8011a98 <__kernel_rem_pio2+0x698>)
 8011886:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801188a:	2200      	movs	r2, #0
 801188c:	4630      	mov	r0, r6
 801188e:	4639      	mov	r1, r7
 8011890:	f7ee feb2 	bl	80005f8 <__aeabi_dmul>
 8011894:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011898:	4606      	mov	r6, r0
 801189a:	460f      	mov	r7, r1
 801189c:	e70f      	b.n	80116be <__kernel_rem_pio2+0x2be>
 801189e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80118a2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80118a6:	f7ee fea7 	bl	80005f8 <__aeabi_dmul>
 80118aa:	4602      	mov	r2, r0
 80118ac:	460b      	mov	r3, r1
 80118ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80118b2:	f7ee fceb 	bl	800028c <__adddf3>
 80118b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80118ba:	f108 0801 	add.w	r8, r8, #1
 80118be:	9b02      	ldr	r3, [sp, #8]
 80118c0:	4598      	cmp	r8, r3
 80118c2:	dc01      	bgt.n	80118c8 <__kernel_rem_pio2+0x4c8>
 80118c4:	45b8      	cmp	r8, r7
 80118c6:	ddea      	ble.n	801189e <__kernel_rem_pio2+0x49e>
 80118c8:	ed9d 7b06 	vldr	d7, [sp, #24]
 80118cc:	ab4a      	add	r3, sp, #296	; 0x128
 80118ce:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80118d2:	ed87 7b00 	vstr	d7, [r7]
 80118d6:	3e01      	subs	r6, #1
 80118d8:	e6f8      	b.n	80116cc <__kernel_rem_pio2+0x2cc>
 80118da:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80118dc:	2b02      	cmp	r3, #2
 80118de:	dc0b      	bgt.n	80118f8 <__kernel_rem_pio2+0x4f8>
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	dc35      	bgt.n	8011950 <__kernel_rem_pio2+0x550>
 80118e4:	d059      	beq.n	801199a <__kernel_rem_pio2+0x59a>
 80118e6:	9b04      	ldr	r3, [sp, #16]
 80118e8:	f003 0007 	and.w	r0, r3, #7
 80118ec:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80118f0:	ecbd 8b02 	vpop	{d8}
 80118f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118f8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80118fa:	2b03      	cmp	r3, #3
 80118fc:	d1f3      	bne.n	80118e6 <__kernel_rem_pio2+0x4e6>
 80118fe:	ab4a      	add	r3, sp, #296	; 0x128
 8011900:	4423      	add	r3, r4
 8011902:	9306      	str	r3, [sp, #24]
 8011904:	461c      	mov	r4, r3
 8011906:	469a      	mov	sl, r3
 8011908:	9502      	str	r5, [sp, #8]
 801190a:	9b02      	ldr	r3, [sp, #8]
 801190c:	2b00      	cmp	r3, #0
 801190e:	f1aa 0a08 	sub.w	sl, sl, #8
 8011912:	dc6b      	bgt.n	80119ec <__kernel_rem_pio2+0x5ec>
 8011914:	46aa      	mov	sl, r5
 8011916:	f1ba 0f01 	cmp.w	sl, #1
 801191a:	f1a4 0408 	sub.w	r4, r4, #8
 801191e:	f300 8085 	bgt.w	8011a2c <__kernel_rem_pio2+0x62c>
 8011922:	9c06      	ldr	r4, [sp, #24]
 8011924:	2000      	movs	r0, #0
 8011926:	3408      	adds	r4, #8
 8011928:	2100      	movs	r1, #0
 801192a:	2d01      	cmp	r5, #1
 801192c:	f300 809d 	bgt.w	8011a6a <__kernel_rem_pio2+0x66a>
 8011930:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8011934:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8011938:	f1bb 0f00 	cmp.w	fp, #0
 801193c:	f040 809b 	bne.w	8011a76 <__kernel_rem_pio2+0x676>
 8011940:	9b01      	ldr	r3, [sp, #4]
 8011942:	e9c3 5600 	strd	r5, r6, [r3]
 8011946:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801194a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801194e:	e7ca      	b.n	80118e6 <__kernel_rem_pio2+0x4e6>
 8011950:	3408      	adds	r4, #8
 8011952:	ab4a      	add	r3, sp, #296	; 0x128
 8011954:	441c      	add	r4, r3
 8011956:	462e      	mov	r6, r5
 8011958:	2000      	movs	r0, #0
 801195a:	2100      	movs	r1, #0
 801195c:	2e00      	cmp	r6, #0
 801195e:	da36      	bge.n	80119ce <__kernel_rem_pio2+0x5ce>
 8011960:	f1bb 0f00 	cmp.w	fp, #0
 8011964:	d039      	beq.n	80119da <__kernel_rem_pio2+0x5da>
 8011966:	4602      	mov	r2, r0
 8011968:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801196c:	9c01      	ldr	r4, [sp, #4]
 801196e:	e9c4 2300 	strd	r2, r3, [r4]
 8011972:	4602      	mov	r2, r0
 8011974:	460b      	mov	r3, r1
 8011976:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 801197a:	f7ee fc85 	bl	8000288 <__aeabi_dsub>
 801197e:	ae4c      	add	r6, sp, #304	; 0x130
 8011980:	2401      	movs	r4, #1
 8011982:	42a5      	cmp	r5, r4
 8011984:	da2c      	bge.n	80119e0 <__kernel_rem_pio2+0x5e0>
 8011986:	f1bb 0f00 	cmp.w	fp, #0
 801198a:	d002      	beq.n	8011992 <__kernel_rem_pio2+0x592>
 801198c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011990:	4619      	mov	r1, r3
 8011992:	9b01      	ldr	r3, [sp, #4]
 8011994:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8011998:	e7a5      	b.n	80118e6 <__kernel_rem_pio2+0x4e6>
 801199a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 801199e:	eb0d 0403 	add.w	r4, sp, r3
 80119a2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80119a6:	2000      	movs	r0, #0
 80119a8:	2100      	movs	r1, #0
 80119aa:	2d00      	cmp	r5, #0
 80119ac:	da09      	bge.n	80119c2 <__kernel_rem_pio2+0x5c2>
 80119ae:	f1bb 0f00 	cmp.w	fp, #0
 80119b2:	d002      	beq.n	80119ba <__kernel_rem_pio2+0x5ba>
 80119b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80119b8:	4619      	mov	r1, r3
 80119ba:	9b01      	ldr	r3, [sp, #4]
 80119bc:	e9c3 0100 	strd	r0, r1, [r3]
 80119c0:	e791      	b.n	80118e6 <__kernel_rem_pio2+0x4e6>
 80119c2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80119c6:	f7ee fc61 	bl	800028c <__adddf3>
 80119ca:	3d01      	subs	r5, #1
 80119cc:	e7ed      	b.n	80119aa <__kernel_rem_pio2+0x5aa>
 80119ce:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80119d2:	f7ee fc5b 	bl	800028c <__adddf3>
 80119d6:	3e01      	subs	r6, #1
 80119d8:	e7c0      	b.n	801195c <__kernel_rem_pio2+0x55c>
 80119da:	4602      	mov	r2, r0
 80119dc:	460b      	mov	r3, r1
 80119de:	e7c5      	b.n	801196c <__kernel_rem_pio2+0x56c>
 80119e0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80119e4:	f7ee fc52 	bl	800028c <__adddf3>
 80119e8:	3401      	adds	r4, #1
 80119ea:	e7ca      	b.n	8011982 <__kernel_rem_pio2+0x582>
 80119ec:	e9da 8900 	ldrd	r8, r9, [sl]
 80119f0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80119f4:	9b02      	ldr	r3, [sp, #8]
 80119f6:	3b01      	subs	r3, #1
 80119f8:	9302      	str	r3, [sp, #8]
 80119fa:	4632      	mov	r2, r6
 80119fc:	463b      	mov	r3, r7
 80119fe:	4640      	mov	r0, r8
 8011a00:	4649      	mov	r1, r9
 8011a02:	f7ee fc43 	bl	800028c <__adddf3>
 8011a06:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011a0a:	4602      	mov	r2, r0
 8011a0c:	460b      	mov	r3, r1
 8011a0e:	4640      	mov	r0, r8
 8011a10:	4649      	mov	r1, r9
 8011a12:	f7ee fc39 	bl	8000288 <__aeabi_dsub>
 8011a16:	4632      	mov	r2, r6
 8011a18:	463b      	mov	r3, r7
 8011a1a:	f7ee fc37 	bl	800028c <__adddf3>
 8011a1e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8011a22:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8011a26:	ed8a 7b00 	vstr	d7, [sl]
 8011a2a:	e76e      	b.n	801190a <__kernel_rem_pio2+0x50a>
 8011a2c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8011a30:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8011a34:	4640      	mov	r0, r8
 8011a36:	4632      	mov	r2, r6
 8011a38:	463b      	mov	r3, r7
 8011a3a:	4649      	mov	r1, r9
 8011a3c:	f7ee fc26 	bl	800028c <__adddf3>
 8011a40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011a44:	4602      	mov	r2, r0
 8011a46:	460b      	mov	r3, r1
 8011a48:	4640      	mov	r0, r8
 8011a4a:	4649      	mov	r1, r9
 8011a4c:	f7ee fc1c 	bl	8000288 <__aeabi_dsub>
 8011a50:	4632      	mov	r2, r6
 8011a52:	463b      	mov	r3, r7
 8011a54:	f7ee fc1a 	bl	800028c <__adddf3>
 8011a58:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011a5c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011a60:	ed84 7b00 	vstr	d7, [r4]
 8011a64:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011a68:	e755      	b.n	8011916 <__kernel_rem_pio2+0x516>
 8011a6a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011a6e:	f7ee fc0d 	bl	800028c <__adddf3>
 8011a72:	3d01      	subs	r5, #1
 8011a74:	e759      	b.n	801192a <__kernel_rem_pio2+0x52a>
 8011a76:	9b01      	ldr	r3, [sp, #4]
 8011a78:	9a01      	ldr	r2, [sp, #4]
 8011a7a:	601d      	str	r5, [r3, #0]
 8011a7c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8011a80:	605c      	str	r4, [r3, #4]
 8011a82:	609f      	str	r7, [r3, #8]
 8011a84:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8011a88:	60d3      	str	r3, [r2, #12]
 8011a8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011a8e:	6110      	str	r0, [r2, #16]
 8011a90:	6153      	str	r3, [r2, #20]
 8011a92:	e728      	b.n	80118e6 <__kernel_rem_pio2+0x4e6>
 8011a94:	41700000 	.word	0x41700000
 8011a98:	3e700000 	.word	0x3e700000
 8011a9c:	00000000 	.word	0x00000000

08011aa0 <__kernel_sin>:
 8011aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011aa4:	ed2d 8b04 	vpush	{d8-d9}
 8011aa8:	eeb0 8a41 	vmov.f32	s16, s2
 8011aac:	eef0 8a61 	vmov.f32	s17, s3
 8011ab0:	ec55 4b10 	vmov	r4, r5, d0
 8011ab4:	b083      	sub	sp, #12
 8011ab6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011aba:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8011abe:	9001      	str	r0, [sp, #4]
 8011ac0:	da06      	bge.n	8011ad0 <__kernel_sin+0x30>
 8011ac2:	ee10 0a10 	vmov	r0, s0
 8011ac6:	4629      	mov	r1, r5
 8011ac8:	f7ef f846 	bl	8000b58 <__aeabi_d2iz>
 8011acc:	2800      	cmp	r0, #0
 8011ace:	d051      	beq.n	8011b74 <__kernel_sin+0xd4>
 8011ad0:	4622      	mov	r2, r4
 8011ad2:	462b      	mov	r3, r5
 8011ad4:	4620      	mov	r0, r4
 8011ad6:	4629      	mov	r1, r5
 8011ad8:	f7ee fd8e 	bl	80005f8 <__aeabi_dmul>
 8011adc:	4682      	mov	sl, r0
 8011ade:	468b      	mov	fp, r1
 8011ae0:	4602      	mov	r2, r0
 8011ae2:	460b      	mov	r3, r1
 8011ae4:	4620      	mov	r0, r4
 8011ae6:	4629      	mov	r1, r5
 8011ae8:	f7ee fd86 	bl	80005f8 <__aeabi_dmul>
 8011aec:	a341      	add	r3, pc, #260	; (adr r3, 8011bf4 <__kernel_sin+0x154>)
 8011aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011af2:	4680      	mov	r8, r0
 8011af4:	4689      	mov	r9, r1
 8011af6:	4650      	mov	r0, sl
 8011af8:	4659      	mov	r1, fp
 8011afa:	f7ee fd7d 	bl	80005f8 <__aeabi_dmul>
 8011afe:	a33f      	add	r3, pc, #252	; (adr r3, 8011bfc <__kernel_sin+0x15c>)
 8011b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b04:	f7ee fbc0 	bl	8000288 <__aeabi_dsub>
 8011b08:	4652      	mov	r2, sl
 8011b0a:	465b      	mov	r3, fp
 8011b0c:	f7ee fd74 	bl	80005f8 <__aeabi_dmul>
 8011b10:	a33c      	add	r3, pc, #240	; (adr r3, 8011c04 <__kernel_sin+0x164>)
 8011b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b16:	f7ee fbb9 	bl	800028c <__adddf3>
 8011b1a:	4652      	mov	r2, sl
 8011b1c:	465b      	mov	r3, fp
 8011b1e:	f7ee fd6b 	bl	80005f8 <__aeabi_dmul>
 8011b22:	a33a      	add	r3, pc, #232	; (adr r3, 8011c0c <__kernel_sin+0x16c>)
 8011b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b28:	f7ee fbae 	bl	8000288 <__aeabi_dsub>
 8011b2c:	4652      	mov	r2, sl
 8011b2e:	465b      	mov	r3, fp
 8011b30:	f7ee fd62 	bl	80005f8 <__aeabi_dmul>
 8011b34:	a337      	add	r3, pc, #220	; (adr r3, 8011c14 <__kernel_sin+0x174>)
 8011b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b3a:	f7ee fba7 	bl	800028c <__adddf3>
 8011b3e:	9b01      	ldr	r3, [sp, #4]
 8011b40:	4606      	mov	r6, r0
 8011b42:	460f      	mov	r7, r1
 8011b44:	b9eb      	cbnz	r3, 8011b82 <__kernel_sin+0xe2>
 8011b46:	4602      	mov	r2, r0
 8011b48:	460b      	mov	r3, r1
 8011b4a:	4650      	mov	r0, sl
 8011b4c:	4659      	mov	r1, fp
 8011b4e:	f7ee fd53 	bl	80005f8 <__aeabi_dmul>
 8011b52:	a325      	add	r3, pc, #148	; (adr r3, 8011be8 <__kernel_sin+0x148>)
 8011b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b58:	f7ee fb96 	bl	8000288 <__aeabi_dsub>
 8011b5c:	4642      	mov	r2, r8
 8011b5e:	464b      	mov	r3, r9
 8011b60:	f7ee fd4a 	bl	80005f8 <__aeabi_dmul>
 8011b64:	4602      	mov	r2, r0
 8011b66:	460b      	mov	r3, r1
 8011b68:	4620      	mov	r0, r4
 8011b6a:	4629      	mov	r1, r5
 8011b6c:	f7ee fb8e 	bl	800028c <__adddf3>
 8011b70:	4604      	mov	r4, r0
 8011b72:	460d      	mov	r5, r1
 8011b74:	ec45 4b10 	vmov	d0, r4, r5
 8011b78:	b003      	add	sp, #12
 8011b7a:	ecbd 8b04 	vpop	{d8-d9}
 8011b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b82:	4b1b      	ldr	r3, [pc, #108]	; (8011bf0 <__kernel_sin+0x150>)
 8011b84:	ec51 0b18 	vmov	r0, r1, d8
 8011b88:	2200      	movs	r2, #0
 8011b8a:	f7ee fd35 	bl	80005f8 <__aeabi_dmul>
 8011b8e:	4632      	mov	r2, r6
 8011b90:	ec41 0b19 	vmov	d9, r0, r1
 8011b94:	463b      	mov	r3, r7
 8011b96:	4640      	mov	r0, r8
 8011b98:	4649      	mov	r1, r9
 8011b9a:	f7ee fd2d 	bl	80005f8 <__aeabi_dmul>
 8011b9e:	4602      	mov	r2, r0
 8011ba0:	460b      	mov	r3, r1
 8011ba2:	ec51 0b19 	vmov	r0, r1, d9
 8011ba6:	f7ee fb6f 	bl	8000288 <__aeabi_dsub>
 8011baa:	4652      	mov	r2, sl
 8011bac:	465b      	mov	r3, fp
 8011bae:	f7ee fd23 	bl	80005f8 <__aeabi_dmul>
 8011bb2:	ec53 2b18 	vmov	r2, r3, d8
 8011bb6:	f7ee fb67 	bl	8000288 <__aeabi_dsub>
 8011bba:	a30b      	add	r3, pc, #44	; (adr r3, 8011be8 <__kernel_sin+0x148>)
 8011bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bc0:	4606      	mov	r6, r0
 8011bc2:	460f      	mov	r7, r1
 8011bc4:	4640      	mov	r0, r8
 8011bc6:	4649      	mov	r1, r9
 8011bc8:	f7ee fd16 	bl	80005f8 <__aeabi_dmul>
 8011bcc:	4602      	mov	r2, r0
 8011bce:	460b      	mov	r3, r1
 8011bd0:	4630      	mov	r0, r6
 8011bd2:	4639      	mov	r1, r7
 8011bd4:	f7ee fb5a 	bl	800028c <__adddf3>
 8011bd8:	4602      	mov	r2, r0
 8011bda:	460b      	mov	r3, r1
 8011bdc:	4620      	mov	r0, r4
 8011bde:	4629      	mov	r1, r5
 8011be0:	f7ee fb52 	bl	8000288 <__aeabi_dsub>
 8011be4:	e7c4      	b.n	8011b70 <__kernel_sin+0xd0>
 8011be6:	bf00      	nop
 8011be8:	55555549 	.word	0x55555549
 8011bec:	3fc55555 	.word	0x3fc55555
 8011bf0:	3fe00000 	.word	0x3fe00000
 8011bf4:	5acfd57c 	.word	0x5acfd57c
 8011bf8:	3de5d93a 	.word	0x3de5d93a
 8011bfc:	8a2b9ceb 	.word	0x8a2b9ceb
 8011c00:	3e5ae5e6 	.word	0x3e5ae5e6
 8011c04:	57b1fe7d 	.word	0x57b1fe7d
 8011c08:	3ec71de3 	.word	0x3ec71de3
 8011c0c:	19c161d5 	.word	0x19c161d5
 8011c10:	3f2a01a0 	.word	0x3f2a01a0
 8011c14:	1110f8a6 	.word	0x1110f8a6
 8011c18:	3f811111 	.word	0x3f811111

08011c1c <with_errno>:
 8011c1c:	b570      	push	{r4, r5, r6, lr}
 8011c1e:	4604      	mov	r4, r0
 8011c20:	460d      	mov	r5, r1
 8011c22:	4616      	mov	r6, r2
 8011c24:	f7f9 fa82 	bl	800b12c <__errno>
 8011c28:	4629      	mov	r1, r5
 8011c2a:	6006      	str	r6, [r0, #0]
 8011c2c:	4620      	mov	r0, r4
 8011c2e:	bd70      	pop	{r4, r5, r6, pc}

08011c30 <xflow>:
 8011c30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011c32:	4614      	mov	r4, r2
 8011c34:	461d      	mov	r5, r3
 8011c36:	b108      	cbz	r0, 8011c3c <xflow+0xc>
 8011c38:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011c3c:	e9cd 2300 	strd	r2, r3, [sp]
 8011c40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011c44:	4620      	mov	r0, r4
 8011c46:	4629      	mov	r1, r5
 8011c48:	f7ee fcd6 	bl	80005f8 <__aeabi_dmul>
 8011c4c:	2222      	movs	r2, #34	; 0x22
 8011c4e:	b003      	add	sp, #12
 8011c50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011c54:	f7ff bfe2 	b.w	8011c1c <with_errno>

08011c58 <__math_uflow>:
 8011c58:	b508      	push	{r3, lr}
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8011c60:	f7ff ffe6 	bl	8011c30 <xflow>
 8011c64:	ec41 0b10 	vmov	d0, r0, r1
 8011c68:	bd08      	pop	{r3, pc}

08011c6a <__math_oflow>:
 8011c6a:	b508      	push	{r3, lr}
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8011c72:	f7ff ffdd 	bl	8011c30 <xflow>
 8011c76:	ec41 0b10 	vmov	d0, r0, r1
 8011c7a:	bd08      	pop	{r3, pc}

08011c7c <finite>:
 8011c7c:	b082      	sub	sp, #8
 8011c7e:	ed8d 0b00 	vstr	d0, [sp]
 8011c82:	9801      	ldr	r0, [sp, #4]
 8011c84:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8011c88:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011c8c:	0fc0      	lsrs	r0, r0, #31
 8011c8e:	b002      	add	sp, #8
 8011c90:	4770      	bx	lr
 8011c92:	0000      	movs	r0, r0
 8011c94:	0000      	movs	r0, r0
	...

08011c98 <floor>:
 8011c98:	ec51 0b10 	vmov	r0, r1, d0
 8011c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ca0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8011ca4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8011ca8:	2e13      	cmp	r6, #19
 8011caa:	ee10 5a10 	vmov	r5, s0
 8011cae:	ee10 8a10 	vmov	r8, s0
 8011cb2:	460c      	mov	r4, r1
 8011cb4:	dc32      	bgt.n	8011d1c <floor+0x84>
 8011cb6:	2e00      	cmp	r6, #0
 8011cb8:	da14      	bge.n	8011ce4 <floor+0x4c>
 8011cba:	a333      	add	r3, pc, #204	; (adr r3, 8011d88 <floor+0xf0>)
 8011cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cc0:	f7ee fae4 	bl	800028c <__adddf3>
 8011cc4:	2200      	movs	r2, #0
 8011cc6:	2300      	movs	r3, #0
 8011cc8:	f7ee ff26 	bl	8000b18 <__aeabi_dcmpgt>
 8011ccc:	b138      	cbz	r0, 8011cde <floor+0x46>
 8011cce:	2c00      	cmp	r4, #0
 8011cd0:	da57      	bge.n	8011d82 <floor+0xea>
 8011cd2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8011cd6:	431d      	orrs	r5, r3
 8011cd8:	d001      	beq.n	8011cde <floor+0x46>
 8011cda:	4c2d      	ldr	r4, [pc, #180]	; (8011d90 <floor+0xf8>)
 8011cdc:	2500      	movs	r5, #0
 8011cde:	4621      	mov	r1, r4
 8011ce0:	4628      	mov	r0, r5
 8011ce2:	e025      	b.n	8011d30 <floor+0x98>
 8011ce4:	4f2b      	ldr	r7, [pc, #172]	; (8011d94 <floor+0xfc>)
 8011ce6:	4137      	asrs	r7, r6
 8011ce8:	ea01 0307 	and.w	r3, r1, r7
 8011cec:	4303      	orrs	r3, r0
 8011cee:	d01f      	beq.n	8011d30 <floor+0x98>
 8011cf0:	a325      	add	r3, pc, #148	; (adr r3, 8011d88 <floor+0xf0>)
 8011cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cf6:	f7ee fac9 	bl	800028c <__adddf3>
 8011cfa:	2200      	movs	r2, #0
 8011cfc:	2300      	movs	r3, #0
 8011cfe:	f7ee ff0b 	bl	8000b18 <__aeabi_dcmpgt>
 8011d02:	2800      	cmp	r0, #0
 8011d04:	d0eb      	beq.n	8011cde <floor+0x46>
 8011d06:	2c00      	cmp	r4, #0
 8011d08:	bfbe      	ittt	lt
 8011d0a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8011d0e:	fa43 f606 	asrlt.w	r6, r3, r6
 8011d12:	19a4      	addlt	r4, r4, r6
 8011d14:	ea24 0407 	bic.w	r4, r4, r7
 8011d18:	2500      	movs	r5, #0
 8011d1a:	e7e0      	b.n	8011cde <floor+0x46>
 8011d1c:	2e33      	cmp	r6, #51	; 0x33
 8011d1e:	dd0b      	ble.n	8011d38 <floor+0xa0>
 8011d20:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8011d24:	d104      	bne.n	8011d30 <floor+0x98>
 8011d26:	ee10 2a10 	vmov	r2, s0
 8011d2a:	460b      	mov	r3, r1
 8011d2c:	f7ee faae 	bl	800028c <__adddf3>
 8011d30:	ec41 0b10 	vmov	d0, r0, r1
 8011d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d38:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8011d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8011d40:	fa23 f707 	lsr.w	r7, r3, r7
 8011d44:	4207      	tst	r7, r0
 8011d46:	d0f3      	beq.n	8011d30 <floor+0x98>
 8011d48:	a30f      	add	r3, pc, #60	; (adr r3, 8011d88 <floor+0xf0>)
 8011d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d4e:	f7ee fa9d 	bl	800028c <__adddf3>
 8011d52:	2200      	movs	r2, #0
 8011d54:	2300      	movs	r3, #0
 8011d56:	f7ee fedf 	bl	8000b18 <__aeabi_dcmpgt>
 8011d5a:	2800      	cmp	r0, #0
 8011d5c:	d0bf      	beq.n	8011cde <floor+0x46>
 8011d5e:	2c00      	cmp	r4, #0
 8011d60:	da02      	bge.n	8011d68 <floor+0xd0>
 8011d62:	2e14      	cmp	r6, #20
 8011d64:	d103      	bne.n	8011d6e <floor+0xd6>
 8011d66:	3401      	adds	r4, #1
 8011d68:	ea25 0507 	bic.w	r5, r5, r7
 8011d6c:	e7b7      	b.n	8011cde <floor+0x46>
 8011d6e:	2301      	movs	r3, #1
 8011d70:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8011d74:	fa03 f606 	lsl.w	r6, r3, r6
 8011d78:	4435      	add	r5, r6
 8011d7a:	4545      	cmp	r5, r8
 8011d7c:	bf38      	it	cc
 8011d7e:	18e4      	addcc	r4, r4, r3
 8011d80:	e7f2      	b.n	8011d68 <floor+0xd0>
 8011d82:	2500      	movs	r5, #0
 8011d84:	462c      	mov	r4, r5
 8011d86:	e7aa      	b.n	8011cde <floor+0x46>
 8011d88:	8800759c 	.word	0x8800759c
 8011d8c:	7e37e43c 	.word	0x7e37e43c
 8011d90:	bff00000 	.word	0xbff00000
 8011d94:	000fffff 	.word	0x000fffff

08011d98 <scalbn>:
 8011d98:	b570      	push	{r4, r5, r6, lr}
 8011d9a:	ec55 4b10 	vmov	r4, r5, d0
 8011d9e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8011da2:	4606      	mov	r6, r0
 8011da4:	462b      	mov	r3, r5
 8011da6:	b99a      	cbnz	r2, 8011dd0 <scalbn+0x38>
 8011da8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011dac:	4323      	orrs	r3, r4
 8011dae:	d036      	beq.n	8011e1e <scalbn+0x86>
 8011db0:	4b39      	ldr	r3, [pc, #228]	; (8011e98 <scalbn+0x100>)
 8011db2:	4629      	mov	r1, r5
 8011db4:	ee10 0a10 	vmov	r0, s0
 8011db8:	2200      	movs	r2, #0
 8011dba:	f7ee fc1d 	bl	80005f8 <__aeabi_dmul>
 8011dbe:	4b37      	ldr	r3, [pc, #220]	; (8011e9c <scalbn+0x104>)
 8011dc0:	429e      	cmp	r6, r3
 8011dc2:	4604      	mov	r4, r0
 8011dc4:	460d      	mov	r5, r1
 8011dc6:	da10      	bge.n	8011dea <scalbn+0x52>
 8011dc8:	a32b      	add	r3, pc, #172	; (adr r3, 8011e78 <scalbn+0xe0>)
 8011dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dce:	e03a      	b.n	8011e46 <scalbn+0xae>
 8011dd0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8011dd4:	428a      	cmp	r2, r1
 8011dd6:	d10c      	bne.n	8011df2 <scalbn+0x5a>
 8011dd8:	ee10 2a10 	vmov	r2, s0
 8011ddc:	4620      	mov	r0, r4
 8011dde:	4629      	mov	r1, r5
 8011de0:	f7ee fa54 	bl	800028c <__adddf3>
 8011de4:	4604      	mov	r4, r0
 8011de6:	460d      	mov	r5, r1
 8011de8:	e019      	b.n	8011e1e <scalbn+0x86>
 8011dea:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011dee:	460b      	mov	r3, r1
 8011df0:	3a36      	subs	r2, #54	; 0x36
 8011df2:	4432      	add	r2, r6
 8011df4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8011df8:	428a      	cmp	r2, r1
 8011dfa:	dd08      	ble.n	8011e0e <scalbn+0x76>
 8011dfc:	2d00      	cmp	r5, #0
 8011dfe:	a120      	add	r1, pc, #128	; (adr r1, 8011e80 <scalbn+0xe8>)
 8011e00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e04:	da1c      	bge.n	8011e40 <scalbn+0xa8>
 8011e06:	a120      	add	r1, pc, #128	; (adr r1, 8011e88 <scalbn+0xf0>)
 8011e08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e0c:	e018      	b.n	8011e40 <scalbn+0xa8>
 8011e0e:	2a00      	cmp	r2, #0
 8011e10:	dd08      	ble.n	8011e24 <scalbn+0x8c>
 8011e12:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011e16:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011e1a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011e1e:	ec45 4b10 	vmov	d0, r4, r5
 8011e22:	bd70      	pop	{r4, r5, r6, pc}
 8011e24:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011e28:	da19      	bge.n	8011e5e <scalbn+0xc6>
 8011e2a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011e2e:	429e      	cmp	r6, r3
 8011e30:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8011e34:	dd0a      	ble.n	8011e4c <scalbn+0xb4>
 8011e36:	a112      	add	r1, pc, #72	; (adr r1, 8011e80 <scalbn+0xe8>)
 8011e38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d1e2      	bne.n	8011e06 <scalbn+0x6e>
 8011e40:	a30f      	add	r3, pc, #60	; (adr r3, 8011e80 <scalbn+0xe8>)
 8011e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e46:	f7ee fbd7 	bl	80005f8 <__aeabi_dmul>
 8011e4a:	e7cb      	b.n	8011de4 <scalbn+0x4c>
 8011e4c:	a10a      	add	r1, pc, #40	; (adr r1, 8011e78 <scalbn+0xe0>)
 8011e4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d0b8      	beq.n	8011dc8 <scalbn+0x30>
 8011e56:	a10e      	add	r1, pc, #56	; (adr r1, 8011e90 <scalbn+0xf8>)
 8011e58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011e5c:	e7b4      	b.n	8011dc8 <scalbn+0x30>
 8011e5e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011e62:	3236      	adds	r2, #54	; 0x36
 8011e64:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011e68:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8011e6c:	4620      	mov	r0, r4
 8011e6e:	4b0c      	ldr	r3, [pc, #48]	; (8011ea0 <scalbn+0x108>)
 8011e70:	2200      	movs	r2, #0
 8011e72:	e7e8      	b.n	8011e46 <scalbn+0xae>
 8011e74:	f3af 8000 	nop.w
 8011e78:	c2f8f359 	.word	0xc2f8f359
 8011e7c:	01a56e1f 	.word	0x01a56e1f
 8011e80:	8800759c 	.word	0x8800759c
 8011e84:	7e37e43c 	.word	0x7e37e43c
 8011e88:	8800759c 	.word	0x8800759c
 8011e8c:	fe37e43c 	.word	0xfe37e43c
 8011e90:	c2f8f359 	.word	0xc2f8f359
 8011e94:	81a56e1f 	.word	0x81a56e1f
 8011e98:	43500000 	.word	0x43500000
 8011e9c:	ffff3cb0 	.word	0xffff3cb0
 8011ea0:	3c900000 	.word	0x3c900000

08011ea4 <_init>:
 8011ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ea6:	bf00      	nop
 8011ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011eaa:	bc08      	pop	{r3}
 8011eac:	469e      	mov	lr, r3
 8011eae:	4770      	bx	lr

08011eb0 <_fini>:
 8011eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011eb2:	bf00      	nop
 8011eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011eb6:	bc08      	pop	{r3}
 8011eb8:	469e      	mov	lr, r3
 8011eba:	4770      	bx	lr
