# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do regfile_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/ECE550_Project1/Reg-file {E:/ECE550_Project1/Reg-file/regfile.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:07:42 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ECE550_Project1/Reg-file" E:/ECE550_Project1/Reg-file/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:07:42 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/ECE550_Project1/Reg-file {E:/ECE550_Project1/Reg-file/dffe_ref.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:07:42 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ECE550_Project1/Reg-file" E:/ECE550_Project1/Reg-file/dffe_ref.v 
# -- Compiling module dffe_ref
# 
# Top level modules:
# 	dffe_ref
# End time: 19:07:42 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/ECE550_Project1/Reg-file {E:/ECE550_Project1/Reg-file/register.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:07:43 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ECE550_Project1/Reg-file" E:/ECE550_Project1/Reg-file/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 19:07:43 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/ECE550_Project1/Reg-file {E:/ECE550_Project1/Reg-file/decoder_2.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:07:43 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ECE550_Project1/Reg-file" E:/ECE550_Project1/Reg-file/decoder_2.v 
# -- Compiling module decoder_2
# 
# Top level modules:
# 	decoder_2
# End time: 19:07:43 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/ECE550_Project1/Reg-file {E:/ECE550_Project1/Reg-file/decoder_3.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:07:43 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ECE550_Project1/Reg-file" E:/ECE550_Project1/Reg-file/decoder_3.v 
# -- Compiling module decoder_3
# 
# Top level modules:
# 	decoder_3
# End time: 19:07:43 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/ECE550_Project1/Reg-file {E:/ECE550_Project1/Reg-file/decoder_5.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:07:43 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ECE550_Project1/Reg-file" E:/ECE550_Project1/Reg-file/decoder_5.v 
# -- Compiling module decoder_5
# 
# Top level modules:
# 	decoder_5
# End time: 19:07:43 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/ECE550_Project1/Reg-file {E:/ECE550_Project1/Reg-file/tristate.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:07:43 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ECE550_Project1/Reg-file" E:/ECE550_Project1/Reg-file/tristate.v 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 19:07:43 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/ECE550_Project1/Reg-file {E:/ECE550_Project1/Reg-file/regfile_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:07:43 on Oct 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ECE550_Project1/Reg-file" E:/ECE550_Project1/Reg-file/regfile_tb.v 
# -- Compiling module regfile_tb
# 
# Top level modules:
# 	regfile_tb
# End time: 19:07:43 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  regfile_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" regfile_tb 
# Start time: 19:07:43 on Oct 07,2021
# Loading work.regfile_tb
# Loading work.regfile
# Loading work.decoder_5
# Loading work.decoder_2
# Loading work.decoder_3
# Loading work.register
# Loading work.dffe_ref
# Loading work.tristate
# ** Warning: (vsim-3017) E:/ECE550_Project1/Reg-file/regfile_tb.v(17): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /regfile_tb/regfile_ut File: E:/ECE550_Project1/Reg-file/regfile.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
#                   80 << Writing register  0 with 1000dead >>
# **Error on port A: read 00000000 but expected 1000dead.
# **Error on port B: read 00000000 but expected 1000dead.
#                  160 << Writing register  1 with 1000dead >>
#                  240 << Writing register  2 with 1000dead >>
#                  320 << Writing register  3 with 1000dead >>
#                  400 << Writing register  4 with 1000dead >>
#                  480 << Writing register  5 with 1000dead >>
#                  560 << Writing register  6 with 1000dead >>
#                  640 << Writing register  7 with 1000dead >>
#                  720 << Writing register  8 with 1000dead >>
#                  800 << Writing register  9 with 1000dead >>
#                  880 << Writing register 10 with 1000dead >>
#                  960 << Writing register 11 with 1000dead >>
#                 1040 << Writing register 12 with 1000dead >>
#                 1120 << Writing register 13 with 1000dead >>
#                 1200 << Writing register 14 with 1000dead >>
#                 1280 << Writing register 15 with 1000dead >>
#                 1360 << Writing register 16 with 1000dead >>
#                 1440 << Writing register 17 with 1000dead >>
#                 1520 << Writing register 18 with 1000dead >>
#                 1600 << Writing register 19 with 1000dead >>
#                 1680 << Writing register 20 with 1000dead >>
#                 1760 << Writing register 21 with 1000dead >>
#                 1840 << Writing register 22 with 1000dead >>
#                 1920 << Writing register 23 with 1000dead >>
#                 2000 << Writing register 24 with 1000dead >>
#                 2080 << Writing register 25 with 1000dead >>
#                 2160 << Writing register 26 with 1000dead >>
#                 2240 << Writing register 27 with 1000dead >>
#                 2320 << Writing register 28 with 1000dead >>
#                 2400 << Writing register 29 with 1000dead >>
#                 2480 << Writing register 30 with 1000dead >>
#                 2560 << Writing register 31 with 1000dead >>
#                 2640 << Writing register  0 with 00000001 >>
# **Error on port A: read 00000000 but expected 00000001.
# **Error on port B: read 00000000 but expected 00000001.
#                 2720 << Writing register  1 with 00000002 >>
#                 2800 << Writing register  2 with 00000004 >>
#                 2880 << Writing register  3 with 00000008 >>
#                 2960 << Writing register  4 with 00000010 >>
#                 3040 << Writing register  5 with 00000020 >>
#                 3120 << Writing register  6 with 00000040 >>
#                 3200 << Writing register  7 with 00000080 >>
#                 3280 << Writing register  8 with 00000100 >>
#                 3360 << Writing register  9 with 00000200 >>
#                 3440 << Writing register 10 with 00000400 >>
#                 3520 << Writing register 11 with 00000800 >>
#                 3600 << Writing register 12 with 00001000 >>
#                 3680 << Writing register 13 with 00002000 >>
#                 3760 << Writing register 14 with 00004000 >>
#                 3840 << Writing register 15 with 00008000 >>
#                 3920 << Writing register 16 with 00010000 >>
#                 4000 << Writing register 17 with 00020000 >>
#                 4080 << Writing register 18 with 00040000 >>
#                 4160 << Writing register 19 with 00080000 >>
#                 4240 << Writing register 20 with 00100000 >>
#                 4320 << Writing register 21 with 00200000 >>
#                 4400 << Writing register 22 with 00400000 >>
#                 4480 << Writing register 23 with 00800000 >>
#                 4560 << Writing register 24 with 01000000 >>
#                 4640 << Writing register 25 with 02000000 >>
#                 4720 << Writing register 26 with 04000000 >>
#                 4800 << Writing register 27 with 08000000 >>
#                 4880 << Writing register 28 with 10000000 >>
#                 4960 << Writing register 29 with 20000000 >>
#                 5040 << Writing register 30 with 40000000 >>
#                 5120 << Writing register 31 with 80000000 >>
# The simulation failed with           4 errors
# ** Note: $stop    : E:/ECE550_Project1/Reg-file/regfile_tb.v(52)
#    Time: 5180 ns  Iteration: 1  Instance: /regfile_tb
# Break in Module regfile_tb at E:/ECE550_Project1/Reg-file/regfile_tb.v line 52
# End time: 19:08:17 on Oct 07,2021, Elapsed time: 0:00:34
# Errors: 0, Warnings: 1
