# 100-days-RTL
A personal journey to master RTL (Register Transfer Level) design in 100 days, focusing on Verilog, VHDL, simulation, and synthesis. This repo documents my daily progress, learnings, projects, and mini-challenges related to digital circuit design and hardware description languages.
