
---------- Begin Simulation Statistics ----------
final_tick                                 3750447000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 470805                       # Simulator instruction rate (inst/s)
host_mem_usage                                 861004                       # Number of bytes of host memory used
host_op_rate                                   970035                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.13                       # Real time elapsed on the host
host_tick_rate                             1764104235                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000832                       # Number of instructions simulated
sim_ops                                       2062238                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003750                       # Number of seconds simulated
sim_ticks                                  3750447000                       # Number of ticks simulated
system.cpu.Branches                            239754                       # Number of branches fetched
system.cpu.committedInsts                     1000832                       # Number of instructions committed
system.cpu.committedOps                       2062238                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      201765                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            74                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      139553                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            62                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1320696                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           164                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                          3750440                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                    3750440                       # Number of busy cycles
system.cpu.num_cc_register_reads              1494502                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              635194                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       176930                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  81513                       # Number of float alu accesses
system.cpu.num_fp_insts                         81513                       # number of float instructions
system.cpu.num_fp_register_reads               136756                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               69147                       # number of times the floating registers were written
system.cpu.num_func_calls                       43046                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1991692                       # Number of integer alu accesses
system.cpu.num_int_insts                      1991692                       # number of integer instructions
system.cpu.num_int_register_reads             3848032                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1604936                       # number of times the integer registers were written
system.cpu.num_load_insts                      201487                       # Number of load instructions
system.cpu.num_mem_refs                        340948                       # number of memory refs
system.cpu.num_store_insts                     139461                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 14353      0.70%      0.70% # Class of executed instruction
system.cpu.op_class::IntAlu                   1644808     79.76%     80.45% # Class of executed instruction
system.cpu.op_class::IntMult                       20      0.00%     80.45% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     80.46% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2033      0.10%     80.56% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdAlu                    20536      1.00%     81.55% # Class of executed instruction
system.cpu.op_class::SimdCmp                      454      0.02%     81.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                    14420      0.70%     82.27% # Class of executed instruction
system.cpu.op_class::SimdMisc                   24604      1.19%     83.47% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     83.47% # Class of executed instruction
system.cpu.op_class::MemRead                   190125      9.22%     92.69% # Class of executed instruction
system.cpu.op_class::MemWrite                  137468      6.67%     99.35% # Class of executed instruction
system.cpu.op_class::FloatMemRead               11362      0.55%     99.90% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.10%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    2062263                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          1308569                       # number of demand (read+write) hits
system.icache.demand_hits::total              1308569                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         1308569                       # number of overall hits
system.icache.overall_hits::total             1308569                       # number of overall hits
system.icache.demand_misses::.cpu.inst          12127                       # number of demand (read+write) misses
system.icache.demand_misses::total              12127                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         12127                       # number of overall misses
system.icache.overall_misses::total             12127                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    245716000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    245716000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    245716000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    245716000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      1320696                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          1320696                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      1320696                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         1320696                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.009182                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.009182                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.009182                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.009182                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 20261.894945                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 20261.894945                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 20261.894945                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 20261.894945                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        12127                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         12127                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        12127                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        12127                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    221462000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    221462000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    221462000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    221462000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.009182                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.009182                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.009182                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.009182                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 18261.894945                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 18261.894945                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 18261.894945                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 18261.894945                       # average overall mshr miss latency
system.icache.replacements                      11627                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         1308569                       # number of ReadReq hits
system.icache.ReadReq_hits::total             1308569                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         12127                       # number of ReadReq misses
system.icache.ReadReq_misses::total             12127                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    245716000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    245716000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      1320696                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         1320696                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.009182                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.009182                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 20261.894945                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 20261.894945                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        12127                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        12127                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    221462000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    221462000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009182                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.009182                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18261.894945                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 18261.894945                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               480.452743                       # Cycle average of tags in use
system.icache.tags.total_refs                  902727                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 11627                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 77.640578                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   480.452743                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.938384                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.938384                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               1332823                       # Number of tag accesses
system.icache.tags.data_accesses              1332823                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2362                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           58                       # Transaction distribution
system.membus.trans_dist::CleanEvict              396                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1748                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2362                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port         8674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total         8674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       266752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       266752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  266752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4110                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4796000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           21953250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          120256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          142784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              263040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       120256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         120256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3712                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3712                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1879                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2231                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 4110                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            58                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  58                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           32064445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           38071195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               70135640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      32064445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          32064445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          989749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                989749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          989749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          32064445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          38071195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              71125389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1879.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2231.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.005805890500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             2                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             2                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 9240                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  34                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         4110                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          58                       # Number of write requests accepted
system.mem_ctrl.readBursts                       4110                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        58                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                306                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                333                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                257                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                304                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                213                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                299                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                173                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                244                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               351                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               277                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               269                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               298                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                28                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       14.07                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      37581250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    20550000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                114643750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9143.86                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27893.86                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      2732                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       31                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  66.47                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 53.45                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   4110                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    58                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     4110                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1383                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     191.861171                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    141.147050                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    183.111121                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           487     35.21%     35.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          534     38.61%     73.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          198     14.32%     88.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           72      5.21%     93.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           32      2.31%     95.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           18      1.30%     96.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      0.94%     97.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      0.72%     98.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           19      1.37%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1383                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     1998.500000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean    1065.932456                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    2390.728027                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              2                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              2                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  263040                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     2304                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   263040                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  3712                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         70.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      70.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.55                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.55                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     3745004000                       # Total gap between requests
system.mem_ctrl.avgGap                      898513.44                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       120256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       142784                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         2304                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 32064444.584872148931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 38071195.246859908104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 614326.772248747991                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1879                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2231                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           58                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     51315250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     63328500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  28927774000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27309.87                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28385.70                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 498754724.14                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     66.29                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               5333580                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               2834865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             14708400                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              177480                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      295641840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1066609650                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy         541974240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          1927280055                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         513.880093                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   1399101000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    125060000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   2226286000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               4541040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               2413620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             14637000                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               10440                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      295641840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         658188120                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy         885908160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          1861340220                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         496.298233                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   2296783000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    125060000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   1328604000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data           336111                       # number of demand (read+write) hits
system.dcache.demand_hits::total               336111                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data          336111                       # number of overall hits
system.dcache.overall_hits::total              336111                       # number of overall hits
system.dcache.demand_misses::.cpu.data           5182                       # number of demand (read+write) misses
system.dcache.demand_misses::total               5182                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data          5182                       # number of overall misses
system.dcache.overall_misses::total              5182                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    192546000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    192546000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    192546000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    192546000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data       341293                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total           341293                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data       341293                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total          341293                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.015183                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.015183                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.015183                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.015183                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 37156.696256                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 37156.696256                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 37156.696256                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 37156.696256                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            3806                       # number of writebacks
system.dcache.writebacks::total                  3806                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data         5182                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total          5182                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data         5182                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total         5182                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    182184000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    182184000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    182184000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    182184000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.015183                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.015183                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.015183                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.015183                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 35157.082208                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 35157.082208                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 35157.082208                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 35157.082208                       # average overall mshr miss latency
system.dcache.replacements                       4669                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          198999                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              198999                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          2766                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              2766                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data     61470000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total     61470000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       201765                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          201765                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.013709                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.013709                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 22223.427332                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 22223.427332                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         2766                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         2766                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data     55938000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total     55938000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013709                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.013709                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20223.427332                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 20223.427332                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         137112                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             137112                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         2416                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             2416                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    131076000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    131076000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       139528                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         139528                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.017316                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.017316                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 54253.311258                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 54253.311258                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         2416                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         2416                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    126246000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    126246000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017316                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.017316                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52254.139073                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 52254.139073                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               476.009032                       # Cycle average of tags in use
system.dcache.tags.total_refs                  268771                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                  4669                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 57.565003                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   476.009032                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.929705                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.929705                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          307                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                346474                       # Number of tag accesses
system.dcache.tags.data_accesses               346474                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           10248                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            2950                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               13198                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          10248                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           2950                       # number of overall hits
system.l2cache.overall_hits::total              13198                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1879                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2232                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              4111                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1879                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2232                       # number of overall misses
system.l2cache.overall_misses::total             4111                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121476000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    146641000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    268117000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121476000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    146641000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    268117000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        12127                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         5182                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           17309                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        12127                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         5182                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          17309                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.154944                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.430722                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.237506                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.154944                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.430722                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.237506                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64649.281533                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65699.372760                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65219.411335                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64649.281533                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65699.372760                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65219.411335                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             58                       # number of writebacks
system.l2cache.writebacks::total                   58                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1879                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2232                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         4111                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1879                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2232                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         4111                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117718000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    142179000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    259897000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117718000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    142179000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    259897000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.154944                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.430722                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.237506                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.154944                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.430722                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.237506                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62649.281533                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63700.268817                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63219.897835                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62649.281533                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63700.268817                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63219.897835                       # average overall mshr miss latency
system.l2cache.replacements                       346                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3806                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3806                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3806                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3806                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          108                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          108                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          667                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              667                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1749                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1749                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    113218000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    113218000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2416                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2416                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.723924                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.723924                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64732.990280                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64732.990280                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1749                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1749                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    109722000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    109722000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.723924                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.723924                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62734.133791                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62734.133791                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        10248                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         2283                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        12531                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1879                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          483                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2362                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121476000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     33423000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    154899000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        12127                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2766                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        14893                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.154944                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.174620                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.158598                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64649.281533                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69198.757764                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65579.593565                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1879                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          483                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2362                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117718000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     32457000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    150175000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.154944                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.174620                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.158598                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62649.281533                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67198.757764                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63579.593565                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2896.976213                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2082                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  346                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.017341                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.650937                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1386.850804                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1497.474472                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000772                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.084647                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.091399                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.176817                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3811                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3538                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.232605                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                37762                       # Number of tag accesses
system.l2cache.tags.data_accesses               37762                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               14893                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty          3806                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             12490                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               2416                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              2415                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          14893                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        15032                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        35881                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                   50913                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side       575168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side       776128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  1351296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy            60635000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.6                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy             48829000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            25905000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3750447000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   3750447000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7330363000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 483307                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876480                       # Number of bytes of host memory used
host_op_rate                                   996240                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.14                       # Real time elapsed on the host
host_tick_rate                             1771223071                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2000131                       # Number of instructions simulated
sim_ops                                       4122993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007330                       # Number of seconds simulated
sim_ticks                                  7330363000                       # Number of ticks simulated
system.cpu.Branches                            489718                       # Number of branches fetched
system.cpu.committedInsts                     2000131                       # Number of instructions committed
system.cpu.committedOps                       4122993                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      394326                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           139                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      255607                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            96                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2631699                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           227                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                          7330356                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                    7330356                       # Number of busy cycles
system.cpu.num_cc_register_reads              3011621                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1279102                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       359547                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 163836                       # Number of float alu accesses
system.cpu.num_fp_insts                        163836                       # number of float instructions
system.cpu.num_fp_register_reads               275975                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              140648                       # number of times the floating registers were written
system.cpu.num_func_calls                       88243                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               3981139                       # Number of integer alu accesses
system.cpu.num_int_insts                      3981139                       # number of integer instructions
system.cpu.num_int_register_reads             7662100                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3220116                       # number of times the integer registers were written
system.cpu.num_load_insts                      393659                       # Number of load instructions
system.cpu.num_mem_refs                        649083                       # number of memory refs
system.cpu.num_store_insts                     255424                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 27732      0.67%      0.67% # Class of executed instruction
system.cpu.op_class::IntAlu                   3319894     80.52%     81.19% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     81.19% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     81.19% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.10%     81.29% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.29% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.29% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.29% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.29% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.29% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.29% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.29% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     81.29% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.29% # Class of executed instruction
system.cpu.op_class::SimdAlu                    42408      1.03%     82.32% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.04%     82.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                    29136      0.71%     83.07% # Class of executed instruction
system.cpu.op_class::SimdMisc                   49083      1.19%     84.26% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.26% # Class of executed instruction
system.cpu.op_class::MemRead                   369987      8.97%     93.23% # Class of executed instruction
system.cpu.op_class::MemWrite                  253431      6.15%     99.38% # Class of executed instruction
system.cpu.op_class::FloatMemRead               23672      0.57%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.05%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    4123035                       # Class of executed instruction
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          2610265                       # number of demand (read+write) hits
system.icache.demand_hits::total              2610265                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         2610265                       # number of overall hits
system.icache.overall_hits::total             2610265                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21434                       # number of demand (read+write) misses
system.icache.demand_misses::total              21434                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21434                       # number of overall misses
system.icache.overall_misses::total             21434                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    390434000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    390434000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    390434000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    390434000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      2631699                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          2631699                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      2631699                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         2631699                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.008145                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.008145                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.008145                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.008145                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18215.638705                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18215.638705                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18215.638705                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18215.638705                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21434                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21434                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21434                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21434                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    347566000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    347566000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    347566000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    347566000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.008145                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.008145                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.008145                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.008145                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16215.638705                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16215.638705                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16215.638705                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16215.638705                       # average overall mshr miss latency
system.icache.replacements                      20930                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         2610265                       # number of ReadReq hits
system.icache.ReadReq_hits::total             2610265                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21434                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21434                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    390434000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    390434000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      2631699                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         2631699                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.008145                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.008145                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18215.638705                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18215.638705                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21434                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21434                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    347566000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    347566000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008145                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.008145                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16215.638705                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16215.638705                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               490.503298                       # Cycle average of tags in use
system.icache.tags.total_refs                 1988480                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20930                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.006211                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   490.503298                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.958014                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.958014                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               2653133                       # Number of tag accesses
system.icache.tags.data_accesses              2653133                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4619                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           87                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1287                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2794                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2794                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4619                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        16200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        16200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       480000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       480000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  480000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7413                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7413    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7413                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9135000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           39527000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          163456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          310976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              474432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       163456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         163456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5568                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5568                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2554                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             4859                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 7413                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            87                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  87                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           22298486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           42423001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               64721488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      22298486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          22298486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          759580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                759580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          759580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          22298486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          42423001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              65481068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        87.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2554.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      4857.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                16790                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         7413                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          87                       # Number of write requests accepted
system.mem_ctrl.readBursts                       7413                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        87                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                466                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                685                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                606                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                365                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                536                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                614                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                526                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                692                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                408                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                377                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               347                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               448                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               324                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               358                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               335                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               324                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       19.74                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      66633750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    37055000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                205590000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       8991.20                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27741.20                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      5145                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  69.42                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 68.97                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   7413                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    87                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     7411                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2275                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     210.313846                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    147.882891                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    215.141176                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           783     34.42%     34.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          860     37.80%     72.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          315     13.85%     86.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          112      4.92%     90.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           42      1.85%     92.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           31      1.36%     94.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           50      2.20%     96.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           27      1.19%     97.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           55      2.42%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2275                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  474304                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   474432                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5568                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         64.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      64.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.51                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.51                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     7329616000                       # Total gap between requests
system.mem_ctrl.avgGap                      977282.13                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       163456                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       310848                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 22298486.446032755077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 42405539.807510212064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 611156.637126974412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2554                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         4859                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           87                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     71642250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    133947750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28051.00                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     27566.94                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1075004419.54                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     69.42                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               6932940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               3681150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             20855940                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      578376240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1460288130                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        1585143360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          3655554420                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         498.686684                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   4107060250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    244660000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   2978642750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               9317700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               4952475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             32058600                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      578376240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1700119050                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        1383180480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          3708093285                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         505.853978                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   3579193000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    244660000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   3506510000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data           640114                       # number of demand (read+write) hits
system.dcache.demand_hits::total               640114                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data          640114                       # number of overall hits
system.dcache.overall_hits::total              640114                       # number of overall hits
system.dcache.demand_misses::.cpu.data           9777                       # number of demand (read+write) misses
system.dcache.demand_misses::total               9777                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data          9777                       # number of overall misses
system.dcache.overall_misses::total              9777                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    398636000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    398636000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    398636000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    398636000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data       649891                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total           649891                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data       649891                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total          649891                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.015044                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.015044                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.015044                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.015044                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 40772.834203                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 40772.834203                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 40772.834203                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 40772.834203                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            6919                       # number of writebacks
system.dcache.writebacks::total                  6919                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data         9777                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total          9777                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data         9777                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total         9777                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    379084000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    379084000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    379084000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    379084000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.015044                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.015044                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.015044                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.015044                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 38773.038764                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 38773.038764                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 38773.038764                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 38773.038764                       # average overall mshr miss latency
system.dcache.replacements                       9264                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          388419                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              388419                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          5907                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              5907                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    188909000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    188909000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       394326                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          394326                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014980                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014980                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 31980.531573                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 31980.531573                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         5907                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         5907                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    177097000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    177097000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014980                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014980                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29980.870154                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 29980.870154                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         251695                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             251695                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         3870                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             3870                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    209727000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    209727000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       255565                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         255565                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.015143                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.015143                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 54193.023256                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 54193.023256                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         3870                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         3870                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    201987000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    201987000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015143                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.015143                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52193.023256                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 52193.023256                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               493.585875                       # Cycle average of tags in use
system.dcache.tags.total_refs                  643878                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                  9264                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 69.503238                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   493.585875                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.964035                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.964035                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                659667                       # Number of tag accesses
system.dcache.tags.data_accesses               659667                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18880                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4917                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               23797                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18880                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4917                       # number of overall hits
system.l2cache.overall_hits::total              23797                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2554                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4860                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              7414                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2554                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4860                       # number of overall misses
system.l2cache.overall_misses::total             7414                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    167027000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    315286000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    482313000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    167027000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    315286000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    482313000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21434                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         9777                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           31211                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21434                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         9777                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          31211                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.119156                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.497085                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.237544                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.119156                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.497085                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.237544                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65398.198904                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64873.662551                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65054.356623                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65398.198904                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64873.662551                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65054.356623                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             87                       # number of writebacks
system.l2cache.writebacks::total                   87                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2554                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4860                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         7414                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2554                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4860                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         7414                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    161919000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    305568000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    467487000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    161919000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    305568000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    467487000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.119156                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.497085                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.237544                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.119156                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.497085                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.237544                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63398.198904                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62874.074074                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63054.626383                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63398.198904                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62874.074074                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63054.626383                       # average overall mshr miss latency
system.l2cache.replacements                      1164                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         6919                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         6919                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         6919                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         6919                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          210                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          210                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         1076                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1076                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         2794                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2794                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    181074000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    181074000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         3870                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3870                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.721964                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.721964                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64808.160344                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64808.160344                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2794                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2794                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    175486000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    175486000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.721964                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.721964                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62808.160344                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62808.160344                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18880                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3841                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        22721                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2554                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2066                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         4620                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    167027000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    134212000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    301239000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21434                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5907                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        27341                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.119156                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.349755                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.168977                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65398.198904                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64962.245886                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65203.246753                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2554                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2066                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         4620                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    161919000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    130082000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    292001000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.119156                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.349755                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.168977                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63398.198904                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62963.213940                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63203.679654                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3650.232505                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   8986                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1164                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.719931                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    19.779923                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1477.199034                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2153.253549                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.001207                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.090161                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.131424                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.222793                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         6317                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1581                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         4538                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.385559                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                68886                       # Number of tag accesses
system.l2cache.tags.data_accesses               68886                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               27340                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty          6919                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             23275                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               3870                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              3870                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          27341                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        28817                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63798                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                   92615                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      1068480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1371776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  2440256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107170000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy             89081000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            48880000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7330363000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   7330363000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10757012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 504109                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876612                       # Number of bytes of host memory used
host_op_rate                                  1024723                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.95                       # Real time elapsed on the host
host_tick_rate                             1807229053                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3000479                       # Number of instructions simulated
sim_ops                                       6099325                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010757                       # Number of seconds simulated
sim_ticks                                 10757012000                       # Number of ticks simulated
system.cpu.Branches                            774259                       # Number of branches fetched
system.cpu.committedInsts                     3000479                       # Number of instructions committed
system.cpu.committedOps                       6099325                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      556643                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           268                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      317978                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           112                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3909421                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         10757005                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   10757005                       # Number of busy cycles
system.cpu.num_cc_register_reads              4350090                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1923116                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       559886                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                      145355                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               5938346                       # Number of integer alu accesses
system.cpu.num_int_insts                      5938346                       # number of integer instructions
system.cpu.num_int_register_reads            11280825                       # number of times the integer registers were read
system.cpu.num_int_register_writes            4828942                       # number of times the integer registers were written
system.cpu.num_load_insts                      555597                       # Number of load instructions
system.cpu.num_mem_refs                        873391                       # number of memory refs
system.cpu.num_store_insts                     317794                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30673      0.50%      0.50% # Class of executed instruction
system.cpu.op_class::IntAlu                   5051345     82.82%     83.32% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.32% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.32% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.07%     83.39% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.39% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.39% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.39% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.39% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.39% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.39% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.39% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.39% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.39% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.89%     84.28% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.03%     84.30% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.53%     84.83% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.85%     85.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::MemRead                   528985      8.67%     94.35% # Class of executed instruction
system.cpu.op_class::MemWrite                  315801      5.18%     99.53% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.44%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.03%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    6099375                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          3887948                       # number of demand (read+write) hits
system.icache.demand_hits::total              3887948                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         3887948                       # number of overall hits
system.icache.overall_hits::total             3887948                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21473                       # number of demand (read+write) misses
system.icache.demand_misses::total              21473                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21473                       # number of overall misses
system.icache.overall_misses::total             21473                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    391568000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    391568000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    391568000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    391568000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      3909421                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          3909421                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      3909421                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         3909421                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.005493                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.005493                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.005493                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.005493                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18235.365343                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18235.365343                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18235.365343                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18235.365343                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21473                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21473                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21473                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21473                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    348622000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    348622000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    348622000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    348622000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.005493                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.005493                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.005493                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.005493                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16235.365343                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16235.365343                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16235.365343                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16235.365343                       # average overall mshr miss latency
system.icache.replacements                      20969                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         3887948                       # number of ReadReq hits
system.icache.ReadReq_hits::total             3887948                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21473                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21473                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    391568000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    391568000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      3909421                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         3909421                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.005493                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.005493                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18235.365343                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18235.365343                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21473                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21473                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    348622000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    348622000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005493                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.005493                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16235.365343                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16235.365343                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               494.802676                       # Cycle average of tags in use
system.icache.tags.total_refs                 1993959                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20969                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.090801                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   494.802676                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.966411                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.966411                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          435                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               3930894                       # Number of tag accesses
system.icache.tags.data_accesses              3930894                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10092                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           90                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2575                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3204                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3204                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10092                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        29257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        29257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       856704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       856704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  856704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13296                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13296    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13296                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16321000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           70533750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          164288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          686656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              850944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       164288                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         164288                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5760                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5760                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2567                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            10729                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13296                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            90                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  90                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           15272643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           63833340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               79105982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      15272643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          15272643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          535465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                535465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          535465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          15272643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          63833340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              79641447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        90.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2567.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     10727.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                29439                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        13296                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          90                       # Number of write requests accepted
system.mem_ctrl.readBursts                      13296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        90                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                823                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1052                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                956                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                711                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                887                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                980                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                881                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1061                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                736                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                629                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               728                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               938                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               794                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               716                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               708                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               694                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.01                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     112013750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    66470000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                361276250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       8425.89                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27175.89                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     10411                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.31                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 66.67                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  13296                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    90                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    13294                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2892                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     295.701245                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    188.192354                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    303.092018                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           824     28.49%     28.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          937     32.40%     60.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          442     15.28%     76.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      4.60%     80.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           60      2.07%     82.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      2.04%     84.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      3.91%     88.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      3.73%     92.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      7.47%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2892                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  850816                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   850944                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5760                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         79.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      79.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.62                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.62                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    10755115000                       # Total gap between requests
system.mem_ctrl.avgGap                      803459.96                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       164288                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       686528                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 15272642.626037787646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 63821440.377681091428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 416472.529732234194                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2567                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        10729                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           90                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     71927250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    289349000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28019.96                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     26968.87                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1039170938.89                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     78.24                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               9439080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               5013195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             42433020                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      848817840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        2391853380                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        2116500480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          5414333655                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         503.330633                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   5480158500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    359060000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   4917793500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              11216940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               5961945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             52486140                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      848817840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        2327226210                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2170923360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          5416721175                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         503.552583                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   5621146750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    359060000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   4776805250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data           856328                       # number of demand (read+write) hits
system.dcache.demand_hits::total               856328                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data          856328                       # number of overall hits
system.dcache.overall_hits::total              856328                       # number of overall hits
system.dcache.demand_misses::.cpu.data          18243                       # number of demand (read+write) misses
system.dcache.demand_misses::total              18243                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         18243                       # number of overall misses
system.dcache.overall_misses::total             18243                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    836591000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    836591000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    836591000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    836591000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data       874571                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total           874571                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data       874571                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total          874571                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.020859                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.020859                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.020859                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.020859                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 45858.192183                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 45858.192183                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 45858.192183                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 45858.192183                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            7617                       # number of writebacks
system.dcache.writebacks::total                  7617                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        18243                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         18243                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        18243                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        18243                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    800107000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    800107000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    800107000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    800107000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.020859                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.020859                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.020859                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.020859                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 43858.301814                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 43858.301814                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 43858.301814                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 43858.301814                       # average overall mshr miss latency
system.dcache.replacements                      17730                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          542797                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              542797                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         13846                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             13846                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    588193000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    588193000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       556643                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          556643                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.024874                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.024874                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 42481.077568                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 42481.077568                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        13846                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        13846                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    560501000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    560501000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024874                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.024874                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40481.077568                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 40481.077568                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         313531                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             313531                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         4397                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             4397                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    248398000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    248398000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       317928                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         317928                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.013830                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.013830                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 56492.608597                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 56492.608597                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         4397                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         4397                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    239606000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    239606000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013830                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.013830                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54493.063452                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 54493.063452                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               499.451700                       # Cycle average of tags in use
system.dcache.tags.total_refs                  865639                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 17730                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 48.823407                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   499.451700                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.975492                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.975492                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                892813                       # Number of tag accesses
system.dcache.tags.data_accesses               892813                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7513                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               26419                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7513                       # number of overall hits
system.l2cache.overall_hits::total              26419                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2567                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         10730                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13297                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2567                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        10730                       # number of overall misses
system.l2cache.overall_misses::total            13297                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    167797000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    689465000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    857262000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    167797000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    689465000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    857262000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21473                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        18243                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           39716                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21473                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        18243                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          39716                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.119545                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.588171                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.334802                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.119545                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.588171                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.334802                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65366.965329                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64255.824790                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64470.331654                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65366.965329                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64255.824790                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64470.331654                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             90                       # number of writebacks
system.l2cache.writebacks::total                   90                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2567                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        10730                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13297                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2567                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        10730                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13297                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    162663000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    668007000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    830670000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    162663000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    668007000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    830670000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.119545                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.588171                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.334802                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.119545                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.588171                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.334802                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63366.965329                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62256.011184                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62470.482064                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63366.965329                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62256.011184                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62470.482064                       # average overall mshr miss latency
system.l2cache.replacements                      2433                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         7617                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         7617                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         7617                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         7617                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          232                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          232                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         1192                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1192                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         3205                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           3205                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    216009000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    216009000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         4397                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         4397                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.728906                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.728906                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67397.503900                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67397.503900                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         3205                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         3205                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    209601000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    209601000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.728906                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.728906                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65398.127925                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65398.127925                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         6321                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        25227                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2567                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7525                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10092                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    167797000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    473456000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    641253000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21473                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        13846                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        35319                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.119545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.543478                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.285739                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65366.965329                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62917.740864                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63540.725327                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2567                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7525                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10092                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    162663000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    458406000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    621069000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.119545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.543478                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.285739                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63366.965329                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60917.740864                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61540.725327                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             5356.967700                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17848                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2433                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.335799                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    26.858134                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1422.805383                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3907.304183                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.001639                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.086841                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.238483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.326963                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        10931                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          925                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         8631                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1323                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.667175                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                91779                       # Number of tag accesses
system.l2cache.tags.data_accesses               91779                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               35319                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty          7617                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             31082                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               4397                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              4396                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          35319                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        54215                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63915                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  118130                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      1654976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1374272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  3029248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107365000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            108883000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            91210000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10757012000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  10757012000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13980843000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 519502                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876612                       # Number of bytes of host memory used
host_op_rate                                  1037804                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.71                       # Real time elapsed on the host
host_tick_rate                             1814308085                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4003063                       # Number of instructions simulated
sim_ops                                       7997134                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013981                       # Number of seconds simulated
sim_ticks                                 13980843000                       # Number of ticks simulated
system.cpu.Branches                           1035595                       # Number of branches fetched
system.cpu.committedInsts                     4003063                       # Number of instructions committed
system.cpu.committedOps                       7997134                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      736832                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           366                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      409177                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           147                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     5170436                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         13980836                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   13980836                       # Number of busy cycles
system.cpu.num_cc_register_reads              5522437                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2509614                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       728134                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                      204864                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               7836171                       # Number of integer alu accesses
system.cpu.num_int_insts                      7836171                       # number of integer instructions
system.cpu.num_int_register_reads            14943158                       # number of times the integer registers were read
system.cpu.num_int_register_writes            6374232                       # number of times the integer registers were written
system.cpu.num_load_insts                      735786                       # Number of load instructions
system.cpu.num_mem_refs                       1144779                       # number of memory refs
system.cpu.num_store_insts                     408993                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30674      0.38%      0.38% # Class of executed instruction
system.cpu.op_class::IntAlu                   6677782     83.50%     83.89% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.89% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.05%     83.94% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.94% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.94% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.94% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.94% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.94% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.94% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.94% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.94% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.94% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.68%     84.61% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.02%     84.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.40%     85.03% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.65%     85.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.69% # Class of executed instruction
system.cpu.op_class::MemRead                   709174      8.87%     94.55% # Class of executed instruction
system.cpu.op_class::MemWrite                  407000      5.09%     99.64% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.33%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    7997201                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          5148956                       # number of demand (read+write) hits
system.icache.demand_hits::total              5148956                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         5148956                       # number of overall hits
system.icache.overall_hits::total             5148956                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21480                       # number of demand (read+write) misses
system.icache.demand_misses::total              21480                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21480                       # number of overall misses
system.icache.overall_misses::total             21480                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392044000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392044000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392044000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392044000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      5170436                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          5170436                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      5170436                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         5170436                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.004154                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.004154                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.004154                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.004154                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18251.582868                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18251.582868                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18251.582868                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18251.582868                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21480                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21480                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21480                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21480                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349084000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349084000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349084000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349084000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.004154                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.004154                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.004154                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.004154                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16251.582868                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16251.582868                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16251.582868                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16251.582868                       # average overall mshr miss latency
system.icache.replacements                      20976                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         5148956                       # number of ReadReq hits
system.icache.ReadReq_hits::total             5148956                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21480                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21480                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392044000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392044000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      5170436                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         5170436                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.004154                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.004154                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18251.582868                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18251.582868                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21480                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21480                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349084000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349084000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004154                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.004154                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16251.582868                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16251.582868                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               496.923479                       # Cycle average of tags in use
system.icache.tags.total_refs                 1997455                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20976                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.225734                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   496.923479                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.970554                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.970554                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4           92                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               5191916                       # Number of tag accesses
system.icache.tags.data_accesses              5191916                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10115                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2718                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4355                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10115                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        31749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        31749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       931904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       931904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  931904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14470                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14470    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14470                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17643000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           76773750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          164736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          761344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              926080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       164736                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         164736                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2574                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            11896                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14470                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           11782980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           54456230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               66239210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      11782980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          11782980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          416570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                416570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          416570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          11782980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          54456230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              66655780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2574.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     11894.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                32616                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        14470                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      14470                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1017                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1033                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                881                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1061                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                736                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                692                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               728                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               938                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               817                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               844                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.45                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     138803250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    72340000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                410078250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9593.81                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28343.81                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11223                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.57                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  14470                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    14468                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3255                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     285.847005                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    188.279351                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    288.141065                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           863     26.51%     26.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1042     32.01%     58.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          660     20.28%     78.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      4.09%     82.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           61      1.87%     84.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.81%     86.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      3.47%     90.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      3.32%     93.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      6.64%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3255                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  925952                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   926080                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         66.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      66.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.52                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.52                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    13966829000                       # Total gap between requests
system.mem_ctrl.avgGap                      959194.35                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       164736                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       761216                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 11782980.468345148489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 54447074.471832633018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 320438.474275120592                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2574                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        11896                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72099750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    337978500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28010.78                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28411.10                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     77.50                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              10310160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               5479980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             45788820                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        2823666000                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        2990820000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          6979620420                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         499.227437                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   7749663250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   5764479750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              12930540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               6872745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             57512700                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3027311610                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2819328960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          7027324095                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         502.639511                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   7300725000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   6213418000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1119672                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1119672                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1119672                       # number of overall hits
system.dcache.overall_hits::total             1119672                       # number of overall hits
system.dcache.demand_misses::.cpu.data          26270                       # number of demand (read+write) misses
system.dcache.demand_misses::total              26270                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         26270                       # number of overall misses
system.dcache.overall_misses::total             26270                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   1011230000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   1011230000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   1011230000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   1011230000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1145942                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1145942                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1145942                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1145942                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.022924                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.022924                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.022924                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.022924                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 38493.719071                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 38493.719071                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 38493.719071                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 38493.719071                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            9471                       # number of writebacks
system.dcache.writebacks::total                  9471                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        26270                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         26270                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        26270                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        26270                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    958692000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    958692000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    958692000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    958692000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.022924                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.022924                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.022924                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.022924                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 36493.795204                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 36493.795204                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 36493.795204                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 36493.795204                       # average overall mshr miss latency
system.dcache.replacements                      25757                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          716306                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              716306                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         20526                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             20526                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    662560000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    662560000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       736832                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          736832                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.027857                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.027857                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 32279.060703                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 32279.060703                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        20526                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        20526                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    621508000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    621508000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027857                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.027857                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30279.060703                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 30279.060703                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         403366                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             403366                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         5744                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             5744                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    348670000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    348670000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       409110                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         409110                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.014040                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.014040                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 60701.601671                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 60701.601671                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         5744                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         5744                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    337184000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    337184000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014040                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.014040                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58701.949861                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 58701.949861                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               502.345202                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1097506                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 25757                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 42.610009                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   502.345202                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.981143                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.981143                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1172211                       # Number of tag accesses
system.dcache.tags.data_accesses              1172211                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           14373                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               33279                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          14373                       # number of overall hits
system.l2cache.overall_hits::total              33279                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2574                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         11897                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             14471                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2574                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        11897                       # number of overall misses
system.l2cache.overall_misses::total            14471                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168231000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    781641000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    949872000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168231000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    781641000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    949872000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21480                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        26270                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           47750                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21480                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        26270                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          47750                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.119832                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.452874                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.303058                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.119832                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.452874                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.303058                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65357.808858                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65700.680844                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65639.693179                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65357.808858                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65700.680844                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65639.693179                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2574                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        11897                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        14471                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2574                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        11897                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14471                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163083000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    757849000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    920932000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163083000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    757849000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    920932000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.119832                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.452874                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.303058                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.119832                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.452874                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.303058                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63357.808858                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63700.848954                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63639.831387                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63357.808858                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63700.848954                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63639.831387                       # average overall mshr miss latency
system.l2cache.replacements                      2565                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         9471                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         9471                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         9471                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         9471                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          244                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          244                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         1388                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1388                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         4356                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           4356                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    307219000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    307219000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         5744                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         5744                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.758357                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.758357                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70527.777778                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70527.777778                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         4356                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         4356                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    298509000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    298509000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.758357                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.758357                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68528.236915                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 68528.236915                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        12985                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        31891                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2574                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7541                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10115                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168231000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    474422000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    642653000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21480                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        20526                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        42006                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.119832                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.367388                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.240799                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65357.808858                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62912.345843                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63534.651508                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2574                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7541                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10115                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163083000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    459340000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    622423000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.119832                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.367388                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.240799                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63357.808858                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60912.345843                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61534.651508                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             6792.589707                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  20784                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2565                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.102924                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    30.359431                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1294.173390                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  5468.056886                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.001853                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.078990                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.333744                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.414587                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        11981                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         9407                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2415                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731262                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               109029                       # Number of tag accesses
system.l2cache.tags.data_accesses              109029                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               42006                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty          9471                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             37262                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               5744                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              5743                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          42006                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        78296                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63936                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  142232                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      2287360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1374720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  3662080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107400000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            132367000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           131345000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13980843000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  13980843000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                17174873000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 530756                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876612                       # Number of bytes of host memory used
host_op_rate                                  1050987                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.42                       # Real time elapsed on the host
host_tick_rate                             1822369729                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5002019                       # Number of instructions simulated
sim_ops                                       9904979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017175                       # Number of seconds simulated
sim_ticks                                 17174873000                       # Number of ticks simulated
system.cpu.Branches                           1268960                       # Number of branches fetched
system.cpu.committedInsts                     5002019                       # Number of instructions committed
system.cpu.committedOps                       9904979                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      921065                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           417                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      511538                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           163                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6443716                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         17174866                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   17174866                       # Number of busy cycles
system.cpu.num_cc_register_reads              6525482                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3082786                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       855051                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                      270368                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9744024                       # Number of integer alu accesses
system.cpu.num_int_insts                      9744024                       # number of integer instructions
system.cpu.num_int_register_reads            18754776                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7946359                       # number of times the integer registers were written
system.cpu.num_load_insts                      920019                       # Number of load instructions
system.cpu.num_mem_refs                       1431373                       # number of memory refs
system.cpu.num_store_insts                     511354                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30674      0.31%      0.31% # Class of executed instruction
system.cpu.op_class::IntAlu                   8299041     83.79%     84.10% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     84.10% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     84.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.04%     84.14% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.55%     84.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.02%     84.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.32%     85.02% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.53%     85.55% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::MemRead                   893407      9.02%     94.57% # Class of executed instruction
system.cpu.op_class::MemWrite                  509361      5.14%     99.71% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.27%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9905054                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6422236                       # number of demand (read+write) hits
system.icache.demand_hits::total              6422236                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6422236                       # number of overall hits
system.icache.overall_hits::total             6422236                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21480                       # number of demand (read+write) misses
system.icache.demand_misses::total              21480                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21480                       # number of overall misses
system.icache.overall_misses::total             21480                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392044000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392044000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392044000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392044000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6443716                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6443716                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6443716                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6443716                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.003333                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.003333                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.003333                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.003333                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18251.582868                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18251.582868                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18251.582868                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18251.582868                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21480                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21480                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21480                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21480                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349084000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349084000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349084000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349084000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.003333                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.003333                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.003333                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.003333                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16251.582868                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16251.582868                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16251.582868                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16251.582868                       # average overall mshr miss latency
system.icache.replacements                      20976                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6422236                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6422236                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21480                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21480                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392044000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392044000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6443716                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6443716                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.003333                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.003333                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18251.582868                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18251.582868                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21480                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21480                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349084000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349084000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003333                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.003333                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16251.582868                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16251.582868                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               498.239508                       # Cycle average of tags in use
system.icache.tags.total_refs                 1997455                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20976                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.225734                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   498.239508                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.973124                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.973124                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6465196                       # Number of tag accesses
system.icache.tags.data_accesses              6465196                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10115                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2885                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4867                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4867                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10115                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        32940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        32940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  32940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       964672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       964672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  964672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14982                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14982    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14982                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18322000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           79530500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          164736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          794112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              958848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       164736                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         164736                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2574                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            12408                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14982                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            9591687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           46236848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               55828535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       9591687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           9591687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          339100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                339100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          339100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           9591687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          46236848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              56167635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2574.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     12406.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                34460                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        14982                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      14982                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1017                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1120                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                733                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               728                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               938                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               817                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               844                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.18                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     144430500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    74900000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                425305500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9641.56                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28391.56                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11456                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.48                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  14982                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    14980                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3534                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     272.552349                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    180.254324                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    280.520777                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           959     27.14%     27.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1225     34.66%     61.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          660     18.68%     80.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.76%     84.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           61      1.73%     85.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.67%     87.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      3.20%     90.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      3.06%     93.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      6.11%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3534                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  958720                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   958848                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         55.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      55.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.44                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.44                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    17168083000                       # Total gap between requests
system.mem_ctrl.avgGap                     1138995.75                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       164736                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       793984                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 9591686.645950743929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 46229395.699170522392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 260846.179182809661                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2574                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        12408                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72099750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    353205750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28010.78                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28465.97                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     76.41                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              10902780                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               5794965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             46995480                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1355281200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        3078375630                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        4002835200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          8500461915                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         494.935940                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  10378315500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    573300000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   6223257500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14329980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7616565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             59961720                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1355281200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3547807110                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        3607524480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          8592609795                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         500.301213                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   9344889750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    573300000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7256683250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1401537                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1401537                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1401537                       # number of overall hits
system.dcache.overall_hits::total             1401537                       # number of overall hits
system.dcache.demand_misses::.cpu.data          30991                       # number of demand (read+write) misses
system.dcache.demand_misses::total              30991                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         30991                       # number of overall misses
system.dcache.overall_misses::total             30991                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   1094970000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   1094970000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   1094970000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   1094970000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1432528                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1432528                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1432528                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1432528                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.021634                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.021634                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.021634                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.021634                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 35331.870543                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 35331.870543                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 35331.870543                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 35331.870543                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           11180                       # number of writebacks
system.dcache.writebacks::total                 11180                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        30991                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         30991                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        30991                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        30991                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1032990000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1032990000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1032990000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1032990000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.021634                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.021634                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.021634                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.021634                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 33331.935078                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 33331.935078                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 33331.935078                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 33331.935078                       # average overall mshr miss latency
system.dcache.replacements                      30478                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          896474                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              896474                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         24591                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             24591                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    707276000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    707276000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       921065                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          921065                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.026698                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.026698                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 28761.579440                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 28761.579440                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        24591                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        24591                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    658094000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    658094000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026698                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.026698                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26761.579440                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 26761.579440                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         505063                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             505063                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         6400                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             6400                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    387694000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    387694000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       511463                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         511463                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.012513                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.012513                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 60577.187500                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 60577.187500                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         6400                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         6400                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    374896000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    374896000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012513                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.012513                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58577.500000                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 58577.500000                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               504.140715                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1413243                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 30478                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 46.369283                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   504.140715                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.984650                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.984650                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1463518                       # Number of tag accesses
system.dcache.tags.data_accesses              1463518                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           18582                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               37488                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          18582                       # number of overall hits
system.l2cache.overall_hits::total              37488                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2574                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         12409                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             14983                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2574                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        12409                       # number of overall misses
system.l2cache.overall_misses::total            14983                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168231000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    816009000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    984240000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168231000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    816009000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    984240000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21480                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        30991                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           52471                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21480                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        30991                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          52471                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.119832                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.400407                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.285548                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.119832                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.400407                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.285548                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65357.808858                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65759.448787                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65690.449176                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65357.808858                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65759.448787                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65690.449176                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2574                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        12409                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        14983                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2574                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        12409                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14983                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163083000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    791193000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    954276000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163083000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    791193000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    954276000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.119832                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.400407                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.285548                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.119832                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.400407                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.285548                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63357.808858                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63759.609961                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63690.582660                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63357.808858                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63759.609961                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63690.582660                       # average overall mshr miss latency
system.l2cache.replacements                      2732                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        11180                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11180                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        11180                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11180                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          244                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          244                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         1532                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1532                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         4868                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           4868                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    341587000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    341587000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         6400                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         6400                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.760625                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.760625                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70169.884963                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70169.884963                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         4868                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         4868                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    331853000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    331853000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.760625                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.760625                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68170.295809                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 68170.295809                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        17050                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        35956                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2574                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7541                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10115                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168231000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    474422000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    642653000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21480                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        24591                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        46071                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.119832                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.306657                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.219552                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65357.808858                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62912.345843                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63534.651508                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2574                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7541                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10115                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163083000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    459340000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    622423000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.119832                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.306657                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.219552                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63357.808858                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60912.345843                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61534.651508                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7788.690911                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  22541                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2732                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.250732                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    32.524241                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1193.609518                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  6562.557152                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.001985                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.072852                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.400547                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.475384                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12326                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7728                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         4478                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.752319                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               118983                       # Number of tag accesses
system.l2cache.tags.data_accesses              118983                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               46071                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         11180                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             40274                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               6400                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              6399                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          46071                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        92459                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63936                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  156395                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      2698880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1374720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  4073600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107400000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            148645000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           154950000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17174873000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  17174873000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20369818000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 551377                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876612                       # Number of bytes of host memory used
host_op_rate                                  1085383                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.88                       # Real time elapsed on the host
host_tick_rate                             1871826981                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6000184                       # Number of instructions simulated
sim_ops                                      11811449                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020370                       # Number of seconds simulated
sim_ticks                                 20369818000                       # Number of ticks simulated
system.cpu.Branches                           1502225                       # Number of branches fetched
system.cpu.committedInsts                     6000184                       # Number of instructions committed
system.cpu.committedOps                      11811449                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1105147                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           473                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      613838                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           179                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     7716057                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         20369811                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   20369811                       # Number of busy cycles
system.cpu.num_cc_register_reads              7527682                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3655534                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       981880                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                      335800                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              11650502                       # Number of integer alu accesses
system.cpu.num_int_insts                     11650502                       # number of integer instructions
system.cpu.num_int_register_reads            22563386                       # number of times the integer registers were read
system.cpu.num_int_register_writes            9517272                       # number of times the integer registers were written
system.cpu.num_load_insts                     1104101                       # Number of load instructions
system.cpu.num_mem_refs                       1717755                       # number of memory refs
system.cpu.num_store_insts                     613654                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30674      0.26%      0.26% # Class of executed instruction
system.cpu.op_class::IntAlu                   9919137     83.98%     84.24% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     84.24% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     84.24% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.03%     84.27% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.27% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.27% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.27% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.27% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.27% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.27% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.27% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     84.27% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.27% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.46%     84.73% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.01%     84.74% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.27%     85.02% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.44%     85.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.46% # Class of executed instruction
system.cpu.op_class::MemRead                  1077489      9.12%     94.58% # Class of executed instruction
system.cpu.op_class::MemWrite                  611661      5.18%     99.76% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.23%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   11811532                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          7694577                       # number of demand (read+write) hits
system.icache.demand_hits::total              7694577                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         7694577                       # number of overall hits
system.icache.overall_hits::total             7694577                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21480                       # number of demand (read+write) misses
system.icache.demand_misses::total              21480                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21480                       # number of overall misses
system.icache.overall_misses::total             21480                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392044000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392044000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392044000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392044000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      7716057                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          7716057                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      7716057                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         7716057                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.002784                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.002784                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.002784                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.002784                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18251.582868                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18251.582868                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18251.582868                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18251.582868                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21480                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21480                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21480                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21480                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349084000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349084000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349084000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349084000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.002784                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.002784                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.002784                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.002784                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16251.582868                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16251.582868                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16251.582868                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16251.582868                       # average overall mshr miss latency
system.icache.replacements                      20976                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         7694577                       # number of ReadReq hits
system.icache.ReadReq_hits::total             7694577                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21480                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21480                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392044000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392044000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      7716057                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         7716057                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.002784                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.002784                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18251.582868                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18251.582868                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21480                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21480                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349084000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349084000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002784                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.002784                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16251.582868                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16251.582868                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               499.143024                       # Cycle average of tags in use
system.icache.tags.total_refs                 1997455                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20976                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.225734                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   499.143024                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.974889                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.974889                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               7737537                       # Number of tag accesses
system.icache.tags.data_accesses              7737537                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10152                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2989                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5385                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5385                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10152                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1000192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1000192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1000192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15537                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15537    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15537                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18981000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82494250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          164736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          829632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              994368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       164736                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         164736                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2574                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            12963                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15537                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            8087259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           40728493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               48815753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       8087259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           8087259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          285913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                285913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          285913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           8087259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          40728493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              49101666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2574.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     12944.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                36358                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15537                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15537                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1206                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1019                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1121                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                820                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               891                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150410250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77590000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                441372750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9692.63                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28442.63                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11761                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.79                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15537                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15518                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3767                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     264.834616                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    177.534757                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    273.664024                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           974     25.86%     25.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1441     38.25%     64.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          660     17.52%     81.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.53%     85.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.67%     86.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.57%     88.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      3.00%     91.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.87%     94.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.73%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3767                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  993152                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1216                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   994368                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         48.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      48.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.38                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.38                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    20366579000                       # Total gap between requests
system.mem_ctrl.avgGap                     1303210.84                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       164736                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       828416                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 8087259.297063920647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 40668797.335351742804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 219933.236516889825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2574                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        12963                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72099750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    369273000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28010.78                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28486.69                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.73                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12537840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6664020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             50694000                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1607898240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        3743148960                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        4669884960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         10091104680                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         495.394936                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  12106557750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    680160000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7583100250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14358540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7631745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60104520                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1607898240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3602296260                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        4788497760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         10080875805                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         494.892777                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  12414633000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    680160000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7275025000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1683059                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1683059                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1683059                       # number of overall hits
system.dcache.overall_hits::total             1683059                       # number of overall hits
system.dcache.demand_misses::.cpu.data          35843                       # number of demand (read+write) misses
system.dcache.demand_misses::total              35843                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         35843                       # number of overall misses
system.dcache.overall_misses::total             35843                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   1182189000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   1182189000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   1182189000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   1182189000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1718902                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1718902                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1718902                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1718902                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.020852                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.020852                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.020852                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.020852                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 32982.423346                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 32982.423346                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 32982.423346                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 32982.423346                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           12851                       # number of writebacks
system.dcache.writebacks::total                 12851                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        35843                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         35843                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        35843                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        35843                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1110505000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1110505000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1110505000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1110505000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.020852                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.020852                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.020852                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.020852                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 30982.479145                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 30982.479145                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 30982.479145                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 30982.479145                       # average overall mshr miss latency
system.dcache.replacements                      35330                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1076341                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1076341                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         28806                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             28806                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    755092000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    755092000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1105147                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1105147                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.026065                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.026065                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 26213.011178                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 26213.011178                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        28806                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        28806                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    697480000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    697480000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026065                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.026065                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24213.011178                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 24213.011178                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         606718                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             606718                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         7037                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             7037                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    427097000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    427097000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       613755                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         613755                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.011465                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.011465                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 60693.051016                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 60693.051016                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         7037                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         7037                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    413025000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    413025000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011465                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.011465                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58693.335228                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 58693.335228                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               505.373420                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1683033                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 35330                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 47.637504                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   505.373420                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.987057                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.987057                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          411                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1754744                       # Number of tag accesses
system.dcache.tags.data_accesses              1754744                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           22879                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               41785                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          22879                       # number of overall hits
system.l2cache.overall_hits::total              41785                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2574                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         12964                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15538                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2574                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        12964                       # number of overall misses
system.l2cache.overall_misses::total            15538                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168231000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    852630000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1020861000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168231000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    852630000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1020861000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21480                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        35843                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           57323                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21480                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        35843                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          57323                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.119832                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.361688                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.271060                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.119832                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.361688                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.271060                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65357.808858                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65769.052761                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65700.926760                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65357.808858                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65769.052761                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65700.926760                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2574                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        12964                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15538                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2574                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        12964                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15538                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163083000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    826704000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    989787000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163083000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    826704000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    989787000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.119832                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.361688                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.271060                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.119832                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.361688                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.271060                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63357.808858                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63769.207035                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63701.055477                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63357.808858                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63769.207035                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63701.055477                       # average overall mshr miss latency
system.l2cache.replacements                      2802                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        12851                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        12851                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        12851                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        12851                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          278                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          278                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         1651                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1651                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5386                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5386                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    376573000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    376573000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         7037                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         7037                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.765383                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.765383                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69917.007055                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69917.007055                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5386                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5386                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    365803000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    365803000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.765383                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.765383                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67917.378388                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67917.378388                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        21228                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        40134                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2574                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7578                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10152                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168231000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476057000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    644288000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21480                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        28806                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        50286                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.119832                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.263070                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.201885                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65357.808858                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62820.929005                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63464.144996                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2574                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7578                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10152                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163083000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    460901000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    623984000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.119832                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.263070                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.201885                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63357.808858                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60820.929005                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61464.144996                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             8539.590043                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  22968                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2802                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.197002                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.010485                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1110.589842                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  7394.989716                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002076                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067785                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.451354                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.521215                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12811                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2233                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        10416                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.781921                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               129242                       # Number of tag accesses
system.l2cache.tags.data_accesses              129242                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               50286                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         12851                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             43455                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               7037                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              7036                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          50286                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       107015                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63936                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  170951                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      3116352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1374720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  4491072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107400000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            165033000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           179210000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20369818000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  20369818000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                29984064000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 568356                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1102787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.79                       # Real time elapsed on the host
host_tick_rate                             1899447407                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8971800                       # Number of instructions simulated
sim_ops                                      17408195                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029984                       # Number of seconds simulated
sim_ticks                                 29984064000                       # Number of ticks simulated
system.cpu.Branches                           2164411                       # Number of branches fetched
system.cpu.committedInsts                     8971800                       # Number of instructions committed
system.cpu.committedOps                      17408195                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1688284                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1508                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      951218                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           180                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    11467485                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         29984057                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   29984057                       # Number of busy cycles
system.cpu.num_cc_register_reads             10321272                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             5265536                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1343119                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                      521849                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              17247246                       # Number of integer alu accesses
system.cpu.num_int_insts                     17247246                       # number of integer instructions
system.cpu.num_int_register_reads            33850692                       # number of times the integer registers were read
system.cpu.num_int_register_writes           14114449                       # number of times the integer registers were written
system.cpu.num_load_insts                     1687238                       # Number of load instructions
system.cpu.num_mem_refs                       2638273                       # number of memory refs
system.cpu.num_store_insts                     951035                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30676      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                  14595363     83.84%     84.02% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.02%     84.04% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.31%     84.35% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.01%     84.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.18%     84.55% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.30%     84.84% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::MemRead                  1660626      9.54%     94.38% # Class of executed instruction
system.cpu.op_class::MemWrite                  949042      5.45%     99.84% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.15%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   17408278                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         11445997                       # number of demand (read+write) hits
system.icache.demand_hits::total             11445997                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        11445997                       # number of overall hits
system.icache.overall_hits::total            11445997                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21488                       # number of demand (read+write) misses
system.icache.demand_misses::total              21488                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21488                       # number of overall misses
system.icache.overall_misses::total             21488                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392523000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392523000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392523000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392523000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     11467485                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         11467485                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     11467485                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        11467485                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.001874                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.001874                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.001874                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.001874                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18267.079300                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18267.079300                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18267.079300                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18267.079300                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21488                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21488                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21488                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21488                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349549000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349549000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349549000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349549000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.001874                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.001874                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.001874                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.001874                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16267.172375                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16267.172375                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16267.172375                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16267.172375                       # average overall mshr miss latency
system.icache.replacements                      20983                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        11445997                       # number of ReadReq hits
system.icache.ReadReq_hits::total            11445997                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21488                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21488                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392523000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392523000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     11467485                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        11467485                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.001874                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.001874                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18267.079300                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18267.079300                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21488                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21488                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349549000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349549000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001874                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.001874                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16267.172375                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16267.172375                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               500.700390                       # Cycle average of tags in use
system.icache.tags.total_refs                 2005589                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20983                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.581614                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   500.700390                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.977930                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.977930                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              11488972                       # Number of tag accesses
system.icache.tags.data_accesses             11488972                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10166                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3009                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10166                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15604                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15604    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15604                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19068000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82853750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165184                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165184                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2581                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13023                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15604                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5509060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           27797166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               33306226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5509060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5509060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          194237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                194237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          194237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5509060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          27797166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              33500462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2581.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                38958                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15604                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1028                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.68                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150850250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77920000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443050250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.82                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.82                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11795                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.69                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15604                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15584                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3799                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.715715                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.943908                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.834151                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           983     25.88%     25.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1462     38.48%     64.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.43%     81.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.69%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3799                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997376                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998656                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         33.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      33.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.26                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    22586313000                       # Total gap between requests
system.mem_ctrl.avgGap                     1439076.97                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165184                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 5509059.745870339684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 27754476.511256109923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 149412.701360295905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2581                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13023                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72272250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28001.65                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28471.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.63                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2366364000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        3945900240                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        8191017600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         14574117090                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         486.062099                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  21258834750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1001000000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14401380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7654515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60197340                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2366364000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3748965810                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        8356857120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         14554528905                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         485.408813                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  21690210500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1001000000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7292853500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          2573978                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2573978                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2573978                       # number of overall hits
system.dcache.overall_hits::total             2573978                       # number of overall hits
system.dcache.demand_misses::.cpu.data          65441                       # number of demand (read+write) misses
system.dcache.demand_misses::total              65441                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         65441                       # number of overall misses
system.dcache.overall_misses::total             65441                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   1511266000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   1511266000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   1511266000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   1511266000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2639419                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2639419                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2639419                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2639419                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.024794                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.024794                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.024794                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.024794                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 23093.565196                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 23093.565196                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 23093.565196                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 23093.565196                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           22547                       # number of writebacks
system.dcache.writebacks::total                 22547                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        65441                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         65441                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        65441                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        65441                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1380384000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1380384000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1380384000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1380384000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.024794                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.024794                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.024794                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.024794                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 21093.565196                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 21093.565196                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 21093.565196                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 21093.565196                       # average overall mshr miss latency
system.dcache.replacements                      64929                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1630213                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1630213                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         58071                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             58071                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1077399000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1077399000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1688284                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1688284                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.034396                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.034396                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 18553.133233                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 18553.133233                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        58071                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        58071                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    961257000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    961257000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034396                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.034396                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16553.133233                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 16553.133233                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         943765                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             943765                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         7370                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             7370                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    433867000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    433867000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       951135                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         951135                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.007749                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.007749                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 58869.335142                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 58869.335142                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         7370                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         7370                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    419127000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    419127000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007749                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.007749                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56869.335142                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 56869.335142                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               507.498201                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2613728                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 64929                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 40.255171                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   507.498201                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.991207                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.991207                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2704860                       # Number of tag accesses
system.dcache.tags.data_accesses              2704860                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           52418                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               71324                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          52418                       # number of overall hits
system.l2cache.overall_hits::total              71324                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2582                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13023                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15605                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2582                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13023                       # number of overall misses
system.l2cache.overall_misses::total            15605                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168665000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856367000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025032000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168665000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856367000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025032000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21488                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        65441                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           86929                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21488                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        65441                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          86929                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120160                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.199004                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.179514                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120160                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.199004                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.179514                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65323.392719                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65686.126242                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65323.392719                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65686.126242                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2582                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13023                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15605                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2582                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13023                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15605                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163503000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830321000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    993824000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163503000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830321000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    993824000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120160                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.199004                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.179514                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120160                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.199004                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.179514                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63324.167312                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63686.254406                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63324.167312                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63686.254406                       # average overall mshr miss latency
system.l2cache.replacements                      2816                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        22547                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        22547                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        22547                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        22547                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          284                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          284                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         1932                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1932                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         7370                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         7370                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.737856                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.737856                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.737856                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.737856                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        50486                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        69392                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2582                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10167                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168665000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645127000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21488                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        58071                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        79559                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120160                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.130616                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.127792                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65323.392719                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63453.034327                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2582                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10167                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163503000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    624795000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120160                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.130616                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.127792                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63324.167312                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61453.231042                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             9925.842229                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23067                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2816                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.191406                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.572285                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   964.110366                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  8925.159578                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002232                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.058845                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.544749                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.605825                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12757                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               188521                       # Number of tag accesses
system.l2cache.tags.data_accesses              188521                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               79558                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         22547                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             63365                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               7370                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              7370                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          79559                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       195811                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63958                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  259769                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      5631232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  7006400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107435000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            263029000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           327205000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               1.1                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29984064000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  29984064000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                29984129000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 566620                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1099418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.83                       # Real time elapsed on the host
host_tick_rate                             1893648670                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8971800                       # Number of instructions simulated
sim_ops                                      17408195                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029984                       # Number of seconds simulated
sim_ticks                                 29984129000                       # Number of ticks simulated
system.cpu.Branches                           2164411                       # Number of branches fetched
system.cpu.committedInsts                     8971800                       # Number of instructions committed
system.cpu.committedOps                      17408195                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1688284                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1508                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      951218                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           180                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    11467485                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         29984057                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   29984057                       # Number of busy cycles
system.cpu.num_cc_register_reads             10321272                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             5265536                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1343119                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                      521849                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              17247246                       # Number of integer alu accesses
system.cpu.num_int_insts                     17247246                       # number of integer instructions
system.cpu.num_int_register_reads            33850692                       # number of times the integer registers were read
system.cpu.num_int_register_writes           14114449                       # number of times the integer registers were written
system.cpu.num_load_insts                     1687238                       # Number of load instructions
system.cpu.num_mem_refs                       2638273                       # number of memory refs
system.cpu.num_store_insts                     951035                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30676      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                  14595363     83.84%     84.02% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.02%     84.04% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.04% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.31%     84.35% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.01%     84.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.18%     84.55% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.30%     84.84% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.84% # Class of executed instruction
system.cpu.op_class::MemRead                  1660626      9.54%     94.38% # Class of executed instruction
system.cpu.op_class::MemWrite                  949042      5.45%     99.84% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.15%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   17408278                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         11445997                       # number of demand (read+write) hits
system.icache.demand_hits::total             11445997                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        11445997                       # number of overall hits
system.icache.overall_hits::total            11445997                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21488                       # number of demand (read+write) misses
system.icache.demand_misses::total              21488                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21488                       # number of overall misses
system.icache.overall_misses::total             21488                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392523000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392523000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392523000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392523000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     11467485                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         11467485                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     11467485                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        11467485                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.001874                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.001874                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.001874                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.001874                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18267.079300                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18267.079300                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18267.079300                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18267.079300                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21488                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21488                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21488                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21488                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349549000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349549000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349549000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349549000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.001874                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.001874                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.001874                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.001874                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16267.172375                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16267.172375                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16267.172375                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16267.172375                       # average overall mshr miss latency
system.icache.replacements                      20983                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        11445997                       # number of ReadReq hits
system.icache.ReadReq_hits::total            11445997                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21488                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21488                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392523000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392523000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     11467485                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        11467485                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.001874                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.001874                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18267.079300                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18267.079300                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21488                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21488                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349549000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349549000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001874                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.001874                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16267.172375                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16267.172375                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               500.700397                       # Cycle average of tags in use
system.icache.tags.total_refs                 2005589                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20983                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.581614                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   500.700397                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.977930                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.977930                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              11488972                       # Number of tag accesses
system.icache.tags.data_accesses             11488972                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10167                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3009                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10167                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15605                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19069000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82859250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2582                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13023                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15605                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5511182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           27797106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               33308288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5511182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5511182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          194236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                194236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          194236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5511182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          27797106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              33502524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2582.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                38960                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15605                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15605                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.68                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150864000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77925000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443082750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9680.08                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28430.08                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11795                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15605                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15585                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3799                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.715715                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.943908                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.834151                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           983     25.88%     25.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1462     38.48%     64.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.43%     81.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.69%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3799                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997440                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998720                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         33.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      33.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.26                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    29984057000                       # Total gap between requests
system.mem_ctrl.avgGap                     1910299.25                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165248                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 5511182.265791345388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 27754416.344726905227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 149412.377461422991                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2582                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13023                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72304750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28003.39                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28471.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.63                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2366364000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        3945900240                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        8191042560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         14574142050                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         486.061878                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  21258899750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1001000000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14408520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7654515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60204480                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2366364000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3748995450                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        8356857120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         14554572825                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         485.409225                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  21690210500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1001000000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7292918500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          2573978                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2573978                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2573978                       # number of overall hits
system.dcache.overall_hits::total             2573978                       # number of overall hits
system.dcache.demand_misses::.cpu.data          65441                       # number of demand (read+write) misses
system.dcache.demand_misses::total              65441                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         65441                       # number of overall misses
system.dcache.overall_misses::total             65441                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   1511266000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   1511266000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   1511266000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   1511266000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2639419                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2639419                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2639419                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2639419                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.024794                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.024794                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.024794                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.024794                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 23093.565196                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 23093.565196                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 23093.565196                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 23093.565196                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           22547                       # number of writebacks
system.dcache.writebacks::total                 22547                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        65441                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         65441                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        65441                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        65441                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1380384000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1380384000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1380384000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1380384000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.024794                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.024794                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.024794                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.024794                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 21093.565196                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 21093.565196                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 21093.565196                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 21093.565196                       # average overall mshr miss latency
system.dcache.replacements                      64929                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1630213                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1630213                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         58071                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             58071                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1077399000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1077399000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1688284                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1688284                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.034396                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.034396                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 18553.133233                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 18553.133233                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        58071                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        58071                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    961257000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    961257000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034396                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.034396                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16553.133233                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 16553.133233                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         943765                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             943765                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         7370                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             7370                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    433867000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    433867000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       951135                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         951135                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.007749                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.007749                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 58869.335142                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 58869.335142                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         7370                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         7370                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    419127000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    419127000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007749                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.007749                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56869.335142                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 56869.335142                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               507.498211                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2613728                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 64929                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 40.255171                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   507.498211                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.991207                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.991207                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2704860                       # Number of tag accesses
system.dcache.tags.data_accesses              2704860                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           52418                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               71324                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          52418                       # number of overall hits
system.l2cache.overall_hits::total              71324                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2582                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13023                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15605                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2582                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13023                       # number of overall misses
system.l2cache.overall_misses::total            15605                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168735000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856367000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025102000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168735000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856367000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025102000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21488                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        65441                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           86929                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21488                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        65441                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          86929                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120160                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.199004                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.179514                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120160                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.199004                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.179514                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65350.503486                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65690.611983                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65350.503486                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65690.611983                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2582                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13023                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15605                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2582                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13023                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15605                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163571000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830321000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    993892000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163571000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830321000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    993892000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120160                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.199004                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.179514                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120160                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.199004                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.179514                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63350.503486                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63690.611983                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63350.503486                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63690.611983                       # average overall mshr miss latency
system.l2cache.replacements                      2817                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        22547                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        22547                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        22547                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        22547                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          284                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          284                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         1932                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1932                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         7370                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         7370                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.737856                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.737856                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.737856                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.737856                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        50486                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        69392                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2582                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10167                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168735000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645197000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21488                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        58071                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        79559                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120160                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.130616                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.127792                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65350.503486                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.919347                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2582                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10167                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163571000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    624863000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120160                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.130616                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.127792                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63350.503486                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.919347                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             9925.848598                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23071                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2817                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.189918                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.572296                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   964.109692                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  8925.166610                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002232                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.058845                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.544749                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.605826                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12756                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               188522                       # Number of tag accesses
system.l2cache.tags.data_accesses              188522                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               79558                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         22547                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             63365                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               7370                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              7370                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          79559                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       195811                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63958                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  259769                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      5631232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  7006400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107435000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            263029000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           327205000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               1.1                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29984129000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  29984129000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               123763452000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 622412                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1170820                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.03                       # Real time elapsed on the host
host_tick_rate                             1995185966                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38608775                       # Number of instructions simulated
sim_ops                                      72627146                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123763                       # Number of seconds simulated
sim_ticks                                123763452000                       # Number of ticks simulated
system.cpu.Branches                           8732676                       # Number of branches fetched
system.cpu.committedInsts                    38608775                       # Number of instructions committed
system.cpu.committedOps                      72627146                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7468359                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1719                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4135184                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           180                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49170193                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        123763445                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  123763445                       # Number of busy cycles
system.cpu.num_cc_register_reads             38879154                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21266670                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4917806                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2438592                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              72466197                       # Number of integer alu accesses
system.cpu.num_int_insts                     72466197                       # number of integer instructions
system.cpu.num_int_register_reads           145981518                       # number of times the integer registers were read
system.cpu.num_int_register_writes           59581169                       # number of times the integer registers were written
system.cpu.num_load_insts                     7467313                       # Number of load instructions
system.cpu.num_mem_refs                      11602314                       # number of memory refs
system.cpu.num_store_insts                    4135001                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30676      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  60850273     83.78%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::MemRead                  7440701     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4133008      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   72627229                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49148704                       # number of demand (read+write) hits
system.icache.demand_hits::total             49148704                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49148704                       # number of overall hits
system.icache.overall_hits::total            49148704                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21489                       # number of demand (read+write) misses
system.icache.demand_misses::total              21489                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21489                       # number of overall misses
system.icache.overall_misses::total             21489                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392599000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392599000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392599000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392599000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49170193                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49170193                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49170193                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49170193                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000437                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000437                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000437                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000437                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18269.765927                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18269.765927                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18269.765927                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18269.765927                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21489                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21489                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21489                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21489                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349623000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349623000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349623000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349623000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16269.858998                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16269.858998                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16269.858998                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16269.858998                       # average overall mshr miss latency
system.icache.replacements                      20984                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49148704                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49148704                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21489                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21489                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392599000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392599000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49170193                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49170193                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18269.765927                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18269.765927                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21489                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21489                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349623000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349623000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16269.858998                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16269.858998                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.200606                       # Cycle average of tags in use
system.icache.tags.total_refs                 2005607                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20984                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.577917                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.200606                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49191681                       # Number of tag accesses
system.icache.tags.data_accesses             49191681                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10167                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3011                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10167                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15605                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19071000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82859250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2582                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13023                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15605                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1335192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6734395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8069587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1335192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1335192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           47058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 47058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           47058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1335192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6734395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8116645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2582.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63050                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15605                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15605                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150864000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77925000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443082750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9680.08                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28430.08                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11795                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15605                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15585                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3800                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.663158                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.896560                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.817478                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1462     38.47%     64.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3800                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997440                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998720                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    29984057000                       # Total gap between requests
system.mem_ctrl.avgGap                     1910299.25                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165248                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1335192.234295468777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6724052.913456227630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 36198.085360450357                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2582                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13023                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72304750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28003.39                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28471.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.63                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5298433290                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43063327200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58202298540                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.270485                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 111906522750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14408520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7658310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60204480                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5101856250                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43228865760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58182784860                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.112815                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 112337100000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7293652000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11488497                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11488497                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11488497                       # number of overall hits
system.dcache.overall_hits::total            11488497                       # number of overall hits
system.dcache.demand_misses::.cpu.data         114963                       # number of demand (read+write) misses
system.dcache.demand_misses::total             114963                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        114963                       # number of overall misses
system.dcache.overall_misses::total            114963                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2056122000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2056122000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2056122000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2056122000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11603460                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11603460                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11603460                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11603460                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.009908                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.009908                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.009908                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.009908                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17885.076068                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17885.076068                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17885.076068                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17885.076068                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           39853                       # number of writebacks
system.dcache.writebacks::total                 39853                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       114963                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        114963                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       114963                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       114963                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1826196000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1826196000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1826196000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1826196000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.009908                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.009908                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15885.076068                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15885.076068                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15885.076068                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15885.076068                       # average overall mshr miss latency
system.dcache.replacements                     114451                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7362722                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7362722                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        105637                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            105637                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1600690000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1600690000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7468359                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7468359                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15152.740044                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15152.740044                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       105637                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       105637                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1389416000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1389416000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13152.740044                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13152.740044                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4125775                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4125775                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9326                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9326                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4135101                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4135101                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46834.655801                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 46834.655801                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.909353                       # Cycle average of tags in use
system.dcache.tags.total_refs                11412399                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                114451                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 99.714279                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.909353                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11718423                       # Number of tag accesses
system.dcache.tags.data_accesses             11718423                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          101940                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              120846                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         101940                       # number of overall hits
system.l2cache.overall_hits::total             120846                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2583                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13023                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15606                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2583                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13023                       # number of overall misses
system.l2cache.overall_misses::total            15606                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168735000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856367000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025102000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168735000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856367000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025102000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21489                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       114963                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          136452                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21489                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       114963                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         136452                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120201                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.113280                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.114370                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120201                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.113280                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.114370                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65325.203252                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65686.402666                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65325.203252                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65686.402666                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2583                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13023                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15606                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2583                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13023                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15606                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163571000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830321000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    993892000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163571000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830321000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    993892000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120201                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.113280                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.114370                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120201                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.113280                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.114370                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63325.977545                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63686.530821                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63325.977545                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63686.530821                       # average overall mshr miss latency
system.l2cache.replacements                      2817                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        39853                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        39853                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        39853                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        39853                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          285                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          285                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        98052                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       116958                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2583                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10168                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168735000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645197000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21489                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       105637                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       127126                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120201                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.071802                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.079984                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65325.203252                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63453.678206                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2583                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10168                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163571000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    624863000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120201                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071802                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.079984                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63325.977545                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61453.874902                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12152.175069                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23071                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2817                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.189918                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.685032                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   729.130169                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11382.359869                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044503                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.694724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.741710                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12864                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               287568                       # Number of tag accesses
system.l2cache.tags.data_accesses              287568                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              127125                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         39853                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             95582                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9326                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9326                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         127126                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       344377                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63961                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  408338                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      9908224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11283456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107440000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            431299000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           574815000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123763452000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 123763452000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               123763517000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 621911                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1169877                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.08                       # Real time elapsed on the host
host_tick_rate                             1993579190                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38608775                       # Number of instructions simulated
sim_ops                                      72627146                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123764                       # Number of seconds simulated
sim_ticks                                123763517000                       # Number of ticks simulated
system.cpu.Branches                           8732676                       # Number of branches fetched
system.cpu.committedInsts                    38608775                       # Number of instructions committed
system.cpu.committedOps                      72627146                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7468359                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1719                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4135184                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           180                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49170193                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        123763445                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  123763445                       # Number of busy cycles
system.cpu.num_cc_register_reads             38879154                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21266670                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4917806                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2438592                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              72466197                       # Number of integer alu accesses
system.cpu.num_int_insts                     72466197                       # number of integer instructions
system.cpu.num_int_register_reads           145981518                       # number of times the integer registers were read
system.cpu.num_int_register_writes           59581169                       # number of times the integer registers were written
system.cpu.num_load_insts                     7467313                       # Number of load instructions
system.cpu.num_mem_refs                      11602314                       # number of memory refs
system.cpu.num_store_insts                    4135001                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30676      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  60850273     83.78%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::MemRead                  7440701     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4133008      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   72627229                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49148704                       # number of demand (read+write) hits
system.icache.demand_hits::total             49148704                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49148704                       # number of overall hits
system.icache.overall_hits::total            49148704                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21489                       # number of demand (read+write) misses
system.icache.demand_misses::total              21489                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21489                       # number of overall misses
system.icache.overall_misses::total             21489                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392599000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392599000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392599000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392599000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49170193                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49170193                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49170193                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49170193                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000437                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000437                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000437                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000437                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18269.765927                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18269.765927                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18269.765927                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18269.765927                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21489                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21489                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21489                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21489                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349623000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349623000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349623000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349623000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16269.858998                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16269.858998                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16269.858998                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16269.858998                       # average overall mshr miss latency
system.icache.replacements                      20984                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49148704                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49148704                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21489                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21489                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392599000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392599000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49170193                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49170193                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18269.765927                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18269.765927                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21489                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21489                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349623000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349623000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16269.858998                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16269.858998                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.200607                       # Cycle average of tags in use
system.icache.tags.total_refs                 2005607                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20984                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.577917                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.200607                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49191681                       # Number of tag accesses
system.icache.tags.data_accesses             49191681                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3011                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10168                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15606                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15606    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15606                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19072000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82864750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165312                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165312                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2583                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13023                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15606                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1335709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6734392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8070100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1335709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1335709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           47057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1335709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6734392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8117158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2583.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63052                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15606                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15606                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150877750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77930000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443115250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9680.34                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28430.34                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11795                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15606                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15586                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3800                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.663158                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.896560                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.817478                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1462     38.47%     64.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3800                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997504                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998784                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   123763445000                       # Total gap between requests
system.mem_ctrl.avgGap                     7884528.57                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165312                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1335708.648292533588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6724049.382016187534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 36198.066349391156                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2583                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13023                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72337250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28005.13                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28471.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5298433290                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43063352160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58202323500                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.270439                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 111906587750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14415660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7658310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60211620                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5101885890                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43228865760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58182828780                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.112923                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 112337100000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7293717000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11488497                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11488497                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11488497                       # number of overall hits
system.dcache.overall_hits::total            11488497                       # number of overall hits
system.dcache.demand_misses::.cpu.data         114963                       # number of demand (read+write) misses
system.dcache.demand_misses::total             114963                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        114963                       # number of overall misses
system.dcache.overall_misses::total            114963                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2056122000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2056122000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2056122000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2056122000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11603460                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11603460                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11603460                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11603460                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.009908                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.009908                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.009908                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.009908                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17885.076068                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17885.076068                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17885.076068                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17885.076068                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           39853                       # number of writebacks
system.dcache.writebacks::total                 39853                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       114963                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        114963                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       114963                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       114963                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1826196000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1826196000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1826196000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1826196000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.009908                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.009908                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15885.076068                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15885.076068                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15885.076068                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15885.076068                       # average overall mshr miss latency
system.dcache.replacements                     114451                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7362722                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7362722                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        105637                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            105637                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1600690000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1600690000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7468359                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7468359                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15152.740044                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15152.740044                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       105637                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       105637                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1389416000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1389416000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13152.740044                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13152.740044                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4125775                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4125775                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9326                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9326                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4135101                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4135101                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46834.655801                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 46834.655801                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.909354                       # Cycle average of tags in use
system.dcache.tags.total_refs                11412399                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                114451                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 99.714279                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.909354                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11718423                       # Number of tag accesses
system.dcache.tags.data_accesses             11718423                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          101940                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              120846                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         101940                       # number of overall hits
system.l2cache.overall_hits::total             120846                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2583                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13023                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15606                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2583                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13023                       # number of overall misses
system.l2cache.overall_misses::total            15606                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168805000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856367000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025172000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168805000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856367000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025172000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21489                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       114963                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          136452                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21489                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       114963                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         136452                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120201                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.113280                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.114370                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120201                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.113280                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.114370                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65352.303523                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65690.888120                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65352.303523                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65690.888120                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2583                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13023                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15606                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2583                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13023                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15606                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163639000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830321000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    993960000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163639000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830321000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    993960000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120201                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.113280                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.114370                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120201                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.113280                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.114370                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63352.303523                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63690.888120                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63352.303523                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63690.888120                       # average overall mshr miss latency
system.l2cache.replacements                      2818                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        39853                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        39853                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        39853                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        39853                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          285                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          285                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        98052                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       116958                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2583                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10168                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168805000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645267000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21489                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       105637                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       127126                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120201                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.071802                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.079984                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65352.303523                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63460.562549                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2583                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10168                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163639000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    624931000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120201                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071802                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.079984                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63352.303523                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61460.562549                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12152.175443                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23097                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2818                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.196238                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.685033                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   729.130129                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11382.360281                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044503                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.694724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.741710                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12863                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               287569                       # Number of tag accesses
system.l2cache.tags.data_accesses              287569                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              127125                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         39853                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             95582                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9326                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9326                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         127126                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       344377                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63961                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  408338                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      9908224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11283456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107440000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            431299000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           574815000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123763517000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 123763517000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               123763600000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 621427                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1168966                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.13                       # Real time elapsed on the host
host_tick_rate                             1992027924                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38608790                       # Number of instructions simulated
sim_ops                                      72627163                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123764                       # Number of seconds simulated
sim_ticks                                123763600000                       # Number of ticks simulated
system.cpu.Branches                           8732677                       # Number of branches fetched
system.cpu.committedInsts                    38608790                       # Number of instructions committed
system.cpu.committedOps                      72627163                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7468363                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1720                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4135187                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           180                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49170214                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        123763593                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  123763593                       # Number of busy cycles
system.cpu.num_cc_register_reads             38879160                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21266672                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4917807                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2438592                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              72466213                       # Number of integer alu accesses
system.cpu.num_int_insts                     72466213                       # number of integer instructions
system.cpu.num_int_register_reads           145981563                       # number of times the integer registers were read
system.cpu.num_int_register_writes           59581181                       # number of times the integer registers were written
system.cpu.num_load_insts                     7467317                       # Number of load instructions
system.cpu.num_mem_refs                      11602321                       # number of memory refs
system.cpu.num_store_insts                    4135004                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  60850282     83.78%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::MemRead                  7440705     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4133011      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   72627246                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49148724                       # number of demand (read+write) hits
system.icache.demand_hits::total             49148724                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49148724                       # number of overall hits
system.icache.overall_hits::total            49148724                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21490                       # number of demand (read+write) misses
system.icache.demand_misses::total              21490                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21490                       # number of overall misses
system.icache.overall_misses::total             21490                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392675000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392675000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392675000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392675000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49170214                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49170214                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49170214                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49170214                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000437                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000437                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000437                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000437                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18272.452303                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18272.452303                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18272.452303                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18272.452303                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21490                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21490                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21490                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21490                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349697000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349697000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349697000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349697000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16272.545370                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16272.545370                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16272.545370                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16272.545370                       # average overall mshr miss latency
system.icache.replacements                      20985                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49148724                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49148724                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21490                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21490                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392675000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392675000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49170214                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49170214                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18272.452303                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18272.452303                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21490                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21490                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349697000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349697000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16272.545370                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16272.545370                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.200607                       # Cycle average of tags in use
system.icache.tags.total_refs                 2005612                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20985                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.573600                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.200607                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49191703                       # Number of tag accesses
system.icache.tags.data_accesses             49191703                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3012                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10168                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15606                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15606    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15606                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19073000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82864750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165312                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165312                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2583                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13023                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15606                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1335708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6734387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8070095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1335708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1335708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           47057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1335708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6734387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8117152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2583.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63052                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15606                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15606                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150877750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77930000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443115250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9680.34                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28430.34                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11795                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15606                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15586                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3800                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.663158                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.896560                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.817478                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1462     38.47%     64.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3800                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997504                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998784                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   123763445000                       # Total gap between requests
system.mem_ctrl.avgGap                     7884528.57                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165312                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1335707.752521743067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6724044.872644299641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 36198.042073759971                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2583                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13023                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72337250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28005.13                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28471.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5298433290                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43063383840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58202355180                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.270380                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 111906670750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14415660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7658310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60211620                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5101923510                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43228865760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58182866400                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.112912                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 112337100000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7293800000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11488502                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11488502                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11488502                       # number of overall hits
system.dcache.overall_hits::total            11488502                       # number of overall hits
system.dcache.demand_misses::.cpu.data         114965                       # number of demand (read+write) misses
system.dcache.demand_misses::total             114965                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        114965                       # number of overall misses
system.dcache.overall_misses::total            114965                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2056144000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2056144000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2056144000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2056144000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11603467                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11603467                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11603467                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11603467                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.009908                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.009908                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.009908                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.009908                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17884.956291                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17884.956291                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17884.956291                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17884.956291                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           39853                       # number of writebacks
system.dcache.writebacks::total                 39853                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       114965                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        114965                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       114965                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       114965                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1826214000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1826214000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1826214000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1826214000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.009908                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.009908                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15884.956291                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15884.956291                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15884.956291                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15884.956291                       # average overall mshr miss latency
system.dcache.replacements                     114453                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7362724                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7362724                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        105639                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            105639                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1600712000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1600712000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7468363                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7468363                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15152.661422                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15152.661422                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       105639                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       105639                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1389434000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1389434000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13152.661422                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13152.661422                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4125778                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4125778                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9326                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9326                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4135104                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4135104                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46834.655801                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 46834.655801                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.909354                       # Cycle average of tags in use
system.dcache.tags.total_refs                11412444                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                114453                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 99.712930                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.909354                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11718432                       # Number of tag accesses
system.dcache.tags.data_accesses             11718432                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          101942                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              120848                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         101942                       # number of overall hits
system.l2cache.overall_hits::total             120848                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2584                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13023                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15607                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2584                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13023                       # number of overall misses
system.l2cache.overall_misses::total            15607                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168805000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856367000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025172000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168805000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856367000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025172000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21490                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       114965                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          136455                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21490                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       114965                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         136455                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120242                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.113278                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.114375                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120242                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.113278                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.114375                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65327.012384                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65686.679054                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65327.012384                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65686.679054                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2584                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13023                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15607                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2584                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13023                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15607                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163639000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830321000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    993960000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163639000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830321000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    993960000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120242                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.113278                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.114375                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120242                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.113278                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.114375                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63327.786378                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63686.807202                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63327.786378                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63686.807202                       # average overall mshr miss latency
system.l2cache.replacements                      2818                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        39853                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        39853                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        39853                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        39853                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          285                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          285                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        98054                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       116960                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2584                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10169                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168805000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645267000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21490                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       105639                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       127129                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120242                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.071801                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.079990                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65327.012384                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63454.321959                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2584                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10169                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163639000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    624931000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120242                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071801                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.079990                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63327.786378                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61454.518635                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12152.175920                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23097                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2818                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.196238                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.685034                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   729.130079                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11382.360807                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044503                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.694724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.741710                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12863                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               287575                       # Number of tag accesses
system.l2cache.tags.data_accesses              287575                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              127128                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         39853                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             95585                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9326                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9326                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         127129                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       344383                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63964                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  408347                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      9908352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11283648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107445000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            431305000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           574825000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123763600000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 123763600000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               123763651000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 620810                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1167806                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.19                       # Real time elapsed on the host
host_tick_rate                             1990052472                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38608790                       # Number of instructions simulated
sim_ops                                      72627163                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123764                       # Number of seconds simulated
sim_ticks                                123763651000                       # Number of ticks simulated
system.cpu.Branches                           8732677                       # Number of branches fetched
system.cpu.committedInsts                    38608790                       # Number of instructions committed
system.cpu.committedOps                      72627163                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7468363                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1720                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4135187                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           180                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49170214                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        123763593                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  123763593                       # Number of busy cycles
system.cpu.num_cc_register_reads             38879160                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21266672                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4917807                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2438592                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              72466213                       # Number of integer alu accesses
system.cpu.num_int_insts                     72466213                       # number of integer instructions
system.cpu.num_int_register_reads           145981563                       # number of times the integer registers were read
system.cpu.num_int_register_writes           59581181                       # number of times the integer registers were written
system.cpu.num_load_insts                     7467317                       # Number of load instructions
system.cpu.num_mem_refs                      11602321                       # number of memory refs
system.cpu.num_store_insts                    4135004                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  60850282     83.78%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::MemRead                  7440705     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4133011      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   72627246                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49148724                       # number of demand (read+write) hits
system.icache.demand_hits::total             49148724                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49148724                       # number of overall hits
system.icache.overall_hits::total            49148724                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21490                       # number of demand (read+write) misses
system.icache.demand_misses::total              21490                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21490                       # number of overall misses
system.icache.overall_misses::total             21490                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392675000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392675000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392675000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392675000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49170214                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49170214                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49170214                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49170214                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000437                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000437                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000437                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000437                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18272.452303                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18272.452303                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18272.452303                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18272.452303                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21490                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21490                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21490                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21490                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349697000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349697000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349697000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349697000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16272.545370                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16272.545370                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16272.545370                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16272.545370                       # average overall mshr miss latency
system.icache.replacements                      20985                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49148724                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49148724                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21490                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21490                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392675000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392675000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49170214                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49170214                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18272.452303                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18272.452303                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21490                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21490                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349697000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349697000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16272.545370                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16272.545370                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.200608                       # Cycle average of tags in use
system.icache.tags.total_refs                 2005612                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20985                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.573600                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.200608                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49191703                       # Number of tag accesses
system.icache.tags.data_accesses             49191703                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10169                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3012                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10169                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15607                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15607    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15607                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19074000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82870000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2584                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13023                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15607                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1336224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6734384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8070609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1336224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1336224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           47057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1336224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6734384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8117666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2584.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63054                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15607                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15607                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150877750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77935000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443134000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.72                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.72                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11796                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15607                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15587                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3800                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.663158                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.896560                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.817478                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1462     38.47%     64.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3800                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997568                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998848                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   123763593000                       # Total gap between requests
system.mem_ctrl.avgGap                     7884035.74                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165376                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1336224.316782639129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6724042.101828427985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 36198.027157424433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2584                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13023                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72356000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28001.55                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28471.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5298433290                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43063403520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58202374860                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.270345                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 111906721750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14415660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7658310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60218760                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5101946880                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43228865760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58182896910                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.112965                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 112337100000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7293851000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11488502                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11488502                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11488502                       # number of overall hits
system.dcache.overall_hits::total            11488502                       # number of overall hits
system.dcache.demand_misses::.cpu.data         114965                       # number of demand (read+write) misses
system.dcache.demand_misses::total             114965                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        114965                       # number of overall misses
system.dcache.overall_misses::total            114965                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2056144000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2056144000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2056144000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2056144000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11603467                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11603467                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11603467                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11603467                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.009908                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.009908                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.009908                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.009908                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17884.956291                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17884.956291                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17884.956291                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17884.956291                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           39853                       # number of writebacks
system.dcache.writebacks::total                 39853                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       114965                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        114965                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       114965                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       114965                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1826214000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1826214000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1826214000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1826214000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.009908                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.009908                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15884.956291                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15884.956291                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15884.956291                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15884.956291                       # average overall mshr miss latency
system.dcache.replacements                     114453                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7362724                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7362724                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        105639                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            105639                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1600712000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1600712000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7468363                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7468363                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15152.661422                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15152.661422                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       105639                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       105639                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1389434000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1389434000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13152.661422                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13152.661422                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4125778                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4125778                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9326                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9326                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4135104                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4135104                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46834.655801                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 46834.655801                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.909355                       # Cycle average of tags in use
system.dcache.tags.total_refs                11412444                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                114453                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 99.712930                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.909355                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11718432                       # Number of tag accesses
system.dcache.tags.data_accesses             11718432                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          101942                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              120848                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         101942                       # number of overall hits
system.l2cache.overall_hits::total             120848                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2584                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13023                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15607                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2584                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13023                       # number of overall misses
system.l2cache.overall_misses::total            15607                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168861000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856367000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025228000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168861000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856367000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025228000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21490                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       114965                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          136455                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21490                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       114965                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         136455                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120242                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.113278                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.114375                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120242                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.113278                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.114375                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65348.684211                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65690.267188                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65348.684211                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65690.267188                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2584                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13023                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15607                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2584                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13023                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15607                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163693000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830321000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994014000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163693000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830321000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994014000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120242                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.113278                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.114375                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120242                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.113278                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.114375                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63348.684211                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63690.267188                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63348.684211                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63690.267188                       # average overall mshr miss latency
system.l2cache.replacements                      2819                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        39853                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        39853                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        39853                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        39853                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          285                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          285                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        98054                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       116960                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2584                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10169                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168861000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645323000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21490                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       105639                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       127129                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120242                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.071801                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.079990                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65348.684211                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.828892                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2584                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10169                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163693000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    624985000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120242                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071801                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.079990                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63348.684211                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.828892                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12152.176214                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23313                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2819                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.269954                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.685034                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   729.130049                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11382.361131                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044503                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.694724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.741710                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12862                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               287576                       # Number of tag accesses
system.l2cache.tags.data_accesses              287576                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              127128                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         39853                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             95585                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9326                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9326                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         127129                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       344383                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63964                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  408347                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      9908352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11283648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107445000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            431305000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           574825000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123763651000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 123763651000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               123763660000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 620340                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1166921                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.24                       # Real time elapsed on the host
host_tick_rate                             1988545026                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38608791                       # Number of instructions simulated
sim_ops                                      72627164                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123764                       # Number of seconds simulated
sim_ticks                                123763660000                       # Number of ticks simulated
system.cpu.Branches                           8732677                       # Number of branches fetched
system.cpu.committedInsts                    38608791                       # Number of instructions committed
system.cpu.committedOps                      72627164                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7468363                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1720                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4135187                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           180                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49170215                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        123763655                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  123763655                       # Number of busy cycles
system.cpu.num_cc_register_reads             38879160                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21266672                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4917807                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2438592                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              72466214                       # Number of integer alu accesses
system.cpu.num_int_insts                     72466214                       # number of integer instructions
system.cpu.num_int_register_reads           145981566                       # number of times the integer registers were read
system.cpu.num_int_register_writes           59581182                       # number of times the integer registers were written
system.cpu.num_load_insts                     7467317                       # Number of load instructions
system.cpu.num_mem_refs                      11602321                       # number of memory refs
system.cpu.num_store_insts                    4135004                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  60850283     83.78%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::MemRead                  7440705     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4133011      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   72627247                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49148725                       # number of demand (read+write) hits
system.icache.demand_hits::total             49148725                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49148725                       # number of overall hits
system.icache.overall_hits::total            49148725                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21490                       # number of demand (read+write) misses
system.icache.demand_misses::total              21490                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21490                       # number of overall misses
system.icache.overall_misses::total             21490                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392737000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392737000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392737000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392737000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49170215                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49170215                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49170215                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49170215                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000437                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000437                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000437                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000437                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18275.337366                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18275.337366                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18275.337366                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18275.337366                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21490                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21490                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21490                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21490                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349757000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349757000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349757000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349757000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16275.337366                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16275.337366                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16275.337366                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16275.337366                       # average overall mshr miss latency
system.icache.replacements                      20986                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49148725                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49148725                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21490                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21490                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392737000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392737000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49170215                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49170215                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18275.337366                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18275.337366                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21490                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21490                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349757000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349757000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16275.337366                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16275.337366                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.200608                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006008                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20986                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587916                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.200608                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49191705                       # Number of tag accesses
system.icache.tags.data_accesses             49191705                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10169                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3013                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10169                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15607                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15607    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15607                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19075000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82870000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2584                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13023                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15607                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1336224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6734384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8070608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1336224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1336224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           47057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1336224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6734384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8117666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2584.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63054                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15607                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15607                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150877750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77935000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443134000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.72                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.72                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11796                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15607                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15587                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3800                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.663158                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.896560                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.817478                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1462     38.47%     64.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3800                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997568                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998848                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   123763593000                       # Total gap between requests
system.mem_ctrl.avgGap                     7884035.74                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165376                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1336224.219613414723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6724041.612861158326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 36198.024525131208                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2584                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13023                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72356000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28001.55                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28471.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5298433290                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43063406880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58202378220                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.270338                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 111906730750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14415660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7658310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60218760                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5101950870                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43228865760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58182900900                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.112963                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 112337100000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7293860000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11488502                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11488502                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11488502                       # number of overall hits
system.dcache.overall_hits::total            11488502                       # number of overall hits
system.dcache.demand_misses::.cpu.data         114965                       # number of demand (read+write) misses
system.dcache.demand_misses::total             114965                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        114965                       # number of overall misses
system.dcache.overall_misses::total            114965                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2056144000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2056144000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2056144000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2056144000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11603467                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11603467                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11603467                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11603467                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.009908                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.009908                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.009908                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.009908                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17884.956291                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17884.956291                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17884.956291                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17884.956291                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           39853                       # number of writebacks
system.dcache.writebacks::total                 39853                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       114965                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        114965                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       114965                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       114965                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1826214000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1826214000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1826214000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1826214000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.009908                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.009908                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15884.956291                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15884.956291                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15884.956291                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15884.956291                       # average overall mshr miss latency
system.dcache.replacements                     114453                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7362724                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7362724                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        105639                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            105639                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1600712000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1600712000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7468363                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7468363                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15152.661422                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15152.661422                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       105639                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       105639                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1389434000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1389434000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13152.661422                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13152.661422                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4125778                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4125778                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9326                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9326                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4135104                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4135104                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46834.655801                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 46834.655801                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.909355                       # Cycle average of tags in use
system.dcache.tags.total_refs                11412444                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                114453                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 99.712930                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.909355                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11718432                       # Number of tag accesses
system.dcache.tags.data_accesses             11718432                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          101942                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              120848                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         101942                       # number of overall hits
system.l2cache.overall_hits::total             120848                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2584                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13023                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15607                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2584                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13023                       # number of overall misses
system.l2cache.overall_misses::total            15607                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168861000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856367000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025228000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168861000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856367000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025228000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21490                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       114965                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          136455                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21490                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       114965                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         136455                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120242                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.113278                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.114375                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120242                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.113278                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.114375                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65348.684211                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65690.267188                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65348.684211                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65690.267188                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2584                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13023                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15607                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2584                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13023                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15607                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163693000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830321000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994014000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163693000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830321000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994014000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120242                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.113278                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.114375                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120242                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.113278                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.114375                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63348.684211                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63690.267188                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63348.684211                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63690.267188                       # average overall mshr miss latency
system.l2cache.replacements                      2819                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        39853                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        39853                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        39853                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        39853                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          286                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          286                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        98054                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       116960                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2584                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10169                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168861000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645323000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21490                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       105639                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       127129                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120242                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.071801                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.079990                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65348.684211                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.828892                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2584                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10169                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163693000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    624985000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120242                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071801                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.079990                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63348.684211                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.828892                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12152.176266                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23313                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2819                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.269954                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.685034                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   729.130044                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11382.361188                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044503                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.694724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.741710                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12862                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               287577                       # Number of tag accesses
system.l2cache.tags.data_accesses              287577                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              127129                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         39853                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             95586                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9326                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9326                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         127129                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       344383                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63966                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  408349                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      9908352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11283712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107450000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            431306000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           574825000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123763660000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 123763660000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               123764064000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 619851                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1166001                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.29                       # Real time elapsed on the host
host_tick_rate                             1986976901                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38608908                       # Number of instructions simulated
sim_ops                                      72627386                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123764                       # Number of seconds simulated
sim_ticks                                123764064000                       # Number of ticks simulated
system.cpu.Branches                           8732704                       # Number of branches fetched
system.cpu.committedInsts                    38608908                       # Number of instructions committed
system.cpu.committedOps                      72627386                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7468385                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1723                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4135198                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           180                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49170363                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        123764057                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  123764057                       # Number of busy cycles
system.cpu.num_cc_register_reads             38879281                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21266740                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4917822                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2438600                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              72466436                       # Number of integer alu accesses
system.cpu.num_int_insts                     72466436                       # number of integer instructions
system.cpu.num_int_register_reads           145982012                       # number of times the integer registers were read
system.cpu.num_int_register_writes           59581366                       # number of times the integer registers were written
system.cpu.num_load_insts                     7467339                       # Number of load instructions
system.cpu.num_mem_refs                      11602354                       # number of memory refs
system.cpu.num_store_insts                    4135015                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  60850472     83.78%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::MemRead                  7440727     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4133022      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   72627469                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49148872                       # number of demand (read+write) hits
system.icache.demand_hits::total             49148872                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49148872                       # number of overall hits
system.icache.overall_hits::total            49148872                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392737000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392737000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392737000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392737000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49170363                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49170363                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49170363                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49170363                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000437                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000437                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000437                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000437                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18274.486995                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18274.486995                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18274.486995                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18274.486995                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349757000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349757000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349757000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349757000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16274.580057                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16274.580057                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16274.580057                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16274.580057                       # average overall mshr miss latency
system.icache.replacements                      20986                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49148872                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49148872                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392737000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392737000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49170363                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49170363                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18274.486995                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18274.486995                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349757000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349757000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16274.580057                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16274.580057                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.200610                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006008                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20986                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587916                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.200610                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49191853                       # Number of tag accesses
system.icache.tags.data_accesses             49191853                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10169                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3014                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10169                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15607                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15607    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15607                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19076000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82870000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2584                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13023                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15607                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1336220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6734362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8070582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1336220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1336220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           47057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1336220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6734362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8117639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2584.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63054                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15607                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15607                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150877750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77935000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443134000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.72                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.72                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11796                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15607                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15587                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3800                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.663158                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.896560                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.817478                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1462     38.47%     64.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3800                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997568                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998848                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   123763593000                       # Total gap between requests
system.mem_ctrl.avgGap                     7884035.74                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165376                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1336219.857809452806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6724019.663736963645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 36197.906364807153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2584                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13023                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72356000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28001.55                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28471.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5298433290                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43063562400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58202533740                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.270059                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 111907134750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14415660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7658310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60218760                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5102135550                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43228865760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58183085580                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.112921                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 112337100000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7294264000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11488531                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11488531                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11488531                       # number of overall hits
system.dcache.overall_hits::total            11488531                       # number of overall hits
system.dcache.demand_misses::.cpu.data         114969                       # number of demand (read+write) misses
system.dcache.demand_misses::total             114969                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        114969                       # number of overall misses
system.dcache.overall_misses::total            114969                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2056188000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2056188000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2056188000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2056188000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11603500                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11603500                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11603500                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11603500                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.009908                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.009908                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.009908                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.009908                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17884.716750                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17884.716750                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17884.716750                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17884.716750                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           39854                       # number of writebacks
system.dcache.writebacks::total                 39854                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       114969                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        114969                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       114969                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       114969                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1826250000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1826250000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1826250000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1826250000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.009908                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.009908                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15884.716750                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15884.716750                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15884.716750                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15884.716750                       # average overall mshr miss latency
system.dcache.replacements                     114457                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7362742                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7362742                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        105643                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            105643                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1600756000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1600756000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7468385                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7468385                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15152.504189                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15152.504189                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       105643                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       105643                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1389470000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1389470000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13152.504189                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13152.504189                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4125789                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4125789                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9326                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9326                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4135115                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4135115                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46834.655801                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 46834.655801                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.909359                       # Cycle average of tags in use
system.dcache.tags.total_refs                11412718                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                114457                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 99.711839                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.909359                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11718469                       # Number of tag accesses
system.dcache.tags.data_accesses             11718469                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          101946                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              120852                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         101946                       # number of overall hits
system.l2cache.overall_hits::total             120852                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13023                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15608                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13023                       # number of overall misses
system.l2cache.overall_misses::total            15608                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168861000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856367000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025228000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168861000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856367000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025228000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       114969                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          136460                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       114969                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         136460                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.113274                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.114378                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.113274                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.114378                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65323.404255                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65686.058432                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65323.404255                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65686.058432                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13023                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15608                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13023                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15608                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163693000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830321000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994014000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163693000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830321000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994014000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.113274                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.114378                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.113274                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.114378                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63324.177950                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63686.186571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63324.177950                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63686.186571                       # average overall mshr miss latency
system.l2cache.replacements                      2819                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        39854                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        39854                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        39854                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        39854                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          286                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          286                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        98058                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       116964                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10170                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168861000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645323000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       105643                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       127134                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.071798                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.079994                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65323.404255                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63453.588987                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10170                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163693000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    624985000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071798                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.079994                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63324.177950                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61453.785644                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12152.178589                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23313                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2819                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.269954                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.685039                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   729.129805                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11382.363746                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044503                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.694724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.741710                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12862                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               287586                       # Number of tag accesses
system.l2cache.tags.data_accesses              287586                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              127133                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         39854                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             95589                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9326                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9326                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         127134                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       344395                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63967                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  408362                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      9908672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11284032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107450000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            431319000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           574845000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123764064000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 123764064000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               123764115000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 619383                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1165122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.33                       # Real time elapsed on the host
host_tick_rate                             1985480632                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38608908                       # Number of instructions simulated
sim_ops                                      72627386                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123764                       # Number of seconds simulated
sim_ticks                                123764115000                       # Number of ticks simulated
system.cpu.Branches                           8732704                       # Number of branches fetched
system.cpu.committedInsts                    38608908                       # Number of instructions committed
system.cpu.committedOps                      72627386                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7468385                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1723                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4135198                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           180                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49170363                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        123764057                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  123764057                       # Number of busy cycles
system.cpu.num_cc_register_reads             38879281                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21266740                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4917822                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2438600                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              72466436                       # Number of integer alu accesses
system.cpu.num_int_insts                     72466436                       # number of integer instructions
system.cpu.num_int_register_reads           145982012                       # number of times the integer registers were read
system.cpu.num_int_register_writes           59581366                       # number of times the integer registers were written
system.cpu.num_load_insts                     7467339                       # Number of load instructions
system.cpu.num_mem_refs                      11602354                       # number of memory refs
system.cpu.num_store_insts                    4135015                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  60850472     83.78%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::MemRead                  7440727     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4133022      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   72627469                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49148872                       # number of demand (read+write) hits
system.icache.demand_hits::total             49148872                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49148872                       # number of overall hits
system.icache.overall_hits::total            49148872                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392737000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392737000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392737000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392737000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49170363                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49170363                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49170363                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49170363                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000437                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000437                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000437                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000437                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18274.486995                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18274.486995                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18274.486995                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18274.486995                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349757000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349757000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349757000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349757000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16274.580057                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16274.580057                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16274.580057                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16274.580057                       # average overall mshr miss latency
system.icache.replacements                      20986                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49148872                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49148872                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392737000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392737000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49170363                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49170363                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18274.486995                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18274.486995                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349757000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349757000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16274.580057                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16274.580057                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.200611                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006008                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20986                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587916                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.200611                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49191853                       # Number of tag accesses
system.icache.tags.data_accesses             49191853                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3014                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10170                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15608                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15608    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15608                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19077000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82875250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13023                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15608                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1336736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6734359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8071096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1336736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1336736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           47057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1336736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6734359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8118153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63056                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15608                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150877750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77940000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443152750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.10                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.10                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11797                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15608                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15588                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3800                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.663158                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.896560                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.817478                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1462     38.47%     64.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3800                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997632                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998912                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   123764057000                       # Total gap between requests
system.mem_ctrl.avgGap                     7883563.09                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1336736.419922689209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6724016.892941867933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 36197.891448583461                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13023                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28471.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5298433290                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43063581600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58202552940                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.270021                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 111907185750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14415660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7658310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60225900                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5102158350                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43228865760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58183115520                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.112969                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 112337100000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7294315000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11488531                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11488531                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11488531                       # number of overall hits
system.dcache.overall_hits::total            11488531                       # number of overall hits
system.dcache.demand_misses::.cpu.data         114969                       # number of demand (read+write) misses
system.dcache.demand_misses::total             114969                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        114969                       # number of overall misses
system.dcache.overall_misses::total            114969                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2056188000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2056188000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2056188000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2056188000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11603500                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11603500                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11603500                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11603500                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.009908                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.009908                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.009908                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.009908                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17884.716750                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17884.716750                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17884.716750                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17884.716750                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           39854                       # number of writebacks
system.dcache.writebacks::total                 39854                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       114969                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        114969                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       114969                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       114969                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1826250000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1826250000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1826250000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1826250000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.009908                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.009908                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15884.716750                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15884.716750                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15884.716750                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15884.716750                       # average overall mshr miss latency
system.dcache.replacements                     114457                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7362742                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7362742                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        105643                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            105643                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1600756000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1600756000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7468385                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7468385                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15152.504189                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15152.504189                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       105643                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       105643                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1389470000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1389470000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13152.504189                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13152.504189                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4125789                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4125789                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9326                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9326                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4135115                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4135115                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46834.655801                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 46834.655801                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.909359                       # Cycle average of tags in use
system.dcache.tags.total_refs                11412718                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                114457                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 99.711839                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.909359                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11718469                       # Number of tag accesses
system.dcache.tags.data_accesses             11718469                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          101946                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              120852                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         101946                       # number of overall hits
system.l2cache.overall_hits::total             120852                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13023                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15608                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13023                       # number of overall misses
system.l2cache.overall_misses::total            15608                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856367000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025284000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856367000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025284000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       114969                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          136460                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       114969                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         136460                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.113274                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.114378                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.113274                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.114378                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65689.646335                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65689.646335                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13023                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15608                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13023                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15608                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830321000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994068000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830321000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994068000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.113274                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.114378                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.113274                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.114378                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63689.646335                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63689.646335                       # average overall mshr miss latency
system.l2cache.replacements                      2820                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        39854                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        39854                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        39854                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        39854                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          286                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          286                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        98058                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       116964                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10170                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645379000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       105643                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       127134                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.071798                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.079994                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.095379                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10170                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625039000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071798                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.079994                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.095379                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12152.178882                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23323                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2820                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.270567                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.685039                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   729.129775                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11382.364069                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044503                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.694724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.741710                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12861                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               287587                       # Number of tag accesses
system.l2cache.tags.data_accesses              287587                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              127133                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         39854                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             95589                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9326                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9326                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         127134                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       344395                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63967                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  408362                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      9908672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11284032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107450000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            431319000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           574845000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123764115000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 123764115000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               123764124000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 618919                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1164248                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.38                       # Real time elapsed on the host
host_tick_rate                             1983990439                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38608909                       # Number of instructions simulated
sim_ops                                      72627387                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123764                       # Number of seconds simulated
sim_ticks                                123764124000                       # Number of ticks simulated
system.cpu.Branches                           8732704                       # Number of branches fetched
system.cpu.committedInsts                    38608909                       # Number of instructions committed
system.cpu.committedOps                      72627387                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7468386                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1723                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4135198                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           180                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49170365                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        123764123                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  123764123                       # Number of busy cycles
system.cpu.num_cc_register_reads             38879281                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21266740                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4917822                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2438600                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              72466437                       # Number of integer alu accesses
system.cpu.num_int_insts                     72466437                       # number of integer instructions
system.cpu.num_int_register_reads           145982015                       # number of times the integer registers were read
system.cpu.num_int_register_writes           59581367                       # number of times the integer registers were written
system.cpu.num_load_insts                     7467340                       # Number of load instructions
system.cpu.num_mem_refs                      11602355                       # number of memory refs
system.cpu.num_store_insts                    4135015                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  60850472     83.78%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::MemRead                  7440728     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4133022      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   72627470                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49148874                       # number of demand (read+write) hits
system.icache.demand_hits::total             49148874                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49148874                       # number of overall hits
system.icache.overall_hits::total            49148874                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49170365                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49170365                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49170365                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49170365                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000437                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000437                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000437                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000437                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49148874                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49148874                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49170365                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49170365                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000437                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.200611                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.200611                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982814                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49191856                       # Number of tag accesses
system.icache.tags.data_accesses             49191856                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3015                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10170                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15608                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15608    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15608                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19078000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82875250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13023                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15608                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1336736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6734359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8071095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1336736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1336736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 47057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           47057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1336736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6734359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8118152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63056                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15608                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150877750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77940000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443152750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.10                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.10                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11797                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15608                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15588                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3800                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.663158                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.896560                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.817478                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1462     38.47%     64.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3800                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997632                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998912                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   123764057000                       # Total gap between requests
system.mem_ctrl.avgGap                     7883563.09                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1336736.322716589551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6724016.403978263959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 36197.888816309969                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13023                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28471.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5298433290                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43063585440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58202556780                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.270018                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 111907194750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14415660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7658310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60225900                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9769702800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5102162910                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43228865760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58183120080                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.112971                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 112337100000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4132700000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7294324000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11488532                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11488532                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11488532                       # number of overall hits
system.dcache.overall_hits::total            11488532                       # number of overall hits
system.dcache.demand_misses::.cpu.data         114969                       # number of demand (read+write) misses
system.dcache.demand_misses::total             114969                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        114969                       # number of overall misses
system.dcache.overall_misses::total            114969                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2056188000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2056188000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2056188000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2056188000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11603501                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11603501                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11603501                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11603501                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.009908                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.009908                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.009908                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.009908                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17884.716750                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17884.716750                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17884.716750                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17884.716750                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           39854                       # number of writebacks
system.dcache.writebacks::total                 39854                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       114969                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        114969                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       114969                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       114969                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1826250000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1826250000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1826250000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1826250000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.009908                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.009908                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.009908                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15884.716750                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15884.716750                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15884.716750                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15884.716750                       # average overall mshr miss latency
system.dcache.replacements                     114457                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7362743                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7362743                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        105643                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            105643                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1600756000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1600756000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7468386                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7468386                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014145                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15152.504189                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15152.504189                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       105643                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       105643                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1389470000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1389470000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014145                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13152.504189                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13152.504189                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4125789                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4125789                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9326                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9326                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    455432000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4135115                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4135115                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002255                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 48834.655801                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9326                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    436780000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002255                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46834.655801                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 46834.655801                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.909359                       # Cycle average of tags in use
system.dcache.tags.total_refs                11412718                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                114457                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 99.711839                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.909359                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997870                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11718470                       # Number of tag accesses
system.dcache.tags.data_accesses             11718470                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          101946                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              120852                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         101946                       # number of overall hits
system.l2cache.overall_hits::total             120852                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13023                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15608                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13023                       # number of overall misses
system.l2cache.overall_misses::total            15608                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856367000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025284000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856367000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025284000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       114969                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          136460                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       114969                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         136460                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.113274                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.114378                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.113274                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.114378                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65689.646335                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65758.043462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65689.646335                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13023                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15608                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13023                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15608                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830321000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994068000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830321000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994068000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.113274                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.114378                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.113274                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.114378                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63689.646335                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63758.043462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63689.646335                       # average overall mshr miss latency
system.l2cache.replacements                      2820                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        39854                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        39854                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        39854                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        39854                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          287                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          287                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3888                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5438                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9326                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.583101                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69861.162192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5438                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.583101                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67861.162192                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        98058                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       116964                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10170                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645379000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       105643                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       127134                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.071798                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.079994                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.095379                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10170                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625039000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071798                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.079994                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.095379                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12152.178934                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23323                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2820                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.270567                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.685039                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   729.129769                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11382.364125                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044503                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.694724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.741710                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12861                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               287588                       # Number of tag accesses
system.l2cache.tags.data_accesses              287588                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              127134                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         39854                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             95590                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9326                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9326                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         127134                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       344395                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  408364                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      9908672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11284096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            431320000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           574845000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123764124000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 123764124000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124745483000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 618794                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1163843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.89                       # Real time elapsed on the host
host_tick_rate                             1983628413                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914349                       # Number of instructions simulated
sim_ops                                      73191175                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124745                       # Number of seconds simulated
sim_ticks                                124745483000                       # Number of ticks simulated
system.cpu.Branches                           8801392                       # Number of branches fetched
system.cpu.committedInsts                    38914349                       # Number of instructions committed
system.cpu.committedOps                      73191175                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527536                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4165985                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49560948                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124745476                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124745476                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180226                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432582                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955724                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457576                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030225                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030225                       # number of integer instructions
system.cpu.num_int_register_reads           147130744                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60045681                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526490                       # Number of load instructions
system.cpu.num_mem_refs                      11692291                       # number of memory refs
system.cpu.num_store_insts                    4165801                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324324     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499878     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163808      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191258                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539457                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539457                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539457                       # number of overall hits
system.icache.overall_hits::total            49539457                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49560948                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49560948                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49560948                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49560948                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539457                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539457                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49560948                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49560948                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206899                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206899                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582439                       # Number of tag accesses
system.icache.tags.data_accesses             49582439                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3016                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5438                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10170                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15608                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15608    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15608                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19079000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82875250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13023                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15608                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6681380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8007601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6681380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8054288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63308                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15608                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150877750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77940000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443152750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.10                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.10                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11797                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15608                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15588                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997632                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998912                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   123764057000                       # Total gap between requests
system.mem_ctrl.avgGap                     7883563.09                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326220.365029169014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6671119.306179607287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35913.124004658348                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13023                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28471.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428512640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659077160                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.230070                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112855793750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14415660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60225900                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119095330                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591448640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640083815                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077813                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279579250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7300443750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576211                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576211                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576211                       # number of overall hits
system.dcache.overall_hits::total            11576211                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117227                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117227                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117227                       # number of overall misses
system.dcache.overall_misses::total            117227                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081015000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081015000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081015000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081015000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693438                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693438                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693438                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693438                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010025                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010025                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010025                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010025                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17752.011055                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17752.011055                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17752.011055                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17752.011055                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40475                       # number of writebacks
system.dcache.writebacks::total                 40475                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117227                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117227                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117227                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117227                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846563000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846563000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846563000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846563000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010025                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010025                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15752.028116                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15752.028116                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15752.028116                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15752.028116                       # average overall mshr miss latency
system.dcache.replacements                     116714                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7419966                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7419966                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107570                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107570                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1621953000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1621953000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527536                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527536                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15078.116575                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15078.116575                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107570                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107570                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406813000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406813000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13078.116575                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13078.116575                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156245                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156245                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9657                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9657                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459062000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459062000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165902                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165902                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47536.709123                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47536.709123                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9657                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9657                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439750000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439750000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45536.916227                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45536.916227                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917939                       # Cycle average of tags in use
system.dcache.tags.total_refs                11688561                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116714                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.147035                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917939                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810664                       # Number of tag accesses
system.dcache.tags.data_accesses             11810664                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104203                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123109                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104203                       # number of overall hits
system.l2cache.overall_hits::total             123109                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13024                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15609                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13024                       # number of overall misses
system.l2cache.overall_misses::total            15609                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856367000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025284000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856367000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025284000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117227                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138718                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117227                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138718                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111101                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112523                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111101                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112523                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65752.994472                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65685.437888                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65752.994472                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65685.437888                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13024                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15609                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13024                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15609                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830321000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994068000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830321000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994068000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111101                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112523                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111101                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112523                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63753.148034                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63685.566020                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63753.148034                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63685.566020                       # average overall mshr miss latency
system.l2cache.replacements                      2820                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40475                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40475                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40475                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40475                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          287                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          287                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4218                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4218                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9657                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9657                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563218                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563218                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69848.317705                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69848.317705                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369029000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563218                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563218                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67848.685420                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67848.685420                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99985                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118891                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10170                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645379000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107570                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129061                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070512                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078800                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.095379                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10170                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625039000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070512                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078800                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.095379                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.778752                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23323                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2820                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.270567                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695384                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.562333                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.521036                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12861                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292103                       # Number of tag accesses
system.l2cache.tags.data_accesses              292103                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129061                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40475                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97226                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9657                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9656                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129061                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351167                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415136                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10092864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438319000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586130000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124745483000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124745483000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124745505000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 618402                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1163105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.93                       # Real time elapsed on the host
host_tick_rate                             1982371106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914349                       # Number of instructions simulated
sim_ops                                      73191175                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124746                       # Number of seconds simulated
sim_ticks                                124745505000                       # Number of ticks simulated
system.cpu.Branches                           8801392                       # Number of branches fetched
system.cpu.committedInsts                    38914349                       # Number of instructions committed
system.cpu.committedOps                      73191175                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527536                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4165985                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49560948                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124745476                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124745476                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180226                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432582                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955724                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457576                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030225                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030225                       # number of integer instructions
system.cpu.num_int_register_reads           147130744                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60045681                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526490                       # Number of load instructions
system.cpu.num_mem_refs                      11692291                       # number of memory refs
system.cpu.num_store_insts                    4165801                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324324     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499878     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163808      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191258                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539457                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539457                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539457                       # number of overall hits
system.icache.overall_hits::total            49539457                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49560948                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49560948                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49560948                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49560948                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539457                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539457                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49560948                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49560948                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206899                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206899                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582439                       # Number of tag accesses
system.icache.tags.data_accesses             49582439                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3016                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10170                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15609                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19080000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82880250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13024                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15609                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6681892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8008112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6681892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8054799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63308                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15609                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15609                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150877750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77940000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443152750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.10                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.10                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11797                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15609                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15588                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997632                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998976                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124745476000                       # Total gap between requests
system.mem_ctrl.avgGap                     7945571.72                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326220.131138192024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6671118.129667277448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35913.117671053558                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13024                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28468.83                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428520800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659085320                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.230052                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112855815750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14415660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60225900                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119095330                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591456800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640091975                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077795                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279601250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7300443750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576211                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576211                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576211                       # number of overall hits
system.dcache.overall_hits::total            11576211                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117227                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117227                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117227                       # number of overall misses
system.dcache.overall_misses::total            117227                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081015000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081015000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081015000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081015000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693438                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693438                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693438                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693438                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010025                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010025                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010025                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010025                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17752.011055                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17752.011055                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17752.011055                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17752.011055                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40475                       # number of writebacks
system.dcache.writebacks::total                 40475                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117227                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117227                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117227                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117227                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846563000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846563000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846563000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846563000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010025                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010025                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15752.028116                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15752.028116                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15752.028116                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15752.028116                       # average overall mshr miss latency
system.dcache.replacements                     116714                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7419966                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7419966                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107570                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107570                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1621953000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1621953000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527536                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527536                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15078.116575                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15078.116575                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107570                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107570                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406813000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406813000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13078.116575                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13078.116575                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156245                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156245                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9657                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9657                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459062000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459062000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165902                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165902                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47536.709123                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47536.709123                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9657                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9657                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439750000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439750000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45536.916227                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45536.916227                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917939                       # Cycle average of tags in use
system.dcache.tags.total_refs                11688561                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116714                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.147035                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917939                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810664                       # Number of tag accesses
system.dcache.tags.data_accesses             11810664                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104203                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123109                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104203                       # number of overall hits
system.l2cache.overall_hits::total             123109                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13024                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15609                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13024                       # number of overall misses
system.l2cache.overall_misses::total            15609                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856394000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025311000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856394000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025311000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117227                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138718                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117227                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138718                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111101                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112523                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111101                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112523                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65755.067568                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65687.167660                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65755.067568                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65687.167660                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13024                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15609                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13024                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15609                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830346000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994093000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830346000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994093000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111101                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112523                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111101                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112523                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63755.067568                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63687.167660                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63755.067568                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63687.167660                       # average overall mshr miss latency
system.l2cache.replacements                      2821                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40475                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40475                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40475                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40475                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          287                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          287                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4218                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4218                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9657                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9657                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563218                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563218                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563218                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563218                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99985                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118891                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10170                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645379000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107570                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129061                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070512                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078800                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.095379                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10170                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625039000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070512                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078800                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.095379                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.778877                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25708                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2821                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.113080                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695384                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.562320                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.521173                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292104                       # Number of tag accesses
system.l2cache.tags.data_accesses              292104                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129061                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40475                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97226                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9657                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9656                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129061                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351167                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415136                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10092864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438319000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586130000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124745505000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124745505000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124745514000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 617985                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1162322                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.97                       # Real time elapsed on the host
host_tick_rate                             1981036469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914351                       # Number of instructions simulated
sim_ops                                      73191179                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124746                       # Number of seconds simulated
sim_ticks                                124745514000                       # Number of ticks simulated
system.cpu.Branches                           8801393                       # Number of branches fetched
system.cpu.committedInsts                    38914351                       # Number of instructions committed
system.cpu.committedOps                      73191179                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527537                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4165985                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49560950                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124745513                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124745513                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180231                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432582                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955725                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457576                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030229                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030229                       # number of integer instructions
system.cpu.num_int_register_reads           147130751                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60045683                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526490                       # Number of load instructions
system.cpu.num_mem_refs                      11692292                       # number of memory refs
system.cpu.num_store_insts                    4165802                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324327     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499878     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163809      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191262                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539459                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539459                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539459                       # number of overall hits
system.icache.overall_hits::total            49539459                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49560950                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49560950                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49560950                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49560950                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539459                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539459                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49560950                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49560950                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206900                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206900                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582441                       # Number of tag accesses
system.icache.tags.data_accesses             49582441                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3017                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10170                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15609                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19081000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82880250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13024                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15609                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6681892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8008112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6681892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8054799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63308                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15609                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15609                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150877750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77940000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443152750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.10                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.10                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11797                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15609                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15588                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997632                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998976                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124745476000                       # Total gap between requests
system.mem_ctrl.avgGap                     7945571.72                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326220.035455543548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6671117.648366898298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35913.115080034062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13024                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28468.83                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428524640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659089160                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.230049                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112855824750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14415660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60225900                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119095330                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591460640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640095815                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077792                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279610250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7300443750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576212                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576212                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576212                       # number of overall hits
system.dcache.overall_hits::total            11576212                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117227                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117227                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117227                       # number of overall misses
system.dcache.overall_misses::total            117227                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081048000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081048000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081048000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081048000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693439                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693439                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693439                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693439                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010025                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010025                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010025                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010025                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17752.292561                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17752.292561                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17752.292561                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17752.292561                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40475                       # number of writebacks
system.dcache.writebacks::total                 40475                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117227                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117227                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117227                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117227                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846594000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846594000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846594000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846594000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010025                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010025                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15752.292561                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15752.292561                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15752.292561                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15752.292561                       # average overall mshr miss latency
system.dcache.replacements                     116715                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7419967                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7419967                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107570                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107570                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1621953000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1621953000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527537                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527537                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15078.116575                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15078.116575                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107570                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107570                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406813000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406813000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13078.116575                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13078.116575                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156245                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156245                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9657                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9657                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459095000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459095000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165902                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165902                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47540.126333                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47540.126333                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9657                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9657                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439781000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439781000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45540.126333                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45540.126333                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917939                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689713                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116715                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.156047                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917939                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810666                       # Number of tag accesses
system.dcache.tags.data_accesses             11810666                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104203                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123109                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104203                       # number of overall hits
system.l2cache.overall_hits::total             123109                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13024                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15609                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13024                       # number of overall misses
system.l2cache.overall_misses::total            15609                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856394000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025311000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856394000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025311000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117227                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138718                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117227                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138718                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111101                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112523                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111101                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112523                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65755.067568                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65687.167660                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65755.067568                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65687.167660                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13024                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15609                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13024                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15609                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830346000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994093000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830346000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994093000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111101                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112523                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111101                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112523                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63755.067568                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63687.167660                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63755.067568                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63687.167660                       # average overall mshr miss latency
system.l2cache.replacements                      2821                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40475                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40475                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40475                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40475                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          288                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          288                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4218                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4218                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9657                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9657                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563218                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563218                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563218                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563218                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99985                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118891                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10170                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645379000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107570                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129061                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070512                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078800                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.348055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.095379                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10170                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625039000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070512                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078800                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.348055                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.095379                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.778928                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25708                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2821                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.113080                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695384                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.562315                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.521229                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292105                       # Number of tag accesses
system.l2cache.tags.data_accesses              292105                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129061                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40475                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97227                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9657                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9657                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129061                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351169                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415138                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10092928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438320000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586135000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124745514000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124745514000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124745704000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 617596                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1161589                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.01                       # Real time elapsed on the host
host_tick_rate                             1979786554                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914409                       # Number of instructions simulated
sim_ops                                      73191285                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124746                       # Number of seconds simulated
sim_ticks                                124745704000                       # Number of ticks simulated
system.cpu.Branches                           8801406                       # Number of branches fetched
system.cpu.committedInsts                    38914409                       # Number of instructions committed
system.cpu.committedOps                      73191285                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527544                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4165994                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561026                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124745697                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124745697                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180277                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432608                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955733                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457580                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030335                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030335                       # number of integer instructions
system.cpu.num_int_register_reads           147130968                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60045767                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526497                       # Number of load instructions
system.cpu.num_mem_refs                      11692308                       # number of memory refs
system.cpu.num_store_insts                    4165811                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324417     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499885     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163818      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191368                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539535                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539535                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539535                       # number of overall hits
system.icache.overall_hits::total            49539535                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561026                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561026                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561026                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561026                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539535                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539535                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561026                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561026                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206901                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206901                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582517                       # Number of tag accesses
system.icache.tags.data_accesses             49582517                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3018                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10170                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15609                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19082000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82880250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              998976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13024                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15609                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6681881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8008099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6681881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8054786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13003.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63308                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15609                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15609                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150877750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77940000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443152750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.10                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.10                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11797                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15609                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15588                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997632                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   998976                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124745476000                       # Total gap between requests
system.mem_ctrl.avgGap                     7945571.72                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832192                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326218.015491739847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6671107.487597328611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35913.060380820811                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13024                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370778000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28468.83                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428597600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659162120                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.229918                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112856014750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14415660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60225900                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119095330                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640168775                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077661                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7300443750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576227                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576227                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576227                       # number of overall hits
system.dcache.overall_hits::total            11576227                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117228                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117228                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117228                       # number of overall misses
system.dcache.overall_misses::total            117228                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081048000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081048000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081048000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081048000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693455                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693455                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693455                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693455                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010025                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010025                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010025                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010025                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17752.141127                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17752.141127                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17752.141127                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17752.141127                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40475                       # number of writebacks
system.dcache.writebacks::total                 40475                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117228                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117228                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117228                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117228                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846594000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846594000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846594000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846594000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010025                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010025                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15752.158187                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15752.158187                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15752.158187                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15752.158187                       # average overall mshr miss latency
system.dcache.replacements                     116715                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7419973                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7419973                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107571                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107571                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1621953000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1621953000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527544                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527544                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15077.976406                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15077.976406                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107571                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107571                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406813000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406813000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13077.994999                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13077.994999                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156254                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156254                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9657                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9657                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459095000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459095000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165911                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165911                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47540.126333                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47540.126333                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9657                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9657                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439781000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439781000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45540.126333                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45540.126333                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917941                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689713                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116715                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.156047                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917941                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810682                       # Number of tag accesses
system.dcache.tags.data_accesses             11810682                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104203                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123109                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104203                       # number of overall hits
system.l2cache.overall_hits::total             123109                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13025                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15610                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13025                       # number of overall misses
system.l2cache.overall_misses::total            15610                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856394000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025311000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856394000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025311000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117228                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138719                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117228                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138719                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111108                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112530                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111108                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112530                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65750.019194                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65682.959641                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65750.019194                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65682.959641                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13025                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15610                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13025                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15610                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830346000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994093000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830346000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994093000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111108                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112530                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111108                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112530                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63750.172745                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63683.087764                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63750.172745                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63683.087764                       # average overall mshr miss latency
system.l2cache.replacements                      2821                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40475                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40475                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40475                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40475                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          288                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          288                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4218                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4218                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9657                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9657                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563218                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563218                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563218                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563218                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99985                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118891                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7586                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10171                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476462000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645379000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107571                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129062                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070521                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078807                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62808.067493                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63452.856160                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7586                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10171                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461292000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625039000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070521                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078807                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60808.331136                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61453.052797                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.780003                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25708                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2821                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.113080                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695386                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.562206                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.522411                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292106                       # Number of tag accesses
system.l2cache.tags.data_accesses              292106                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129061                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40475                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97227                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9657                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9657                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129062                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351170                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415139                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10092928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438321000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586135000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124745704000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124745704000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124745769000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 617208                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1160860                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.05                       # Real time elapsed on the host
host_tick_rate                             1978545195                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914409                       # Number of instructions simulated
sim_ops                                      73191285                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124746                       # Number of seconds simulated
sim_ticks                                124745769000                       # Number of ticks simulated
system.cpu.Branches                           8801406                       # Number of branches fetched
system.cpu.committedInsts                    38914409                       # Number of instructions committed
system.cpu.committedOps                      73191285                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527544                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4165994                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561026                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124745697                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124745697                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180277                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432608                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955733                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457580                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030335                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030335                       # number of integer instructions
system.cpu.num_int_register_reads           147130968                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60045767                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526497                       # Number of load instructions
system.cpu.num_mem_refs                      11692308                       # number of memory refs
system.cpu.num_store_insts                    4165811                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324417     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499885     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163818      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191368                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539535                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539535                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539535                       # number of overall hits
system.icache.overall_hits::total            49539535                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561026                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561026                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561026                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561026                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539535                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539535                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561026                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561026                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206901                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206901                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582517                       # Number of tag accesses
system.icache.tags.data_accesses             49582517                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10171                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3018                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10171                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15610                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19083000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82885750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13025                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15610                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6682391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8008608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6682391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8055295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13004.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63310                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15610                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77945000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443185250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.36                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.36                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11797                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15610                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15589                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997696                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999040                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124745697000                       # Total gap between requests
system.mem_ctrl.avgGap                     7945079.74                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832256                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326217.324452903820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6671617.055004085414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35913.041667970319                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13025                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370810500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28469.14                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428622560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659187080                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.229873                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112856079750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60233040                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119124970                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640212695                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077768                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7300508750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576227                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576227                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576227                       # number of overall hits
system.dcache.overall_hits::total            11576227                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117228                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117228                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117228                       # number of overall misses
system.dcache.overall_misses::total            117228                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081048000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081048000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081048000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081048000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693455                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693455                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693455                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693455                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010025                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010025                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010025                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010025                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17752.141127                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17752.141127                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17752.141127                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17752.141127                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40475                       # number of writebacks
system.dcache.writebacks::total                 40475                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117228                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117228                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117228                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117228                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846594000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846594000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846594000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846594000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010025                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010025                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15752.158187                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15752.158187                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15752.158187                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15752.158187                       # average overall mshr miss latency
system.dcache.replacements                     116715                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7419973                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7419973                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107571                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107571                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1621953000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1621953000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527544                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527544                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15077.976406                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15077.976406                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107571                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107571                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406813000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406813000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13077.994999                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13077.994999                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156254                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156254                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9657                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9657                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459095000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459095000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165911                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165911                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47540.126333                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47540.126333                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9657                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9657                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439781000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439781000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45540.126333                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45540.126333                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917942                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689713                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116715                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.156047                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917942                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810682                       # Number of tag accesses
system.dcache.tags.data_accesses             11810682                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104203                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123109                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104203                       # number of overall hits
system.l2cache.overall_hits::total             123109                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13025                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15610                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13025                       # number of overall misses
system.l2cache.overall_misses::total            15610                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856464000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025381000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856464000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025381000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117228                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138719                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117228                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138719                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111108                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112530                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111108                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112530                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65755.393474                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65687.443946                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65755.393474                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65687.443946                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13025                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15610                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13025                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15610                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830414000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994161000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830414000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994161000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111108                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112530                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111108                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112530                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63755.393474                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63687.443946                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63755.393474                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63687.443946                       # average overall mshr miss latency
system.l2cache.replacements                      2822                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40475                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40475                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40475                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40475                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          288                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          288                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4218                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4218                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9657                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9657                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563218                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563218                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563218                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563218                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99985                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118891                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7586                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10171                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476532000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645449000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107571                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129062                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070521                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078807                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62817.295017                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.738472                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7586                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10171                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461360000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625107000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070521                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078807                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60817.295017                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.738472                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.780371                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25709                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2822                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.110206                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695387                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.562168                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.522816                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292107                       # Number of tag accesses
system.l2cache.tags.data_accesses              292107                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129061                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40475                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97227                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9657                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9657                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129062                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351170                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415139                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10092928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438321000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586135000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124745769000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124745769000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124745780000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 616796                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1160085                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.09                       # Real time elapsed on the host
host_tick_rate                             1977224927                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914412                       # Number of instructions simulated
sim_ops                                      73191289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124746                       # Number of seconds simulated
sim_ticks                                124745780000                       # Number of ticks simulated
system.cpu.Branches                           8801407                       # Number of branches fetched
system.cpu.committedInsts                    38914412                       # Number of instructions committed
system.cpu.committedOps                      73191289                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527545                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4165994                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561029                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124745779                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124745779                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180277                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432610                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955733                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457580                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030339                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030339                       # number of integer instructions
system.cpu.num_int_register_reads           147130976                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60045770                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526498                       # Number of load instructions
system.cpu.num_mem_refs                      11692309                       # number of memory refs
system.cpu.num_store_insts                    4165811                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324420     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499886     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163818      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191372                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539538                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539538                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539538                       # number of overall hits
system.icache.overall_hits::total            49539538                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561029                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561029                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561029                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561029                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539538                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539538                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561029                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561029                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206901                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206901                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582520                       # Number of tag accesses
system.icache.tags.data_accesses             49582520                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10171                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3019                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10171                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15610                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19084000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82885750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13025                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15610                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6682390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8008608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6682390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8055295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13004.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63310                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15610                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77945000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443185250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.36                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.36                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11797                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15610                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15589                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997696                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999040                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124745697000                       # Total gap between requests
system.mem_ctrl.avgGap                     7945079.74                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832256                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326217.207507941406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6671616.466705326922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35913.038501182164                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13025                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370810500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28469.14                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428626400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659190920                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.229862                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112856090750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60233040                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119129530                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640217255                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077763                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7300519750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576228                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576228                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576228                       # number of overall hits
system.dcache.overall_hits::total            11576228                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117228                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117228                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117228                       # number of overall misses
system.dcache.overall_misses::total            117228                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081124000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081124000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081124000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081124000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693456                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693456                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693456                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693456                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010025                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010025                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010025                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010025                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17752.789436                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17752.789436                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17752.789436                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17752.789436                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40476                       # number of writebacks
system.dcache.writebacks::total                 40476                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117228                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117228                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117228                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117228                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846668000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846668000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846668000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846668000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010025                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010025                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15752.789436                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15752.789436                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15752.789436                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15752.789436                       # average overall mshr miss latency
system.dcache.replacements                     116716                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7419974                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7419974                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107571                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107571                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622029000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622029000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527545                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527545                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15078.682916                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15078.682916                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107571                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107571                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406887000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406887000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13078.682916                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13078.682916                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156254                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156254                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9657                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9657                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459095000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459095000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165911                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165911                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47540.126333                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47540.126333                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9657                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9657                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439781000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439781000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45540.126333                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45540.126333                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917942                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689714                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116716                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.155197                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917942                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810684                       # Number of tag accesses
system.dcache.tags.data_accesses             11810684                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104203                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123109                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104203                       # number of overall hits
system.l2cache.overall_hits::total             123109                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13025                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15610                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13025                       # number of overall misses
system.l2cache.overall_misses::total            15610                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856464000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025381000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856464000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025381000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117228                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138719                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117228                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138719                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111108                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112530                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111108                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112530                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65755.393474                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65687.443946                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65755.393474                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65687.443946                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13025                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15610                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13025                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15610                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830414000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994161000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830414000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994161000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111108                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112530                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111108                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112530                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63755.393474                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63687.443946                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63755.393474                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63687.443946                       # average overall mshr miss latency
system.l2cache.replacements                      2823                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40476                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40476                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40476                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40476                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          288                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          288                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4218                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4218                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9657                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9657                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563218                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563218                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563218                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563218                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99985                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118891                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7586                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10171                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476532000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645449000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107571                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129062                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070521                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078807                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62817.295017                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.738472                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7586                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10171                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461360000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625107000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070521                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078807                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60817.295017                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.738472                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.780434                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25710                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2823                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.107333                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695387                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.562162                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.522884                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292109                       # Number of tag accesses
system.l2cache.tags.data_accesses              292109                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129062                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40476                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97227                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9657                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9657                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129062                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351172                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415141                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438326000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586140000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124745780000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124745780000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124746012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 616403                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1159346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.13                       # Real time elapsed on the host
host_tick_rate                             1975965341                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914480                       # Number of instructions simulated
sim_ops                                      73191417                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124746                       # Number of seconds simulated
sim_ticks                                124746012000                       # Number of ticks simulated
system.cpu.Branches                           8801422                       # Number of branches fetched
system.cpu.committedInsts                    38914480                       # Number of instructions committed
system.cpu.committedOps                      73191417                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527562                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4165998                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561115                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124746011                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124746011                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180358                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432652                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955741                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457584                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030467                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030467                       # number of integer instructions
system.cpu.num_int_register_reads           147131236                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60045879                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526515                       # Number of load instructions
system.cpu.num_mem_refs                      11692330                       # number of memory refs
system.cpu.num_store_insts                    4165815                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324527     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499903     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163822      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191500                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539624                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539624                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539624                       # number of overall hits
system.icache.overall_hits::total            49539624                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561115                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561115                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561115                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561115                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539624                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539624                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561115                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561115                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206903                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206903                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582606                       # Number of tag accesses
system.icache.tags.data_accesses             49582606                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10171                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3020                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10171                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15610                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19085000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82885750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13025                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15610                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6682378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8008593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6682378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8055280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13004.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63310                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15610                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77945000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443185250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.36                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.36                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11797                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15610                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15589                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997696                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999040                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124745697000                       # Total gap between requests
system.mem_ctrl.avgGap                     7945079.74                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832256                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326214.741037172265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6671604.058973845094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.971710871207                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13025                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370810500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28469.14                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428715680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659280200                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.229703                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112856322750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60233040                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119235550                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640323275                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077739                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7300751750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576247                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576247                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576247                       # number of overall hits
system.dcache.overall_hits::total            11576247                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117230                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117230                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117230                       # number of overall misses
system.dcache.overall_misses::total            117230                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081146000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081146000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081146000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081146000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693477                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693477                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693477                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693477                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010025                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010025                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010025                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010025                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17752.674230                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17752.674230                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17752.674230                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17752.674230                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40476                       # number of writebacks
system.dcache.writebacks::total                 40476                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117230                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117230                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117230                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117230                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846686000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846686000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846686000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846686000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010025                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010025                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15752.674230                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15752.674230                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15752.674230                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15752.674230                       # average overall mshr miss latency
system.dcache.replacements                     116718                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7419990                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7419990                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107572                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107572                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622040000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622040000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527562                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527562                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014290                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15078.645001                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15078.645001                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107572                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107572                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406896000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406896000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014290                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13078.645001                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13078.645001                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156257                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156257                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9658                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9658                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459106000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459106000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165915                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165915                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47536.342928                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47536.342928                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9658                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9658                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439790000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439790000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45536.342928                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45536.342928                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917944                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689717                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116718                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.153507                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917944                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810707                       # Number of tag accesses
system.dcache.tags.data_accesses             11810707                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104205                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123111                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104205                       # number of overall hits
system.l2cache.overall_hits::total             123111                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13025                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15610                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13025                       # number of overall misses
system.l2cache.overall_misses::total            15610                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856464000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025381000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856464000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025381000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117230                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138721                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117230                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138721                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111106                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112528                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111106                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112528                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65755.393474                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65687.443946                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65755.393474                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65687.443946                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13025                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15610                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13025                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15610                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830414000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994161000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830414000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994161000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111106                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112528                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111106                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112528                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63755.393474                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63687.443946                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63755.393474                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63687.443946                       # average overall mshr miss latency
system.l2cache.replacements                      2823                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40476                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40476                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40476                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40476                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          289                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          289                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4219                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4219                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9658                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9658                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563160                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563160                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563160                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563160                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99986                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118892                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7586                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10171                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476532000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645449000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107572                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129063                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070520                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078806                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62817.295017                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.738472                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7586                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10171                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461360000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625107000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070520                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078806                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60817.295017                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.738472                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.781747                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25710                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2823                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.107333                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695391                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.562029                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.524327                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292113                       # Number of tag accesses
system.l2cache.tags.data_accesses              292113                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129063                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40476                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97229                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9658                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9658                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129063                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351178                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415147                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438330000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586150000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746012000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124746012000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124746202000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 616015                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1158615                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.17                       # Real time elapsed on the host
host_tick_rate                             1974719895                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914538                       # Number of instructions simulated
sim_ops                                      73191523                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124746                       # Number of seconds simulated
sim_ticks                                124746202000                       # Number of ticks simulated
system.cpu.Branches                           8801435                       # Number of branches fetched
system.cpu.committedInsts                    38914538                       # Number of instructions committed
system.cpu.committedOps                      73191523                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527569                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166007                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561191                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124746195                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124746195                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180404                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432678                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955749                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457588                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030573                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030573                       # number of integer instructions
system.cpu.num_int_register_reads           147131453                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60045963                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526522                       # Number of load instructions
system.cpu.num_mem_refs                      11692346                       # number of memory refs
system.cpu.num_store_insts                    4165824                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324617     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499910     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163831      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191606                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539700                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539700                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539700                       # number of overall hits
system.icache.overall_hits::total            49539700                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561191                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561191                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561191                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561191                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539700                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539700                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561191                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561191                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206904                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206904                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582682                       # Number of tag accesses
system.icache.tags.data_accesses             49582682                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10171                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3021                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10171                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15610                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19086000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82885750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13025                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15610                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6682368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8008580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6682368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8055267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13004.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63310                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15610                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77945000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443185250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9679.36                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28429.36                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11797                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15610                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15589                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997696                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999040                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124745697000                       # Total gap between requests
system.mem_ctrl.avgGap                     7945079.74                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832256                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326212.721089496510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6671593.897503989749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.917012094687                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13025                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370810500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28469.14                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428788640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659353160                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.229572                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112856512750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60233040                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119322190                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640409915                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077718                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7300941750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576262                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576262                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576262                       # number of overall hits
system.dcache.overall_hits::total            11576262                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117231                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117231                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117231                       # number of overall misses
system.dcache.overall_misses::total            117231                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081146000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081146000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081146000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081146000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693493                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693493                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693493                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693493                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010025                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010025                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010025                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010025                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17752.522797                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17752.522797                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17752.522797                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17752.522797                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40476                       # number of writebacks
system.dcache.writebacks::total                 40476                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117231                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117231                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117231                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117231                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846686000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846686000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846686000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846686000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010025                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010025                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15752.539857                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15752.539857                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15752.539857                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15752.539857                       # average overall mshr miss latency
system.dcache.replacements                     116718                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7419996                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7419996                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107573                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107573                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622040000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622040000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527569                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527569                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15078.504829                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15078.504829                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107573                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107573                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406896000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406896000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13078.523421                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13078.523421                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156266                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156266                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9658                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9658                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459106000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459106000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165924                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165924                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47536.342928                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47536.342928                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9658                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9658                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439790000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439790000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45536.342928                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45536.342928                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917945                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689717                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116718                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.153507                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917945                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810723                       # Number of tag accesses
system.dcache.tags.data_accesses             11810723                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104205                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123111                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104205                       # number of overall hits
system.l2cache.overall_hits::total             123111                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13026                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15611                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13026                       # number of overall misses
system.l2cache.overall_misses::total            15611                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856464000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025381000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856464000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025381000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117231                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138722                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117231                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138722                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111114                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112534                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111114                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112534                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65750.345463                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65683.236180                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65750.345463                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65683.236180                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13026                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15611                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13026                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15611                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830414000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994161000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830414000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994161000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111114                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112534                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111114                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112534                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63750.499002                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63683.364294                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63750.499002                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63683.364294                       # average overall mshr miss latency
system.l2cache.replacements                      2823                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40476                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40476                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40476                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40476                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          289                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          289                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4219                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4219                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9658                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9658                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563160                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563160                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563160                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563160                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99986                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118892                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7587                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10172                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476532000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645449000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107573                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129064                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070529                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078814                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62809.015421                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63453.499803                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7587                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10172                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461360000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625107000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070529                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078814                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60809.279030                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61453.696422                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.782823                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25710                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2823                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.107333                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695395                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561920                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.525508                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292114                       # Number of tag accesses
system.l2cache.tags.data_accesses              292114                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129063                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40476                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97229                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9658                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9658                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129064                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351179                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415148                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438331000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586150000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746202000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124746202000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124746253000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 615611                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1157856                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.21                       # Real time elapsed on the host
host_tick_rate                             1973426783                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914538                       # Number of instructions simulated
sim_ops                                      73191523                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124746                       # Number of seconds simulated
sim_ticks                                124746253000                       # Number of ticks simulated
system.cpu.Branches                           8801435                       # Number of branches fetched
system.cpu.committedInsts                    38914538                       # Number of instructions committed
system.cpu.committedOps                      73191523                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527569                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166007                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561191                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124746195                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124746195                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180404                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432678                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955749                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457588                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030573                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030573                       # number of integer instructions
system.cpu.num_int_register_reads           147131453                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60045963                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526522                       # Number of load instructions
system.cpu.num_mem_refs                      11692346                       # number of memory refs
system.cpu.num_store_insts                    4165824                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324617     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499910     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163831      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191606                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539700                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539700                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539700                       # number of overall hits
system.icache.overall_hits::total            49539700                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561191                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561191                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561191                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561191                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539700                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539700                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561191                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561191                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206904                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206904                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582682                       # Number of tag accesses
system.icache.tags.data_accesses             49582682                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3021                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10172                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15611                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15611                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19087000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82891000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13026                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15611                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6682878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8009090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6682878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8055777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13005.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63312                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15611                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77950000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443204000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9678.74                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28428.74                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11798                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15611                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15590                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997760                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999104                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124746195000                       # Total gap between requests
system.mem_ctrl.avgGap                     7944605.46                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832320                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326212.178894062527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6672104.211418678984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.902329819881                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13026                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370829250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28468.39                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428808320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659372840                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.229537                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112856563750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60240180                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119345560                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640440425                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077770                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7300992750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576262                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576262                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576262                       # number of overall hits
system.dcache.overall_hits::total            11576262                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117231                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117231                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117231                       # number of overall misses
system.dcache.overall_misses::total            117231                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081146000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081146000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081146000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081146000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693493                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693493                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693493                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693493                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010025                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010025                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010025                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010025                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17752.522797                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17752.522797                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17752.522797                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17752.522797                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40476                       # number of writebacks
system.dcache.writebacks::total                 40476                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117231                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117231                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117231                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117231                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846686000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846686000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846686000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846686000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010025                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010025                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15752.539857                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15752.539857                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15752.539857                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15752.539857                       # average overall mshr miss latency
system.dcache.replacements                     116718                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7419996                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7419996                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107573                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107573                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622040000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622040000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527569                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527569                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15078.504829                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15078.504829                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107573                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107573                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406896000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406896000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13078.523421                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13078.523421                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156266                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156266                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9658                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9658                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459106000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459106000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165924                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165924                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47536.342928                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47536.342928                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9658                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9658                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439790000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439790000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45536.342928                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45536.342928                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917946                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689717                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116718                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.153507                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917946                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810723                       # Number of tag accesses
system.dcache.tags.data_accesses             11810723                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104205                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123111                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104205                       # number of overall hits
system.l2cache.overall_hits::total             123111                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13026                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15611                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13026                       # number of overall misses
system.l2cache.overall_misses::total            15611                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856520000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025437000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856520000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025437000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117231                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138722                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117231                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138722                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111114                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112534                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111114                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112534                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65754.644557                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65686.823394                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65754.644557                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65686.823394                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13026                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15611                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13026                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15611                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830468000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994215000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830468000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994215000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111114                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112534                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111114                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112534                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63754.644557                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63686.823394                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63754.644557                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63686.823394                       # average overall mshr miss latency
system.l2cache.replacements                      2824                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40476                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40476                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40476                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40476                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          289                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          289                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4219                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4219                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9658                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9658                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563160                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563160                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563160                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563160                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99986                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118892                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7587                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10172                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476588000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645505000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107573                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129064                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070529                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078814                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.396468                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.005112                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7587                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10172                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461414000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625161000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070529                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078814                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.396468                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.005112                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.783111                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25712                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2824                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.104816                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695396                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561891                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.525825                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292115                       # Number of tag accesses
system.l2cache.tags.data_accesses              292115                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129063                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40476                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97229                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9658                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9658                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129064                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351179                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415148                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438331000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586150000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746253000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124746253000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124746264000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 615219                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1157118                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.25                       # Real time elapsed on the host
host_tick_rate                             1972169276                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914541                       # Number of instructions simulated
sim_ops                                      73191527                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124746                       # Number of seconds simulated
sim_ticks                                124746264000                       # Number of ticks simulated
system.cpu.Branches                           8801436                       # Number of branches fetched
system.cpu.committedInsts                    38914541                       # Number of instructions committed
system.cpu.committedOps                      73191527                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527570                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166007                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561194                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124746263                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124746263                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180404                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432680                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955749                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457588                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030577                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030577                       # number of integer instructions
system.cpu.num_int_register_reads           147131461                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60045966                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526523                       # Number of load instructions
system.cpu.num_mem_refs                      11692347                       # number of memory refs
system.cpu.num_store_insts                    4165824                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324620     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499911     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163831      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191610                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539703                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539703                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539703                       # number of overall hits
system.icache.overall_hits::total            49539703                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561194                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561194                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561194                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561194                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539703                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539703                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561194                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561194                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206904                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206904                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582685                       # Number of tag accesses
system.icache.tags.data_accesses             49582685                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3022                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10172                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15611                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15611                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19088000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82891000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13026                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15611                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6682877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8009090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6682877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8055776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13005.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63312                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15611                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77950000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443204000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9678.74                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28428.74                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11798                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15611                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15590                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997760                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999104                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124746195000                       # Total gap between requests
system.mem_ctrl.avgGap                     7944605.46                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832320                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326212.061950007686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6672103.623079244979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.899163056296                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13026                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370829250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28468.39                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428812640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659377160                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.229531                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112856574750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60240180                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119350690                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640445555                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077770                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7301003750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576263                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576263                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576263                       # number of overall hits
system.dcache.overall_hits::total            11576263                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117231                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117231                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117231                       # number of overall misses
system.dcache.overall_misses::total            117231                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081208000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081208000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081208000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081208000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693494                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693494                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693494                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693494                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010025                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010025                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010025                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010025                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17753.051667                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17753.051667                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17753.051667                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17753.051667                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40477                       # number of writebacks
system.dcache.writebacks::total                 40477                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117231                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117231                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117231                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117231                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846746000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846746000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846746000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846746000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010025                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010025                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15753.051667                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15753.051667                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15753.051667                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15753.051667                       # average overall mshr miss latency
system.dcache.replacements                     116719                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7419997                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7419997                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107573                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107573                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622102000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622102000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527570                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527570                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15079.081182                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15079.081182                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107573                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107573                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406956000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406956000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13079.081182                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13079.081182                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156266                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156266                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9658                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9658                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459106000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459106000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165924                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165924                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002318                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47536.342928                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47536.342928                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9658                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9658                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439790000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439790000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45536.342928                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45536.342928                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917946                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689718                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116719                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.152657                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917946                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810725                       # Number of tag accesses
system.dcache.tags.data_accesses             11810725                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104205                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123111                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104205                       # number of overall hits
system.l2cache.overall_hits::total             123111                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13026                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15611                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13026                       # number of overall misses
system.l2cache.overall_misses::total            15611                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856520000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025437000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856520000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025437000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117231                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138722                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117231                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138722                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111114                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112534                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111114                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112534                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65754.644557                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65686.823394                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65754.644557                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65686.823394                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13026                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15611                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13026                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15611                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830468000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994215000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830468000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994215000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111114                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112534                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111114                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112534                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63754.644557                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63686.823394                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63754.644557                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63686.823394                       # average overall mshr miss latency
system.l2cache.replacements                      2825                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40477                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40477                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40477                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40477                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          289                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          289                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4219                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4219                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9658                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9658                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563160                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563160                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563160                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563160                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99986                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118892                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7587                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10172                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476588000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645505000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107573                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129064                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070529                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078814                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.396468                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.005112                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7587                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10172                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461414000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625161000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070529                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078814                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.396468                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.005112                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.783174                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25713                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2825                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.101947                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695396                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561884                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.525893                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292117                       # Number of tag accesses
system.l2cache.tags.data_accesses              292117                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129064                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40477                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97229                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9658                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9658                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129064                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351181                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415150                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438336000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586155000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746264000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124746264000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124746496000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 614831                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1156388                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.29                       # Real time elapsed on the host
host_tick_rate                             1970925744                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914609                       # Number of instructions simulated
sim_ops                                      73191655                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124746                       # Number of seconds simulated
sim_ticks                                124746496000                       # Number of ticks simulated
system.cpu.Branches                           8801451                       # Number of branches fetched
system.cpu.committedInsts                    38914609                       # Number of instructions committed
system.cpu.committedOps                      73191655                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527587                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166011                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561280                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124746495                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124746495                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180485                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432722                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955757                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457592                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030705                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030705                       # number of integer instructions
system.cpu.num_int_register_reads           147131721                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60046075                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526540                       # Number of load instructions
system.cpu.num_mem_refs                      11692368                       # number of memory refs
system.cpu.num_store_insts                    4165828                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324727     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499928     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163835      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191738                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539789                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539789                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539789                       # number of overall hits
system.icache.overall_hits::total            49539789                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561280                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561280                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561280                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561280                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539789                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539789                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561280                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561280                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206906                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206906                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582771                       # Number of tag accesses
system.icache.tags.data_accesses             49582771                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3023                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10172                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15611                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15611                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19089000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82891000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13026                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15611                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6682865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8009075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6682865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8055761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13005.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63312                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15611                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77950000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443204000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9678.74                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28428.74                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11798                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15611                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15590                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997760                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999104                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124746195000                       # Total gap between requests
system.mem_ctrl.avgGap                     7944605.46                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832320                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326209.595498377690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6672091.214489904232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.832373263613                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13026                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370829250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28468.39                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428901440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659465960                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.229368                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112856806750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60240180                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119456140                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640551005                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077741                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7301235750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576282                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576282                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576282                       # number of overall hits
system.dcache.overall_hits::total            11576282                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117233                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117233                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117233                       # number of overall misses
system.dcache.overall_misses::total            117233                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081230000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081230000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081230000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081230000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693515                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693515                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693515                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693515                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010025                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010025                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010025                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010025                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17752.936460                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17752.936460                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17752.936460                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17752.936460                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40478                       # number of writebacks
system.dcache.writebacks::total                 40478                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117233                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117233                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117233                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117233                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846764000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846764000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846764000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846764000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010025                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010025                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010025                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15752.936460                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15752.936460                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15752.936460                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15752.936460                       # average overall mshr miss latency
system.dcache.replacements                     116721                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7420013                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7420013                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107574                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107574                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622113000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622113000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527587                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527587                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15079.043263                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15079.043263                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107574                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107574                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406965000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406965000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13079.043263                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13079.043263                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156269                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156269                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9659                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9659                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459117000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459117000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165928                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165928                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47532.560306                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47532.560306                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9659                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9659                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439799000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439799000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45532.560306                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45532.560306                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917948                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689728                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116721                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.151027                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917948                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810748                       # Number of tag accesses
system.dcache.tags.data_accesses             11810748                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104207                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123113                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104207                       # number of overall hits
system.l2cache.overall_hits::total             123113                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13026                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15611                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13026                       # number of overall misses
system.l2cache.overall_misses::total            15611                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856520000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025437000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856520000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025437000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117233                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138724                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117233                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138724                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111112                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112533                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111112                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112533                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65754.644557                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65686.823394                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65754.644557                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65686.823394                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13026                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15611                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13026                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15611                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830468000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994215000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830468000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994215000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111112                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112533                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111112                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112533                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63754.644557                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63686.823394                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63754.644557                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63686.823394                       # average overall mshr miss latency
system.l2cache.replacements                      2825                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40478                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40478                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40478                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40478                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          290                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          290                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4220                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4220                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9659                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9659                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563102                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563102                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563102                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563102                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99987                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118893                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7587                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10172                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476588000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645505000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107574                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129065                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070528                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078813                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62816.396468                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63459.005112                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7587                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10172                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461414000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625161000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070528                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078813                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60816.396468                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61459.005112                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.784487                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25713                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2825                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.101947                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695400                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561751                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.527335                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292121                       # Number of tag accesses
system.l2cache.tags.data_accesses              292121                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129065                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40478                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97230                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9659                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9659                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129065                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351187                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415156                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438344000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586165000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746496000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124746496000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124746686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 614429                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1155634                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.33                       # Real time elapsed on the host
host_tick_rate                             1969639557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914667                       # Number of instructions simulated
sim_ops                                      73191761                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124747                       # Number of seconds simulated
sim_ticks                                124746686000                       # Number of ticks simulated
system.cpu.Branches                           8801464                       # Number of branches fetched
system.cpu.committedInsts                    38914667                       # Number of instructions committed
system.cpu.committedOps                      73191761                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527594                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166020                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561356                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124746679                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124746679                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180531                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432748                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955765                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457596                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030811                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030811                       # number of integer instructions
system.cpu.num_int_register_reads           147131938                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60046159                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526547                       # Number of load instructions
system.cpu.num_mem_refs                      11692384                       # number of memory refs
system.cpu.num_store_insts                    4165837                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324817     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499935     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163844      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191844                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539865                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539865                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539865                       # number of overall hits
system.icache.overall_hits::total            49539865                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561356                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561356                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561356                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561356                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539865                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539865                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561356                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561356                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206907                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206907                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582847                       # Number of tag accesses
system.icache.tags.data_accesses             49582847                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3024                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10172                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15611                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15611                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19090000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82891000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13026                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15611                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6682855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8009062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6682855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8055749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13005.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63312                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15611                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77950000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443204000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9678.74                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28428.74                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11798                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15611                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15590                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997760                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999104                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124746195000                       # Total gap between requests
system.mem_ctrl.avgGap                     7944605.46                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832320                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326207.575566376327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6672081.052317494527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.777674911544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13026                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370829250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28468.39                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428974400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659538920                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.229237                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112856996750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60240180                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119542780                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640637645                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077719                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7301425750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576297                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576297                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576297                       # number of overall hits
system.dcache.overall_hits::total            11576297                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117234                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117234                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117234                       # number of overall misses
system.dcache.overall_misses::total            117234                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081230000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081230000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081230000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081230000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693531                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693531                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693531                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693531                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010026                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010026                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010026                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010026                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17752.785028                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17752.785028                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17752.785028                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17752.785028                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40478                       # number of writebacks
system.dcache.writebacks::total                 40478                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117234                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117234                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117234                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117234                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846764000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846764000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846764000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846764000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010026                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15752.802088                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15752.802088                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15752.802088                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15752.802088                       # average overall mshr miss latency
system.dcache.replacements                     116721                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7420019                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7420019                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107575                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107575                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622113000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622113000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527594                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527594                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15078.903091                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15078.903091                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107575                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107575                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406965000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406965000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13078.921683                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13078.921683                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156278                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156278                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9659                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9659                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459117000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459117000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165937                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165937                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47532.560306                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47532.560306                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9659                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9659                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439799000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439799000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45532.560306                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45532.560306                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917949                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689728                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116721                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.151027                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917949                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810764                       # Number of tag accesses
system.dcache.tags.data_accesses             11810764                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104207                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123113                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104207                       # number of overall hits
system.l2cache.overall_hits::total             123113                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13027                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15612                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13027                       # number of overall misses
system.l2cache.overall_misses::total            15612                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856520000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025437000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856520000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025437000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117234                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138725                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117234                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138725                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111120                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112539                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111120                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112539                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65749.596991                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65682.615936                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65749.596991                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65682.615936                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13027                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15612                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13027                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15612                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830468000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994215000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830468000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994215000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111120                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112539                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111120                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112539                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63749.750518                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63682.744043                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63749.750518                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63682.744043                       # average overall mshr miss latency
system.l2cache.replacements                      2825                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40478                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40478                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40478                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40478                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          290                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          290                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4220                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4220                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9659                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9659                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563102                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563102                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563102                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563102                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99987                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118893                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7588                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10173                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476588000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645505000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107575                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129066                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070537                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078820                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62808.118081                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63452.767129                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7588                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10173                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461414000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625161000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070537                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078820                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60808.381655                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61452.963728                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.785563                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25713                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2825                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.101947                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695404                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561642                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.528517                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292122                       # Number of tag accesses
system.l2cache.tags.data_accesses              292122                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129065                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40478                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97230                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9659                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9659                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129066                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351188                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415157                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438345000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586165000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746686000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124746686000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124746737000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 614016                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1154855                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.38                       # Real time elapsed on the host
host_tick_rate                             1968313176                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914667                       # Number of instructions simulated
sim_ops                                      73191761                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124747                       # Number of seconds simulated
sim_ticks                                124746737000                       # Number of ticks simulated
system.cpu.Branches                           8801464                       # Number of branches fetched
system.cpu.committedInsts                    38914667                       # Number of instructions committed
system.cpu.committedOps                      73191761                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527594                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166020                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561356                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124746679                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124746679                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180531                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432748                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955765                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457596                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030811                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030811                       # number of integer instructions
system.cpu.num_int_register_reads           147131938                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60046159                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526547                       # Number of load instructions
system.cpu.num_mem_refs                      11692384                       # number of memory refs
system.cpu.num_store_insts                    4165837                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324817     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499935     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163844      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191844                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539865                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539865                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539865                       # number of overall hits
system.icache.overall_hits::total            49539865                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561356                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561356                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561356                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561356                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539865                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539865                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561356                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561356                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206907                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206907                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582847                       # Number of tag accesses
system.icache.tags.data_accesses             49582847                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10173                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3024                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10173                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15612                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15612    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15612                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19091000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82896250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13027                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15612                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6683365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8009572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6683365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8056259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13006.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63314                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15612                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15612                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1210                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77955000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443222750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9678.12                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28428.12                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11799                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15612                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15591                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997824                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999168                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124746679000                       # Total gap between requests
system.mem_ctrl.avgGap                     7944130.36                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832384                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326207.033375149593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6672591.364053073339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.762992750664                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13027                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370848000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28467.64                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428994080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659558600                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.229202                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112857047750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60247320                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119566150                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640668155                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077772                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7301476750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576297                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576297                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576297                       # number of overall hits
system.dcache.overall_hits::total            11576297                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117234                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117234                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117234                       # number of overall misses
system.dcache.overall_misses::total            117234                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081230000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081230000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081230000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081230000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693531                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693531                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693531                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693531                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010026                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010026                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010026                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010026                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17752.785028                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17752.785028                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17752.785028                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17752.785028                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40478                       # number of writebacks
system.dcache.writebacks::total                 40478                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117234                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117234                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117234                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117234                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846764000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846764000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846764000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846764000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010026                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15752.802088                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15752.802088                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15752.802088                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15752.802088                       # average overall mshr miss latency
system.dcache.replacements                     116721                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7420019                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7420019                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107575                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107575                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622113000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622113000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527594                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527594                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15078.903091                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15078.903091                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107575                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107575                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1406965000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1406965000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13078.921683                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13078.921683                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156278                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156278                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9659                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9659                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459117000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459117000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165937                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165937                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47532.560306                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47532.560306                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9659                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9659                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439799000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439799000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45532.560306                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45532.560306                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917950                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689728                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116721                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.151027                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917950                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810764                       # Number of tag accesses
system.dcache.tags.data_accesses             11810764                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104207                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123113                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104207                       # number of overall hits
system.l2cache.overall_hits::total             123113                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13027                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15612                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13027                       # number of overall misses
system.l2cache.overall_misses::total            15612                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856576000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025493000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856576000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025493000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117234                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138725                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117234                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138725                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111120                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112539                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111120                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112539                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65753.895755                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65686.202921                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65753.895755                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65686.202921                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13027                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15612                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13027                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15612                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830522000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994269000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830522000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994269000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111120                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112539                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111120                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112539                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63753.895755                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63686.202921                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63753.895755                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63686.202921                       # average overall mshr miss latency
system.l2cache.replacements                      2826                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40478                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40478                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40478                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40478                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          290                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          290                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4220                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4220                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9659                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9659                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563102                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563102                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563102                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563102                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99987                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118893                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7588                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10173                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476644000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645561000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107575                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129066                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070537                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078820                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62815.498155                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63458.271896                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7588                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10173                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461468000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625215000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070537                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078820                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60815.498155                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61458.271896                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.785851                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25715                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2826                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.099434                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695405                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561613                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.528834                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292123                       # Number of tag accesses
system.l2cache.tags.data_accesses              292123                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129065                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40478                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97230                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9659                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9659                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129066                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351188                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415157                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11468928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438345000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586165000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746737000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124746737000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124746748000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 613626                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1154122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.42                       # Real time elapsed on the host
host_tick_rate                             1967064324                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914670                       # Number of instructions simulated
sim_ops                                      73191765                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124747                       # Number of seconds simulated
sim_ticks                                124746748000                       # Number of ticks simulated
system.cpu.Branches                           8801465                       # Number of branches fetched
system.cpu.committedInsts                    38914670                       # Number of instructions committed
system.cpu.committedOps                      73191765                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527595                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166020                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561359                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124746747                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124746747                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180531                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432750                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955765                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457596                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030815                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030815                       # number of integer instructions
system.cpu.num_int_register_reads           147131946                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60046162                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526548                       # Number of load instructions
system.cpu.num_mem_refs                      11692385                       # number of memory refs
system.cpu.num_store_insts                    4165837                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324820     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499936     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163844      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191848                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539868                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539868                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539868                       # number of overall hits
system.icache.overall_hits::total            49539868                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561359                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561359                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561359                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561359                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539868                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539868                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561359                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561359                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206907                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206907                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582850                       # Number of tag accesses
system.icache.tags.data_accesses             49582850                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10173                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3025                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10173                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15612                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15612    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15612                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19092000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82896250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13027                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15612                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6683365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8009572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6683365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8056258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13006.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63314                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15612                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15612                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1210                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77955000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443222750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9678.12                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28428.12                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11799                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15612                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15591                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997824                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999168                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124746679000                       # Total gap between requests
system.mem_ctrl.avgGap                     7944130.36                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832384                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326206.916432001861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6672590.775672965683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.759826011657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13027                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370848000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28467.64                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43428998400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659562920                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.229195                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112857058750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60247320                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119571280                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640673285                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077771                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7301487750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576298                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576298                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576298                       # number of overall hits
system.dcache.overall_hits::total            11576298                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117234                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117234                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117234                       # number of overall misses
system.dcache.overall_misses::total            117234                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081292000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081292000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081292000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081292000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693532                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693532                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693532                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693532                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010026                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010026                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010026                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010026                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17753.313885                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17753.313885                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17753.313885                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17753.313885                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40479                       # number of writebacks
system.dcache.writebacks::total                 40479                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117234                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117234                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117234                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117234                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846824000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846824000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846824000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846824000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010026                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15753.313885                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15753.313885                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15753.313885                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15753.313885                       # average overall mshr miss latency
system.dcache.replacements                     116722                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7420020                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7420020                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107575                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107575                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622175000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622175000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527595                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527595                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15079.479433                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15079.479433                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107575                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107575                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1407025000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1407025000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13079.479433                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13079.479433                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156278                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156278                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9659                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9659                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459117000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459117000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165937                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165937                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47532.560306                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47532.560306                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9659                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9659                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439799000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439799000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45532.560306                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45532.560306                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917950                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689729                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116722                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.150177                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917950                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810766                       # Number of tag accesses
system.dcache.tags.data_accesses             11810766                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104207                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123113                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104207                       # number of overall hits
system.l2cache.overall_hits::total             123113                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13027                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15612                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13027                       # number of overall misses
system.l2cache.overall_misses::total            15612                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856576000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025493000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856576000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025493000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117234                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138725                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117234                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138725                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111120                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112539                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111120                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112539                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65753.895755                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65686.202921                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65753.895755                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65686.202921                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13027                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15612                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13027                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15612                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830522000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994269000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830522000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994269000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111120                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112539                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111120                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112539                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63753.895755                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63686.202921                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63753.895755                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63686.202921                       # average overall mshr miss latency
system.l2cache.replacements                      2827                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40479                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40479                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40479                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40479                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          290                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          290                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4220                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4220                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9659                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9659                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563102                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563102                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563102                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563102                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99987                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118893                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7588                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10173                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476644000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645561000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107575                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129066                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070537                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078820                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62815.498155                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63458.271896                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7588                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10173                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461468000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625215000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070537                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078820                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60815.498155                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61458.271896                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.785914                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25716                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2827                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.096569                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695405                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561607                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.528902                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292125                       # Number of tag accesses
system.l2cache.tags.data_accesses              292125                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129066                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40479                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97230                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9659                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9659                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129066                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351190                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415159                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11469056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438350000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586170000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746748000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124746748000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124746971000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 613229                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1153377                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.46                       # Real time elapsed on the host
host_tick_rate                             1965793702                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914738                       # Number of instructions simulated
sim_ops                                      73191893                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124747                       # Number of seconds simulated
sim_ticks                                124746971000                       # Number of ticks simulated
system.cpu.Branches                           8801480                       # Number of branches fetched
system.cpu.committedInsts                    38914738                       # Number of instructions committed
system.cpu.committedOps                      73191893                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527612                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166024                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561445                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124746970                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124746970                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180612                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432792                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955773                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457600                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73030943                       # Number of integer alu accesses
system.cpu.num_int_insts                     73030943                       # number of integer instructions
system.cpu.num_int_register_reads           147132206                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60046271                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526565                       # Number of load instructions
system.cpu.num_mem_refs                      11692406                       # number of memory refs
system.cpu.num_store_insts                    4165841                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61324927     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499953     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163848      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73191976                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49539954                       # number of demand (read+write) hits
system.icache.demand_hits::total             49539954                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49539954                       # number of overall hits
system.icache.overall_hits::total            49539954                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561445                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561445                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561445                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561445                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49539954                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49539954                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561445                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561445                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206909                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206909                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49582936                       # Number of tag accesses
system.icache.tags.data_accesses             49582936                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10173                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3026                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10173                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15612                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15612    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15612                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19093000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82896250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13027                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15612                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6683353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8009557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6683353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8056244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13006.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63314                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15612                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15612                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1210                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77955000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443222750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9678.12                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28428.12                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11799                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15612                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15591                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997824                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999168                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124746679000                       # Total gap between requests
system.mem_ctrl.avgGap                     7944130.36                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832384                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326204.545679910807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6672578.847625887953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.695627695844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13027                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370848000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28467.64                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43429083840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659648360                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.229040                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112857281750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60247320                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119672740                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640774745                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077744                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7301710750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576318                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576318                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576318                       # number of overall hits
system.dcache.overall_hits::total            11576318                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117235                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117235                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117235                       # number of overall misses
system.dcache.overall_misses::total            117235                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081303000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081303000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081303000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081303000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693553                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693553                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693553                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693553                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010026                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010026                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010026                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010026                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17753.256280                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17753.256280                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17753.256280                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17753.256280                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40479                       # number of writebacks
system.dcache.writebacks::total                 40479                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117235                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117235                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117235                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117235                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846833000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846833000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846833000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846833000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010026                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15753.256280                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15753.256280                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15753.256280                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15753.256280                       # average overall mshr miss latency
system.dcache.replacements                     116723                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7420037                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7420037                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107575                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107575                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622175000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622175000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527612                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527612                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15079.479433                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15079.479433                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107575                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107575                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1407025000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1407025000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13079.479433                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13079.479433                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156281                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156281                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9660                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9660                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459128000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459128000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165941                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165941                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47528.778468                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47528.778468                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9660                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9660                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439808000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439808000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45528.778468                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45528.778468                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917952                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689731                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116723                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.149336                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917952                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810788                       # Number of tag accesses
system.dcache.tags.data_accesses             11810788                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104208                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123114                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104208                       # number of overall hits
system.l2cache.overall_hits::total             123114                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13027                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15612                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13027                       # number of overall misses
system.l2cache.overall_misses::total            15612                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856576000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025493000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856576000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025493000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117235                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138726                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117235                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138726                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111119                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112538                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111119                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112538                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65753.895755                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65686.202921                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65753.895755                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65686.202921                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13027                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15612                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13027                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15612                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830522000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994269000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830522000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994269000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111119                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112538                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111119                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112538                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63753.895755                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63686.202921                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63753.895755                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63686.202921                       # average overall mshr miss latency
system.l2cache.replacements                      2827                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40479                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40479                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40479                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40479                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          291                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          291                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4221                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4221                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9660                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9660                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563043                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563043                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563043                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563043                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99987                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118893                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7588                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10173                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476644000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645561000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107575                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129066                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070537                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078820                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62815.498155                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63458.271896                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7588                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10173                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461468000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625215000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070537                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078820                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60815.498155                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61458.271896                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.787176                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25716                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2827                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.096569                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695409                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561479                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.530288                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292127                       # Number of tag accesses
system.l2cache.tags.data_accesses              292127                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129066                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40479                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97231                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9660                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9660                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129066                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351193                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415162                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11469120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438352000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586175000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124746971000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124746971000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124747161000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 612824                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1152613                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.50                       # Real time elapsed on the host
host_tick_rate                             1964493062                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914796                       # Number of instructions simulated
sim_ops                                      73191999                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124747                       # Number of seconds simulated
sim_ticks                                124747161000                       # Number of ticks simulated
system.cpu.Branches                           8801493                       # Number of branches fetched
system.cpu.committedInsts                    38914796                       # Number of instructions committed
system.cpu.committedOps                      73191999                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527619                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166033                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561521                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124747154                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124747154                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180658                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432818                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955781                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457604                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73031049                       # Number of integer alu accesses
system.cpu.num_int_insts                     73031049                       # number of integer instructions
system.cpu.num_int_register_reads           147132423                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60046355                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526572                       # Number of load instructions
system.cpu.num_mem_refs                      11692422                       # number of memory refs
system.cpu.num_store_insts                    4165850                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61325017     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499960     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163857      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73192082                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49540030                       # number of demand (read+write) hits
system.icache.demand_hits::total             49540030                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49540030                       # number of overall hits
system.icache.overall_hits::total            49540030                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561521                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561521                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561521                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561521                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49540030                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49540030                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561521                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561521                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206910                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206910                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49583012                       # Number of tag accesses
system.icache.tags.data_accesses             49583012                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10173                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3027                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10173                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15612                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15612    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15612                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19094000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82896250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13027                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15612                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6683342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8009545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6683342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8056231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13006.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63314                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15612                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15612                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1210                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77955000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443222750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9678.12                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28428.12                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11799                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15612                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15591                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997824                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999168                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124746679000                       # Total gap between requests
system.mem_ctrl.avgGap                     7944130.36                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832384                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326202.525763291866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6672568.684749467298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.640929760317                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13027                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370848000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28467.64                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43429156800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659721320                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.228908                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112857471750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60247320                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119759380                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640861385                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077723                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7301900750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576333                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576333                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576333                       # number of overall hits
system.dcache.overall_hits::total            11576333                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117236                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117236                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117236                       # number of overall misses
system.dcache.overall_misses::total            117236                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081303000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081303000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081303000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081303000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693569                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693569                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693569                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693569                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010026                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010026                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010026                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010026                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17753.104848                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17753.104848                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17753.104848                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17753.104848                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40479                       # number of writebacks
system.dcache.writebacks::total                 40479                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117236                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117236                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117236                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117236                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846833000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846833000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846833000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846833000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010026                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15753.121908                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15753.121908                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15753.121908                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15753.121908                       # average overall mshr miss latency
system.dcache.replacements                     116723                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7420043                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7420043                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107576                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107576                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622175000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622175000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527619                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527619                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15079.339258                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15079.339258                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107576                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107576                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1407025000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1407025000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13079.357849                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13079.357849                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156290                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156290                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9660                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9660                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459128000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459128000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165950                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165950                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47528.778468                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47528.778468                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9660                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9660                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439808000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439808000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45528.778468                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45528.778468                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917954                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689731                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116723                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.149336                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917954                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810804                       # Number of tag accesses
system.dcache.tags.data_accesses             11810804                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104208                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123114                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104208                       # number of overall hits
system.l2cache.overall_hits::total             123114                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13028                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15613                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13028                       # number of overall misses
system.l2cache.overall_misses::total            15613                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856576000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025493000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856576000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025493000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117236                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138727                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117236                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138727                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111126                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112545                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111126                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112545                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65748.848634                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65681.995773                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65748.848634                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65681.995773                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13028                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15613                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13028                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15613                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830522000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994269000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830522000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994269000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111126                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112545                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111126                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112545                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63749.002149                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63682.123871                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63749.002149                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63682.123871                       # average overall mshr miss latency
system.l2cache.replacements                      2827                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40479                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40479                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40479                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40479                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          291                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          291                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4221                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4221                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9660                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9660                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563043                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563043                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563043                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563043                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99987                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118893                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7589                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10174                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476644000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645561000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107576                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129067                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078827                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62807.220978                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63452.034598                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7589                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10174                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461468000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625215000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078827                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60807.484517                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61452.231178                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.788252                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25716                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2827                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.096569                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695412                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561370                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.531469                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292128                       # Number of tag accesses
system.l2cache.tags.data_accesses              292128                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129066                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40479                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97231                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9660                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9660                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129067                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351194                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415163                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11469120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438353000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586175000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747161000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124747161000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124747212000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 612437                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1151886                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.54                       # Real time elapsed on the host
host_tick_rate                             1963253849                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914796                       # Number of instructions simulated
sim_ops                                      73191999                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124747                       # Number of seconds simulated
sim_ticks                                124747212000                       # Number of ticks simulated
system.cpu.Branches                           8801493                       # Number of branches fetched
system.cpu.committedInsts                    38914796                       # Number of instructions committed
system.cpu.committedOps                      73191999                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527619                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166033                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561521                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124747154                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124747154                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180658                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432818                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955781                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457604                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73031049                       # Number of integer alu accesses
system.cpu.num_int_insts                     73031049                       # number of integer instructions
system.cpu.num_int_register_reads           147132423                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60046355                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526572                       # Number of load instructions
system.cpu.num_mem_refs                      11692422                       # number of memory refs
system.cpu.num_store_insts                    4165850                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61325017     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499960     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163857      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73192082                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49540030                       # number of demand (read+write) hits
system.icache.demand_hits::total             49540030                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49540030                       # number of overall hits
system.icache.overall_hits::total            49540030                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561521                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561521                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561521                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561521                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49540030                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49540030                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561521                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561521                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206910                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206910                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49583012                       # Number of tag accesses
system.icache.tags.data_accesses             49583012                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3027                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10174                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1005056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1005056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1005056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15613                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15613    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15613                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19095000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82901500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13028                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15613                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6683853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8010055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6683853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8056741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13007.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63316                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15613                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15613                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1211                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77960000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443241500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9677.49                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28427.49                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11800                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15613                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15592                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997888                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999232                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124747154000                       # Total gap between requests
system.mem_ctrl.avgGap                     7943654.74                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832448                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326201.983576194150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6673078.994342574850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.626247711254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13028                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370866750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28466.90                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43429176480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659741000                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.228874                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112857522750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60254460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119782750                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640891895                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077775                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7301951750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576333                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576333                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576333                       # number of overall hits
system.dcache.overall_hits::total            11576333                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117236                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117236                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117236                       # number of overall misses
system.dcache.overall_misses::total            117236                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081303000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081303000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081303000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081303000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693569                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693569                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693569                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693569                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010026                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010026                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010026                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010026                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17753.104848                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17753.104848                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17753.104848                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17753.104848                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40479                       # number of writebacks
system.dcache.writebacks::total                 40479                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117236                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117236                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117236                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117236                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846833000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846833000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846833000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846833000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010026                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15753.121908                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15753.121908                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15753.121908                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15753.121908                       # average overall mshr miss latency
system.dcache.replacements                     116723                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7420043                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7420043                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107576                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107576                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622175000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622175000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527619                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527619                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15079.339258                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15079.339258                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107576                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107576                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1407025000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1407025000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13079.357849                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13079.357849                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156290                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156290                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9660                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9660                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459128000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459128000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165950                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165950                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47528.778468                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47528.778468                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9660                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9660                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439808000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439808000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45528.778468                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45528.778468                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917954                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689731                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116723                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.149336                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917954                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810804                       # Number of tag accesses
system.dcache.tags.data_accesses             11810804                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104208                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123114                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104208                       # number of overall hits
system.l2cache.overall_hits::total             123114                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13028                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15613                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13028                       # number of overall misses
system.l2cache.overall_misses::total            15613                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856632000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025549000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856632000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025549000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117236                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138727                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117236                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138727                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111126                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112545                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111126                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112545                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65753.147068                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65685.582527                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65753.147068                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65685.582527                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13028                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15613                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13028                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15613                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830576000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994323000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830576000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994323000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111126                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112545                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111126                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112545                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63753.147068                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63685.582527                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63753.147068                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63685.582527                       # average overall mshr miss latency
system.l2cache.replacements                      2828                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40479                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40479                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40479                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40479                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          291                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          291                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4221                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4221                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9660                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9660                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563043                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563043                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563043                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563043                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99987                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118893                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7589                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10174                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476700000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645617000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107576                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129067                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078827                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62814.600079                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63457.538824                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7589                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10174                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461522000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625269000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078827                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60814.600079                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61457.538824                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.788541                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25718                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2828                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.094059                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695413                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561341                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.531786                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292129                       # Number of tag accesses
system.l2cache.tags.data_accesses              292129                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129066                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40479                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97231                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9660                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9660                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129067                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351194                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415163                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11469120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438353000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586175000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747212000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124747212000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124747223000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 612056                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1151169                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.58                       # Real time elapsed on the host
host_tick_rate                             1962032203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914799                       # Number of instructions simulated
sim_ops                                      73192003                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124747                       # Number of seconds simulated
sim_ticks                                124747223000                       # Number of ticks simulated
system.cpu.Branches                           8801494                       # Number of branches fetched
system.cpu.committedInsts                    38914799                       # Number of instructions committed
system.cpu.committedOps                      73192003                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527620                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166033                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561524                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124747222                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124747222                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180658                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432820                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955781                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457604                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73031053                       # Number of integer alu accesses
system.cpu.num_int_insts                     73031053                       # number of integer instructions
system.cpu.num_int_register_reads           147132431                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60046358                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526573                       # Number of load instructions
system.cpu.num_mem_refs                      11692423                       # number of memory refs
system.cpu.num_store_insts                    4165850                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61325020     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499961     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163857      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73192086                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49540033                       # number of demand (read+write) hits
system.icache.demand_hits::total             49540033                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49540033                       # number of overall hits
system.icache.overall_hits::total            49540033                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561524                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561524                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561524                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561524                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49540033                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49540033                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561524                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561524                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206910                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206910                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49583015                       # Number of tag accesses
system.icache.tags.data_accesses             49583015                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3028                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10174                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1005056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1005056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1005056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15613                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15613    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15613                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19096000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82901500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13028                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15613                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6683852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8010054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6683852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8056740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13007.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63316                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15613                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15613                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1211                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77960000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443241500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9677.49                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28427.49                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11800                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15613                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15592                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997888                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999232                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124747154000                       # Total gap between requests
system.mem_ctrl.avgGap                     7943654.74                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832448                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326201.866633936996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6673078.405921708792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.623080996360                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13028                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370866750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28466.90                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43429180800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659745320                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.228867                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112857533750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60254460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119787880                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58640897025                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077775                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7301962750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576334                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576334                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576334                       # number of overall hits
system.dcache.overall_hits::total            11576334                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117236                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117236                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117236                       # number of overall misses
system.dcache.overall_misses::total            117236                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081365000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081365000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081365000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081365000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693570                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693570                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693570                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693570                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010026                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010026                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010026                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010026                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17753.633696                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17753.633696                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17753.633696                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17753.633696                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40480                       # number of writebacks
system.dcache.writebacks::total                 40480                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117236                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117236                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117236                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117236                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846893000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846893000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846893000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846893000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010026                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15753.633696                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15753.633696                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15753.633696                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15753.633696                       # average overall mshr miss latency
system.dcache.replacements                     116724                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7420044                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7420044                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107576                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107576                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622237000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622237000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527620                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527620                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15079.915595                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15079.915595                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107576                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107576                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1407085000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1407085000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13079.915595                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13079.915595                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156290                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156290                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9660                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9660                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459128000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459128000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165950                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165950                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47528.778468                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47528.778468                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9660                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9660                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439808000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439808000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45528.778468                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45528.778468                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917954                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689732                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116724                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.148487                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917954                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810806                       # Number of tag accesses
system.dcache.tags.data_accesses             11810806                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104208                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123114                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104208                       # number of overall hits
system.l2cache.overall_hits::total             123114                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13028                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15613                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13028                       # number of overall misses
system.l2cache.overall_misses::total            15613                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856632000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025549000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856632000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025549000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117236                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138727                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117236                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138727                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111126                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112545                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111126                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112545                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65753.147068                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65685.582527                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65753.147068                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65685.582527                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13028                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15613                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13028                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15613                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830576000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994323000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830576000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994323000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111126                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112545                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111126                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112545                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63753.147068                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63685.582527                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63753.147068                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63685.582527                       # average overall mshr miss latency
system.l2cache.replacements                      2829                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40480                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40480                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40480                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40480                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          291                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          291                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4221                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4221                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9660                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9660                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.563043                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.563043                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.563043                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.563043                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99987                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118893                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7589                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10174                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476700000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645617000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107576                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129067                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078827                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62814.600079                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63457.538824                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7589                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10174                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461522000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625269000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078827                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60814.600079                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61457.538824                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.788603                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25719                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2829                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.091198                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695414                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561334                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.531855                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292131                       # Number of tag accesses
system.l2cache.tags.data_accesses              292131                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129067                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40480                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97231                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9660                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9660                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129067                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351196                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415165                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11469248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438358000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586180000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747223000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124747223000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124747455000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 611674                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1150450                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.62                       # Real time elapsed on the host
host_tick_rate                             1960806330                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914867                       # Number of instructions simulated
sim_ops                                      73192131                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124747                       # Number of seconds simulated
sim_ticks                                124747455000                       # Number of ticks simulated
system.cpu.Branches                           8801509                       # Number of branches fetched
system.cpu.committedInsts                    38914867                       # Number of instructions committed
system.cpu.committedOps                      73192131                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527637                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166037                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561610                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124747454                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124747454                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180739                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432862                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955789                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457608                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73031181                       # Number of integer alu accesses
system.cpu.num_int_insts                     73031181                       # number of integer instructions
system.cpu.num_int_register_reads           147132691                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60046467                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526590                       # Number of load instructions
system.cpu.num_mem_refs                      11692444                       # number of memory refs
system.cpu.num_store_insts                    4165854                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61325127     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499978     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163861      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73192214                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49540119                       # number of demand (read+write) hits
system.icache.demand_hits::total             49540119                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49540119                       # number of overall hits
system.icache.overall_hits::total            49540119                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561610                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561610                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561610                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561610                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49540119                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49540119                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561610                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561610                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206912                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206912                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49583101                       # Number of tag accesses
system.icache.tags.data_accesses             49583101                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3029                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10174                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1005056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1005056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1005056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15613                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15613    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15613                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19097000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82901500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13028                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15613                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6683840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8010039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6683840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8056725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13007.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63316                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15613                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15613                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1211                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77960000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443241500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9677.49                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28427.49                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11800                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15613                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15592                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997888                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999232                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124747154000                       # Total gap between requests
system.mem_ctrl.avgGap                     7943654.74                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832448                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326199.400220229058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6673065.995614901185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.556292230576                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13028                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370866750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28466.90                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43429269600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659834120                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.228704                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112857765750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60254460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119893330                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58641002475                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077746                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7302194750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576353                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576353                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576353                       # number of overall hits
system.dcache.overall_hits::total            11576353                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117238                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117238                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117238                       # number of overall misses
system.dcache.overall_misses::total            117238                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081387000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081387000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081387000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081387000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693591                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693591                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693591                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693591                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010026                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010026                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010026                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010026                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17753.518484                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17753.518484                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17753.518484                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17753.518484                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40480                       # number of writebacks
system.dcache.writebacks::total                 40480                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117238                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117238                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117238                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117238                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846911000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846911000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846911000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846911000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010026                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15753.518484                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15753.518484                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15753.518484                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15753.518484                       # average overall mshr miss latency
system.dcache.replacements                     116726                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7420060                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7420060                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107577                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107577                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622248000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622248000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527637                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527637                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15079.877669                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15079.877669                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107577                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107577                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1407094000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1407094000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13079.877669                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13079.877669                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156293                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156293                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9661                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9661                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459139000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459139000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165954                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165954                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47524.997412                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47524.997412                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9661                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9661                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439817000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439817000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45524.997412                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45524.997412                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917956                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689735                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116726                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.146797                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917956                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810829                       # Number of tag accesses
system.dcache.tags.data_accesses             11810829                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104210                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123116                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104210                       # number of overall hits
system.l2cache.overall_hits::total             123116                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13028                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15613                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13028                       # number of overall misses
system.l2cache.overall_misses::total            15613                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856632000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025549000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856632000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025549000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117238                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138729                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117238                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138729                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111124                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112543                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111124                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112543                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65753.147068                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65685.582527                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65753.147068                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65685.582527                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13028                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15613                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13028                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15613                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830576000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994323000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830576000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994323000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111124                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112543                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111124                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112543                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63753.147068                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63685.582527                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63753.147068                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63685.582527                       # average overall mshr miss latency
system.l2cache.replacements                      2829                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40480                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40480                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40480                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40480                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          292                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          292                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4222                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4222                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9661                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9661                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.562985                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.562985                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.562985                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.562985                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99988                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118894                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7589                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10174                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476700000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645617000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107577                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129068                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078827                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62814.600079                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63457.538824                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7589                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10174                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461522000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625269000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078827                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60814.600079                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61457.538824                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.789916                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25719                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2829                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.091198                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695418                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561201                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.533297                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292135                       # Number of tag accesses
system.l2cache.tags.data_accesses              292135                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129068                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40480                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97233                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9661                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9661                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129068                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351202                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415171                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11469376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438362000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586190000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747455000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124747455000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124747645000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 611291                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1149731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.66                       # Real time elapsed on the host
host_tick_rate                             1959581222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914925                       # Number of instructions simulated
sim_ops                                      73192237                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124748                       # Number of seconds simulated
sim_ticks                                124747645000                       # Number of ticks simulated
system.cpu.Branches                           8801522                       # Number of branches fetched
system.cpu.committedInsts                    38914925                       # Number of instructions committed
system.cpu.committedOps                      73192237                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527644                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166046                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561686                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124747638                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124747638                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180785                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432888                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955797                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457612                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73031287                       # Number of integer alu accesses
system.cpu.num_int_insts                     73031287                       # number of integer instructions
system.cpu.num_int_register_reads           147132908                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60046551                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526597                       # Number of load instructions
system.cpu.num_mem_refs                      11692460                       # number of memory refs
system.cpu.num_store_insts                    4165863                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61325217     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499985     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163870      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73192320                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49540195                       # number of demand (read+write) hits
system.icache.demand_hits::total             49540195                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49540195                       # number of overall hits
system.icache.overall_hits::total            49540195                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561686                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561686                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561686                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561686                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49540195                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49540195                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561686                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561686                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206913                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206913                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49583177                       # Number of tag accesses
system.icache.tags.data_accesses             49583177                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3030                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10174                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1005056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1005056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1005056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15613                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15613    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15613                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19098000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82901500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13028                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15613                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6683830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8010027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6683830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8056713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13007.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63316                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15613                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15613                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1211                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77960000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443241500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9677.49                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28427.49                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11800                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15613                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15592                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997888                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999232                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124747154000                       # Total gap between requests
system.mem_ctrl.avgGap                     7943654.74                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832448                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326197.380319283810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6673055.832035947591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.501594719484                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13028                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370866750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28466.90                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43429342560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659907080                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.228573                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112857955750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60254460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5119979970                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58641089115                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077725                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7302384750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576368                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576368                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576368                       # number of overall hits
system.dcache.overall_hits::total            11576368                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117239                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117239                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117239                       # number of overall misses
system.dcache.overall_misses::total            117239                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081387000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081387000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081387000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081387000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693607                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693607                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693607                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693607                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010026                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010026                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010026                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010026                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17753.367054                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17753.367054                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17753.367054                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17753.367054                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40480                       # number of writebacks
system.dcache.writebacks::total                 40480                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117239                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117239                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117239                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117239                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846911000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846911000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846911000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846911000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010026                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15753.384113                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15753.384113                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15753.384113                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15753.384113                       # average overall mshr miss latency
system.dcache.replacements                     116726                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7420066                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7420066                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107578                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107578                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622248000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622248000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527644                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527644                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15079.737493                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15079.737493                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107578                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107578                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1407094000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1407094000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13079.756084                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13079.756084                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156302                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156302                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9661                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9661                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459139000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459139000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165963                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165963                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47524.997412                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47524.997412                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9661                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9661                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439817000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439817000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45524.997412                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45524.997412                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917958                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689735                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116726                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.146797                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917958                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810845                       # Number of tag accesses
system.dcache.tags.data_accesses             11810845                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104210                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123116                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104210                       # number of overall hits
system.l2cache.overall_hits::total             123116                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13029                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15614                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13029                       # number of overall misses
system.l2cache.overall_misses::total            15614                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856632000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025549000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856632000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025549000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117239                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138730                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117239                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138730                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111132                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112550                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111132                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112550                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65748.100391                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65681.375688                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65748.100391                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65681.375688                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13029                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15614                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13029                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15614                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830576000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994323000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830576000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994323000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111132                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112550                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111132                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112550                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63748.253895                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63681.503779                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63748.253895                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63681.503779                       # average overall mshr miss latency
system.l2cache.replacements                      2829                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40480                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40480                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40480                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40480                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          292                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          292                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4222                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4222                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9661                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9661                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.562985                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.562985                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.562985                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.562985                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99988                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118894                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7590                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10175                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476700000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645617000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107578                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129069                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070553                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078834                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62806.324111                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63451.302211                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7590                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10175                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461522000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625269000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070553                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078834                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60806.587615                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61451.498771                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.790992                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25719                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2829                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.091198                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695421                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561092                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.534478                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292136                       # Number of tag accesses
system.l2cache.tags.data_accesses              292136                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129068                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40480                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97233                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9661                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9661                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129069                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351203                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415172                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11469376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438363000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586190000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747645000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124747645000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124747696000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 610913                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1149020                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.70                       # Real time elapsed on the host
host_tick_rate                             1958370387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914925                       # Number of instructions simulated
sim_ops                                      73192237                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124748                       # Number of seconds simulated
sim_ticks                                124747696000                       # Number of ticks simulated
system.cpu.Branches                           8801522                       # Number of branches fetched
system.cpu.committedInsts                    38914925                       # Number of instructions committed
system.cpu.committedOps                      73192237                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527644                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166046                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561686                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124747638                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124747638                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180785                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432888                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955797                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457612                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73031287                       # Number of integer alu accesses
system.cpu.num_int_insts                     73031287                       # number of integer instructions
system.cpu.num_int_register_reads           147132908                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60046551                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526597                       # Number of load instructions
system.cpu.num_mem_refs                      11692460                       # number of memory refs
system.cpu.num_store_insts                    4165863                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61325217     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499985     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163870      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73192320                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49540195                       # number of demand (read+write) hits
system.icache.demand_hits::total             49540195                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49540195                       # number of overall hits
system.icache.overall_hits::total            49540195                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561686                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561686                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561686                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561686                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49540195                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49540195                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561686                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561686                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206913                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206913                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49583177                       # Number of tag accesses
system.icache.tags.data_accesses             49583177                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10175                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3030                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10175                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1005120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1005120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1005120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15614                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15614    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15614                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19099000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82906750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13029                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15614                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6684340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8010537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6684340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8057223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13008.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63318                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15614                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15614                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77965000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443260250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9676.87                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28426.87                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11801                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15614                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15593                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997952                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999296                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124747638000                       # Total gap between requests
system.mem_ctrl.avgGap                     7943179.75                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832512                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326196.838136393344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6673566.139449981973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.486912784341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13029                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370885500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28466.15                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43429362240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659926760                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.228538                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112858006750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60261600                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5120003340                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58641119625                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077777                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7302435750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576368                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576368                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576368                       # number of overall hits
system.dcache.overall_hits::total            11576368                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117239                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117239                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117239                       # number of overall misses
system.dcache.overall_misses::total            117239                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081387000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081387000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081387000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081387000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693607                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693607                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693607                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693607                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010026                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010026                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010026                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010026                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17753.367054                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17753.367054                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17753.367054                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17753.367054                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40480                       # number of writebacks
system.dcache.writebacks::total                 40480                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117239                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117239                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117239                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117239                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846911000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846911000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846911000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846911000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010026                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15753.384113                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15753.384113                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15753.384113                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15753.384113                       # average overall mshr miss latency
system.dcache.replacements                     116726                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7420066                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7420066                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107578                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107578                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622248000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622248000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527644                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527644                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15079.737493                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15079.737493                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107578                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107578                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1407094000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1407094000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13079.756084                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13079.756084                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156302                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156302                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9661                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9661                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459139000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459139000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165963                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165963                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47524.997412                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47524.997412                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9661                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9661                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439817000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439817000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45524.997412                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45524.997412                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917958                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689735                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116726                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.146797                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917958                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810845                       # Number of tag accesses
system.dcache.tags.data_accesses             11810845                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104210                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123116                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104210                       # number of overall hits
system.l2cache.overall_hits::total             123116                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13029                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15614                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13029                       # number of overall misses
system.l2cache.overall_misses::total            15614                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856688000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025605000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856688000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025605000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117239                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138730                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117239                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138730                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111132                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112550                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111132                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112550                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65752.398496                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65684.962213                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65752.398496                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65684.962213                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13029                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15614                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13029                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15614                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830630000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994377000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830630000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994377000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111132                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112550                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111132                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112550                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63752.398496                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63684.962213                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63752.398496                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63684.962213                       # average overall mshr miss latency
system.l2cache.replacements                      2830                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40480                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40480                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40480                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40480                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          292                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          292                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4222                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4222                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9661                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9661                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.562985                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.562985                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.562985                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.562985                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99988                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118894                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7590                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10175                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476756000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645673000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107578                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129069                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070553                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078834                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62813.702240                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63456.805897                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7590                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10175                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461576000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625323000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070553                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078834                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60813.702240                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61456.805897                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.791281                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25721                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2830                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.088693                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695422                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561063                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.534795                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292137                       # Number of tag accesses
system.l2cache.tags.data_accesses              292137                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129068                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40480                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97233                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9661                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9661                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129069                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351203                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415172                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10093952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11469376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438363000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586190000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747696000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124747696000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124747707000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 610532                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1148302                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.74                       # Real time elapsed on the host
host_tick_rate                             1957147064                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38914928                       # Number of instructions simulated
sim_ops                                      73192241                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124748                       # Number of seconds simulated
sim_ticks                                124747707000                       # Number of ticks simulated
system.cpu.Branches                           8801523                       # Number of branches fetched
system.cpu.committedInsts                    38914928                       # Number of instructions committed
system.cpu.committedOps                      73192241                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7527645                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1755                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4166046                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49561689                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        124747706                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  124747706                       # Number of busy cycles
system.cpu.num_cc_register_reads             39180785                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21432890                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4955797                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2457612                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73031291                       # Number of integer alu accesses
system.cpu.num_int_insts                     73031291                       # number of integer instructions
system.cpu.num_int_register_reads           147132916                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60046554                       # number of times the integer registers were written
system.cpu.num_load_insts                     7526598                       # Number of load instructions
system.cpu.num_mem_refs                      11692461                       # number of memory refs
system.cpu.num_store_insts                    4165863                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61325220     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7499986     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4163870      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73192324                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49540198                       # number of demand (read+write) hits
system.icache.demand_hits::total             49540198                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49540198                       # number of overall hits
system.icache.overall_hits::total            49540198                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49561689                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49561689                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49561689                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49561689                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000434                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000434                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000434                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000434                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49540198                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49540198                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49561689                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49561689                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000434                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.206913                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.206913                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982826                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49583180                       # Number of tag accesses
system.icache.tags.data_accesses             49583180                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10175                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3031                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10175                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1005120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1005120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1005120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15614                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15614    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15614                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19100000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82906750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          833856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13029                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15614                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  91                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1326197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6684339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8010536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1326197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1326197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 46686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           46686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1326197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6684339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8057222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13008.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63318                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15614                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          91                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15614                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150891500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77965000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443260250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9676.87                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28426.87                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11801                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15614                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    91                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15593                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.644304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.900374                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.784055                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           984     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.49%     64.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.42%     81.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      1.66%     86.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3801                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  997952                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999296                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5824                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124747638000                       # Total gap between requests
system.mem_ctrl.avgGap                     7943179.75                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832512                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1326196.721195043763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6673565.550988444127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35912.483746094025                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13029                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           91                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370885500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28466.15                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1027751478.02                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5312581830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43429366560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58659931080                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.228532                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 112858017750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14422800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60261600                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9847147440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5120008470                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43591533600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58641124755                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.077777                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113279800250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4165460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7302446750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11576369                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11576369                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11576369                       # number of overall hits
system.dcache.overall_hits::total            11576369                       # number of overall hits
system.dcache.demand_misses::.cpu.data         117239                       # number of demand (read+write) misses
system.dcache.demand_misses::total             117239                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        117239                       # number of overall misses
system.dcache.overall_misses::total            117239                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2081449000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2081449000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2081449000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2081449000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11693608                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11693608                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11693608                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11693608                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010026                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010026                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010026                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010026                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17753.895888                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17753.895888                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17753.895888                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17753.895888                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40481                       # number of writebacks
system.dcache.writebacks::total                 40481                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       117239                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        117239                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       117239                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       117239                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1846971000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1846971000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1846971000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1846971000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010026                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010026                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010026                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15753.895888                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15753.895888                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15753.895888                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15753.895888                       # average overall mshr miss latency
system.dcache.replacements                     116727                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7420067                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7420067                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        107578                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            107578                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1622310000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1622310000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7527645                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7527645                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014291                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15080.313819                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15080.313819                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       107578                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       107578                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1407154000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1407154000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014291                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13080.313819                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13080.313819                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4156302                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4156302                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9661                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9661                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    459139000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    459139000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4165963                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4165963                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002319                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 47524.997412                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 47524.997412                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9661                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9661                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    439817000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    439817000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45524.997412                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 45524.997412                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.917958                       # Cycle average of tags in use
system.dcache.tags.total_refs                11689736                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                116727                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                100.145947                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.917958                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997887                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11810847                       # Number of tag accesses
system.dcache.tags.data_accesses             11810847                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104210                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              123116                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104210                       # number of overall hits
system.l2cache.overall_hits::total             123116                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13029                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15614                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13029                       # number of overall misses
system.l2cache.overall_misses::total            15614                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856688000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025605000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856688000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025605000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       117239                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          138730                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       117239                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         138730                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.111132                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.112550                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.111132                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.112550                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65752.398496                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65684.962213                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65752.398496                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65684.962213                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             91                       # number of writebacks
system.l2cache.writebacks::total                   91                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13029                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15614                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13029                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15614                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830630000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994377000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830630000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994377000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.111132                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.112550                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.111132                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.112550                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63752.398496                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63684.962213                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63752.398496                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63684.962213                       # average overall mshr miss latency
system.l2cache.replacements                      2831                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40481                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40481                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40481                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40481                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          292                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          292                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4222                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4222                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9661                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9661                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.562985                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.562985                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.562985                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.562985                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        99988                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       118894                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7590                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10175                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476756000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645673000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       107578                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129069                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070553                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078834                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62813.702240                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63456.805897                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7590                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10175                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461576000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625323000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070553                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078834                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60813.702240                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61456.805897                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12157.791343                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25722                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2831                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.085835                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.695422                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.561057                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11388.534864                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               292139                       # Number of tag accesses
system.l2cache.tags.data_accesses              292139                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129069                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40481                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97233                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9661                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9661                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129069                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       351205                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  415174                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10094080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11469504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            438368000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           586195000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124747707000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 124747707000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               125167134000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 610427                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876744                       # Number of bytes of host memory used
host_op_rate                                  1148033                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.96                       # Real time elapsed on the host
host_tick_rate                             1956825372                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    39045509                       # Number of instructions simulated
sim_ops                                      73433158                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.125167                       # Number of seconds simulated
sim_ticks                                125167134000                       # Number of ticks simulated
system.cpu.Branches                           8830879                       # Number of branches fetched
system.cpu.committedInsts                    39045509                       # Number of instructions committed
system.cpu.committedOps                      73433158                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7552949                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1767                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4179204                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           186                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49728711                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        125167127                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  125167127                       # Number of busy cycles
system.cpu.num_cc_register_reads             39309344                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21503750                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4971993                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                     2465710                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              73272208                       # Number of integer alu accesses
system.cpu.num_int_insts                     73272208                       # number of integer instructions
system.cpu.num_int_register_reads           147623856                       # number of times the integer registers were read
system.cpu.num_int_register_writes           60244957                       # number of times the integer registers were written
system.cpu.num_load_insts                     7551902                       # Number of load instructions
system.cpu.num_mem_refs                      11730923                       # number of memory refs
system.cpu.num_store_insts                    4179021                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30677      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  61527675     83.79%     83.83% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.04%     83.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.07%     84.03% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7525290     10.25%     94.27% # Class of executed instruction
system.cpu.op_class::MemWrite                 4177028      5.69%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73433241                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         49707220                       # number of demand (read+write) hits
system.icache.demand_hits::total             49707220                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        49707220                       # number of overall hits
system.icache.overall_hits::total            49707220                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21491                       # number of demand (read+write) misses
system.icache.demand_misses::total              21491                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21491                       # number of overall misses
system.icache.overall_misses::total             21491                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    392799000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    392799000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    392799000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    392799000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     49728711                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         49728711                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     49728711                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        49728711                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000432                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000432                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000432                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000432                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18277.371923                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18277.371923                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21491                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21491                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21491                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21491                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    349817000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    349817000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    349817000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000432                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000432                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000432                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000432                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16277.371923                       # average overall mshr miss latency
system.icache.replacements                      20987                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        49707220                       # number of ReadReq hits
system.icache.ReadReq_hits::total            49707220                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21491                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21491                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    392799000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     49728711                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        49728711                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000432                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000432                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18277.371923                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21491                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    349817000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000432                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000432                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16277.371923                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16277.371923                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.209571                       # Cycle average of tags in use
system.icache.tags.total_refs                 2006098                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20987                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 95.587649                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.209571                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982831                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982831                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              49750202                       # Number of tag accesses
system.icache.tags.data_accesses             49750202                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10179                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           92                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3042                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10179                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1005440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1005440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1005440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15618                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15618    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15618                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19120000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82928000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          165440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          834112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              999552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         165440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5888                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5888                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13033                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15618                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            92                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  92                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1321753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6663986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7985738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1321753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1321753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           47041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 47041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           47041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1321753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6663986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8032780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13012.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                63435                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15618                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          92                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15618                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        92                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1216                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                839                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     150905250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77985000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443349000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9675.27                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28425.27                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11804                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 65.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15618                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    92                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15597                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3803                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.657113                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.902515                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    272.761258                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           985     25.90%     25.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1463     38.47%     64.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          662     17.41%     81.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          133      3.50%     85.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           64      1.68%     86.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           59      1.55%     88.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.97%     91.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.84%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          216      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3803                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  998208                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   999552                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5888                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          7.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       7.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   124819901000                       # Total gap between requests
system.mem_ctrl.avgGap                     7945251.50                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       165440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       832768                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1321752.721445231698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6653248.128218705766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35792.143327337028                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13033                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           92                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     72374750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    370974250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27997.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28464.23                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1016580266.30                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51072420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      9880338000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5318645490                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       43585320480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         58855139220                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.212406                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 113263404750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4179500000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7724229250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14429940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7669695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60290160                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      9880338000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5128406850                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       43745521440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         58836744825                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.065447                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 113680038500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4179500000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7307595500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11613915                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11613915                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11613915                       # number of overall hits
system.dcache.overall_hits::total            11613915                       # number of overall hits
system.dcache.demand_misses::.cpu.data         118155                       # number of demand (read+write) misses
system.dcache.demand_misses::total             118155                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        118155                       # number of overall misses
system.dcache.overall_misses::total            118155                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2091732000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2091732000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2091732000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2091732000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     11732070                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         11732070                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     11732070                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        11732070                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010071                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010071                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010071                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010071                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17703.288054                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17703.288054                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17703.288054                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17703.288054                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           40782                       # number of writebacks
system.dcache.writebacks::total                 40782                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       118155                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        118155                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       118155                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       118155                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1855424000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1855424000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1855424000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1855424000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010071                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010071                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010071                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010071                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15703.304981                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15703.304981                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15703.304981                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15703.304981                       # average overall mshr miss latency
system.dcache.replacements                     117642                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7444596                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7444596                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        108353                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            108353                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1631042000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1631042000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7552949                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7552949                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014346                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014346                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15053.039602                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15053.039602                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       108353                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       108353                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1414338000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1414338000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014346                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014346                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13053.058060                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13053.058060                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4169319                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4169319                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9802                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9802                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    460690000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    460690000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4179121                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4179121                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002345                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002345                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 46999.591920                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 46999.591920                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9802                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9802                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    441086000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    441086000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002345                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002345                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44999.591920                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 44999.591920                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.921584                       # Cycle average of tags in use
system.dcache.tags.total_refs                11726537                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                117642                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 99.679851                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.921584                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997894                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997894                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11850224                       # Number of tag accesses
system.dcache.tags.data_accesses             11850224                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18906                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          105121                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              124027                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18906                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         105121                       # number of overall hits
system.l2cache.overall_hits::total             124027                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13034                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15619                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13034                       # number of overall misses
system.l2cache.overall_misses::total            15619                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    168917000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    856926000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1025843000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    168917000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    856926000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1025843000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       118155                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          139646                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       118155                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         139646                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.120283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.110313                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.111847                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.120283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.110313                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.111847                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65745.435016                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65679.172802                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65345.067698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65745.435016                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65679.172802                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             92                       # number of writebacks
system.l2cache.writebacks::total                   92                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13034                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15619                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13034                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15619                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    163747000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    830860000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    994607000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    163747000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    830860000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    994607000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.110313                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.111847                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.110313                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.111847                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63745.588461                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63679.300852                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63745.588461                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63679.300852                       # average overall mshr miss latency
system.l2cache.replacements                      2838                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        40782                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        40782                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        40782                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        40782                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          296                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          296                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4363                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4363                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9802                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9802                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.554887                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.554887                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.554887                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.554887                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18906                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       100758                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       119664                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7595                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10180                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    168917000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    476994000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    645911000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       108353                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       129844                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.120283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070095                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078402                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65345.067698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62803.686636                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63449.017682                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7595                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10180                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    163747000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    461806000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    625553000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.120283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070095                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078402                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63345.067698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60803.949967                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61449.214145                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12160.157803                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25732                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2838                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.066949                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.700371                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.321260                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11391.136172                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044453                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.695260                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.742197                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12860                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               293977                       # Number of tag accesses
system.l2cache.tags.data_accesses              293977                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              129843                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         40782                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             97847                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9802                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9802                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         129844                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       353951                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63969                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  417920                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10171904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 11547328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107455000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            441403000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           590770000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125167134000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 125167134000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               128242384000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 610261                       # Simulator instruction rate (inst/s)
host_mem_usage                                 877564                       # Number of bytes of host memory used
host_op_rate                                  1147231                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.55                       # Real time elapsed on the host
host_tick_rate                             1956422501                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40002172                       # Number of instructions simulated
sim_ops                                      75200325                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.128242                       # Number of seconds simulated
sim_ticks                                128242384000                       # Number of ticks simulated
system.cpu.Branches                           9046834                       # Number of branches fetched
system.cpu.committedInsts                    40002172                       # Number of instructions committed
system.cpu.committedOps                      75200325                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7737094                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1933                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4274720                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           199                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    50951801                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           231                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        128242377                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  128242377                       # Number of busy cycles
system.cpu.num_cc_register_reads             40258171                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            22032101                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5092116                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184486                       # Number of float alu accesses
system.cpu.num_fp_insts                        184486                       # number of float instructions
system.cpu.num_fp_register_reads               311375                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158348                       # number of times the floating registers were written
system.cpu.num_func_calls                     2524514                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              75038332                       # Number of integer alu accesses
system.cpu.num_int_insts                     75038332                       # number of integer instructions
system.cpu.num_int_register_reads           151215077                       # number of times the integer registers were read
system.cpu.num_int_register_writes           61700196                       # number of times the integer registers were written
system.cpu.num_load_insts                     7736044                       # Number of load instructions
system.cpu.num_mem_refs                      12010581                       # number of memory refs
system.cpu.num_store_insts                    4274537                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 31656      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  63014073     83.79%     83.84% # Class of executed instruction
system.cpu.op_class::IntMult                       94      0.00%     83.84% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     83.84% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.01%     83.84% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.84% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.84% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.84% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.84% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.84% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.84% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.84% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     83.84% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.84% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54208      0.07%     83.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.92% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32086      0.04%     83.96% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52033      0.07%     84.03% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.03% # Class of executed instruction
system.cpu.op_class::MemRead                  7709422     10.25%     94.28% # Class of executed instruction
system.cpu.op_class::MemWrite                 4272544      5.68%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26622      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   75200408                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         50930216                       # number of demand (read+write) hits
system.icache.demand_hits::total             50930216                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        50930216                       # number of overall hits
system.icache.overall_hits::total            50930216                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21585                       # number of demand (read+write) misses
system.icache.demand_misses::total              21585                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21585                       # number of overall misses
system.icache.overall_misses::total             21585                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    399157000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    399157000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    399157000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    399157000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     50951801                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         50951801                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     50951801                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        50951801                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000424                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000424                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000424                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000424                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18492.332638                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18492.332638                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18492.332638                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18492.332638                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21585                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21585                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21585                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21585                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    355987000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    355987000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    355987000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    355987000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000424                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000424                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000424                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000424                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16492.332638                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16492.332638                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16492.332638                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16492.332638                       # average overall mshr miss latency
system.icache.replacements                      21080                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        50930216                       # number of ReadReq hits
system.icache.ReadReq_hits::total            50930216                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21585                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21585                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    399157000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    399157000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     50951801                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        50951801                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000424                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000424                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18492.332638                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18492.332638                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21585                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21585                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    355987000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    355987000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000424                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000424                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16492.332638                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16492.332638                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.229221                       # Cycle average of tags in use
system.icache.tags.total_refs                 2148622                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 21080                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                101.927040                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.229221                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982870                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982870                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              50973386                       # Number of tag accesses
system.icache.tags.data_accesses             50973386                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           96                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3191                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10289                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        34743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        34743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1012736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1012736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1012736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15728                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15728    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15728                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19399000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           83511750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          171264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          835328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1006592                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       171264                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         171264                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         6144                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             6144                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2676                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13052                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15728                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            96                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  96                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1335471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6513666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7849137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1335471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1335471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           47909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 47909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           47909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1335471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6513666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               7897046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        95.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2676.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13031.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006860628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                64449                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15728                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          96                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        96                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                952                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1243                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                875                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1053                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1009                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                857                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               856                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1071                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               952                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               822                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     151895000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    78535000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                446401250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9670.53                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28420.53                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11888                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.69                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 63.16                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15728                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    96                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15707                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3829                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.705406                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.801560                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    273.048805                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           994     25.96%     25.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1473     38.47%     64.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          663     17.32%     81.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          134      3.50%     85.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           64      1.67%     86.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           61      1.59%     88.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          113      2.95%     91.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          108      2.82%     94.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          219      5.72%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3829                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            1523                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     914.261763                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1590.035849                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1664-1791            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1005248                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1006592                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  6144                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          7.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       7.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   128236059000                       # Total gap between requests
system.mem_ctrl.avgGap                     8103896.55                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       171264                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       833984                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1335471.118503224570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6503185.405536442064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 34933.848391339954                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2676                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13052                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           96                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     74761000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    371640250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  93525384500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27937.59                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28473.82                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 974222755.21                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.61                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12787740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6796845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             51165240                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              276660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      10123120800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5382194220                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       44712701760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         60289043265                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.117923                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 116193748000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4282200000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   7766436000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14551320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7734210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60982740                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               88740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      10123120800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5189999340                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       44874550080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         60271027230                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         469.977439                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 116614688000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4282200000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7345496000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         11886676                       # number of demand (read+write) hits
system.dcache.demand_hits::total             11886676                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        11886676                       # number of overall hits
system.dcache.overall_hits::total            11886676                       # number of overall hits
system.dcache.demand_misses::.cpu.data         125055                       # number of demand (read+write) misses
system.dcache.demand_misses::total             125055                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        125055                       # number of overall misses
system.dcache.overall_misses::total            125055                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2168914000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2168914000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2168914000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2168914000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     12011731                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         12011731                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     12011731                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        12011731                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010411                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010411                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010411                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010411                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17343.680780                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17343.680780                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17343.680780                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17343.680780                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           42995                       # number of writebacks
system.dcache.writebacks::total                 42995                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       125055                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        125055                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       125055                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       125055                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1918806000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1918806000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1918806000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1918806000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010411                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010411                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010411                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010411                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15343.696773                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15343.696773                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15343.696773                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15343.696773                       # average overall mshr miss latency
system.dcache.replacements                     124542                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7622891                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7622891                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        114203                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            114203                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1696674000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1696674000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7737094                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7737094                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014760                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014760                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 14856.650000                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 14856.650000                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       114203                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       114203                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1468270000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1468270000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014760                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014760                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12856.667513                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 12856.667513                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4263785                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4263785                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        10852                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            10852                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    472240000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    472240000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4274637                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4274637                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002539                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002539                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 43516.402506                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 43516.402506                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        10852                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        10852                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    450536000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    450536000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002539                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41516.402506                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 41516.402506                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.947445                       # Cycle average of tags in use
system.dcache.tags.total_refs                11998176                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                124542                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 96.338392                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.947445                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997944                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997944                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              12136785                       # Number of tag accesses
system.dcache.tags.data_accesses             12136785                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18909                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          112002                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              130911                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18909                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         112002                       # number of overall hits
system.l2cache.overall_hits::total             130911                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2676                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13053                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15729                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2676                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13053                       # number of overall misses
system.l2cache.overall_misses::total            15729                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    174696000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    858303000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1032999000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    174696000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    858303000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1032999000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21585                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       125055                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          146640                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21585                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       125055                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         146640                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.123975                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.104378                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.107263                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.123975                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.104378                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.107263                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65282.511211                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65755.228683                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65674.804501                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65282.511211                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65755.228683                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65674.804501                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             96                       # number of writebacks
system.l2cache.writebacks::total                   96                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2676                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13053                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15729                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2676                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13053                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15729                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    169344000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    832199000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1001543000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    169344000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    832199000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1001543000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.123975                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.104378                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.107263                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.123975                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.104378                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.107263                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63282.511211                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63755.381905                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63674.931655                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63282.511211                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63755.381905                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63674.931655                       # average overall mshr miss latency
system.l2cache.replacements                      2935                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        42995                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        42995                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        42995                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        42995                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         5413                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             5413                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5439                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    379932000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        10852                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        10852                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.501198                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.501198                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69853.281853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5439                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    369054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.501198                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.501198                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67853.281853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18909                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       106589                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       125498                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2676                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7614                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10290                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    174696000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    478371000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    653067000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21585                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       114203                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       135788                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.123975                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.066671                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.075780                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65282.511211                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62827.817179                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63466.180758                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2676                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7614                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10290                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    169344000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    463145000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    632489000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.123975                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.066671                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.075780                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63282.511211                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60828.079853                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61466.375121                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12177.042739                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27962                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2935                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.527087                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.731536                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   726.597528                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11409.713676                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002486                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044348                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.696394                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.743228                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12877                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12766                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785950                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               308074                       # Number of tag accesses
system.l2cache.tags.data_accesses              308074                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              135787                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         42995                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            102627                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              10852                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             10852                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         135788                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       374651                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        64250                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  438901                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10755136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1381440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 12136576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           107925000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            464242000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           625270000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128242384000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 128242384000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               129477422000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 609050                       # Simulator instruction rate (inst/s)
host_mem_usage                                 883792                       # Number of bytes of host memory used
host_op_rate                                  1145424                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.21                       # Real time elapsed on the host
host_tick_rate                             1955426864                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40327763                       # Number of instructions simulated
sim_ops                                      75843551                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129477                       # Number of seconds simulated
sim_ticks                                129477422000                       # Number of ticks simulated
system.cpu.Branches                           9125453                       # Number of branches fetched
system.cpu.committedInsts                    40327763                       # Number of instructions committed
system.cpu.committedOps                      75843551                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7822405                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2024                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4326213                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           205                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    51381505                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           290                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        129477422                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               129477421.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads             40662155                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            22243873                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5152482                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184715                       # Number of float alu accesses
system.cpu.num_fp_insts                        184715                       # number of float instructions
system.cpu.num_fp_register_reads               311776                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158547                       # number of times the floating registers were written
system.cpu.num_func_calls                     2534818                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              75679650                       # Number of integer alu accesses
system.cpu.num_int_insts                     75679650                       # number of integer instructions
system.cpu.num_int_register_reads           152468077                       # number of times the integer registers were read
system.cpu.num_int_register_writes           62212284                       # number of times the integer registers were written
system.cpu.num_load_insts                     7821351                       # Number of load instructions
system.cpu.num_mem_refs                      12147380                       # number of memory refs
system.cpu.num_store_insts                    4326029                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 33348      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  63518529     83.75%     83.79% # Class of executed instruction
system.cpu.op_class::IntMult                      188      0.00%     83.79% # Class of executed instruction
system.cpu.op_class::IntDiv                        49      0.00%     83.79% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3987      0.01%     83.80% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::SimdAdd                       26      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.80% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54280      0.07%     83.87% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32134      0.04%     83.91% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52084      0.07%     83.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     83.98% # Class of executed instruction
system.cpu.op_class::MemRead                  7794693     10.28%     94.26% # Class of executed instruction
system.cpu.op_class::MemWrite                 4324036      5.70%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26658      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   75843636                       # Class of executed instruction
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         51358907                       # number of demand (read+write) hits
system.icache.demand_hits::total             51358907                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        51358907                       # number of overall hits
system.icache.overall_hits::total            51358907                       # number of overall hits
system.icache.demand_misses::.cpu.inst          22598                       # number of demand (read+write) misses
system.icache.demand_misses::total              22598                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         22598                       # number of overall misses
system.icache.overall_misses::total             22598                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    431005000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    431005000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    431005000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    431005000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     51381505                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         51381505                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     51381505                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        51381505                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000440                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000440                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000440                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000440                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 19072.705549                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 19072.705549                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 19072.705549                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 19072.705549                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        22598                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         22598                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        22598                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        22598                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    385809000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    385809000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    385809000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    385809000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000440                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000440                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000440                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000440                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 17072.705549                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 17072.705549                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 17072.705549                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 17072.705549                       # average overall mshr miss latency
system.icache.replacements                      22090                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        51358907                       # number of ReadReq hits
system.icache.ReadReq_hits::total            51358907                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         22598                       # number of ReadReq misses
system.icache.ReadReq_misses::total             22598                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    431005000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    431005000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     51381505                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        51381505                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000440                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000440                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 19072.705549                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 19072.705549                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        22598                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        22598                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    385809000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    385809000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000440                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000440                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17072.705549                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 17072.705549                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.273706                       # Cycle average of tags in use
system.icache.tags.total_refs                51381505                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 22598                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs               2273.719134                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.273706                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982956                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982956                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              51404103                       # Number of tag accesses
system.icache.tags.data_accesses             51404103                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10844                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          194                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3738                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5463                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5463                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10844                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        36546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        36546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1056064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1056064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1056064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16307                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16307    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16307                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21015000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           86608750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          193344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          850304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1043648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       193344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         193344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        12416                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            12416                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             3021                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13286                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                16307                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           194                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 194                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1493264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6567199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8060463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1493264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1493264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           95893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 95893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           95893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1493264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6567199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8156356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       193.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      3021.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13248.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.249533746500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            10                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            10                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                65983                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 163                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        16307                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         194                       # Number of write requests accepted
system.mem_ctrl.readBursts                      16307                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       194                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1003                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1283                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                902                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1090                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1036                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                891                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                875                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               889                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1154                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               989                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               942                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               871                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               834                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 17                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                55                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 8                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.22                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     157926500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    81345000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                462970250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9707.20                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28457.20                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     12236                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      131                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.21                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 67.88                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  16307                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   194                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    16269                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         4067                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     258.360462                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    173.669174                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    268.380358                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1090     26.80%     26.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1561     38.38%     65.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          689     16.94%     82.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          151      3.71%     85.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           70      1.72%     87.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           62      1.52%     89.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          115      2.83%     91.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          110      2.70%     94.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          219      5.38%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          4067                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     1622.500000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     302.592717                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    3066.736711                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511              7     70.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-2047            1     10.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-4095            1     10.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::9216-9727            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             10                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.200000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.171629                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.032796                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 4     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 6     60.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             10                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1041216                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2432                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    11008                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1043648                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 12416                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          8.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   129477326000                       # Total gap between requests
system.mem_ctrl.avgGap                     7846635.11                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       193344                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       847872                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        11008                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1493264.207870929036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6548415.831140042283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 85018.683798013823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         3021                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13286                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          194                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     84237250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    378733000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 2670014256500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27883.90                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28506.17                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 13762960085.05                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     75.12                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              13623120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               7225680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             53157300                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              563760                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      10220233920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5517417030                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       45073084320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         60885305130                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.238781                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 117129426750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   4323280000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   8024715250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              15465240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               8208585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             63003360                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy              334080                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      10220233920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5330642280                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       45230368320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         60868255785                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.107103                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 117538360500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   4323280000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7615781500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data         12017288                       # number of demand (read+write) hits
system.dcache.demand_hits::total             12017288                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data        12017288                       # number of overall hits
system.dcache.overall_hits::total            12017288                       # number of overall hits
system.dcache.demand_misses::.cpu.data         131245                       # number of demand (read+write) misses
system.dcache.demand_misses::total             131245                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        131245                       # number of overall misses
system.dcache.overall_misses::total            131245                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2251668000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2251668000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2251668000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2251668000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     12148533                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         12148533                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     12148533                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        12148533                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010803                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010803                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010803                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010803                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 17156.219285                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 17156.219285                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 17156.219285                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 17156.219285                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           48622                       # number of writebacks
system.dcache.writebacks::total                 48622                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       131245                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        131245                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       131245                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       131245                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1989178000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1989178000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1989178000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1989178000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010803                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010803                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010803                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010803                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 15156.219285                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 15156.219285                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 15156.219285                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 15156.219285                       # average overall mshr miss latency
system.dcache.replacements                     130733                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         7702229                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             7702229                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        120176                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            120176                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1775619000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1775619000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      7822405                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         7822405                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.015363                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.015363                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 14775.154773                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 14775.154773                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       120176                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       120176                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1535267000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1535267000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015363                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.015363                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12775.154773                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 12775.154773                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4315059                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4315059                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        11069                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            11069                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    476049000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    476049000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4326128                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4326128                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.002559                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.002559                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 43007.408077                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 43007.408077                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        11069                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        11069                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    453911000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    453911000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002559                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41007.408077                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 41007.408077                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.957485                       # Cycle average of tags in use
system.dcache.tags.total_refs                12148533                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                131245                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 92.563778                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                179000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.957485                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997964                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997964                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          368                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              12279778                       # Number of tag accesses
system.dcache.tags.data_accesses             12279778                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           19577                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          117959                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              137536                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          19577                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         117959                       # number of overall hits
system.l2cache.overall_hits::total             137536                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          3021                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13286                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             16307                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3021                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13286                       # number of overall misses
system.l2cache.overall_misses::total            16307                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    197060000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    873963000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1071023000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    197060000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    873963000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1071023000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        22598                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       131245                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          153843                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        22598                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       131245                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         153843                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.133684                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.101231                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.105998                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.133684                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.101231                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.105998                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65230.056273                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65780.746651                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65678.726927                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65230.056273                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65780.746651                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65678.726927                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            194                       # number of writebacks
system.l2cache.writebacks::total                  194                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         3021                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13286                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        16307                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3021                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13286                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        16307                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    191018000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    847391000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1038409000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    191018000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    847391000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1038409000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.133684                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.101231                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.105998                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.133684                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.101231                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.105998                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63230.056273                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63780.746651                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63678.726927                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63230.056273                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63780.746651                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63678.726927                       # average overall mshr miss latency
system.l2cache.replacements                      3455                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        48622                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        48622                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        48622                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        48622                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          477                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          477                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         5606                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             5606                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5463                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5463                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    381472000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    381472000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        11069                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        11069                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.493541                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.493541                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69828.299469                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69828.299469                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5463                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5463                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    370546000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    370546000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.493541                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.493541                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67828.299469                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67828.299469                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        19577                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       112353                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       131930                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         3021                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7823                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10844                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    197060000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    492491000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    689551000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        22598                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       120176                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       142774                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.133684                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.065096                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.075952                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65230.056273                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 62954.237505                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63588.251568                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3021                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7823                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10844                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    191018000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    476845000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    667863000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.133684                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.065096                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.075952                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63230.056273                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60954.237505                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61588.251568                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            12183.989776                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 306189                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                16391                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                18.680312                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.743635                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   728.069436                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 11415.176705                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002487                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.044438                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.696727                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.743652                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        12936                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        12286                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.789551                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               323057                       # Number of tag accesses
system.l2cache.tags.data_accesses              323057                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              142774                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         48622                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            104201                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              11069                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             11069                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         142774                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       393223                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        67286                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  460509                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     11511488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1446272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 12957760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           112990000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            501154000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           656225000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129477422000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 129477422000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
