{
    "code": "module TopModule (\n    input logic a,\n    input logic b,\n    output logic out_assign,\n    output logic out_alwaysblock\n);\n\nassign out_assign = a & b;\n\nalways @* begin\n    out_alwaysblock = a & b;\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "R"
    }
}