<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.08.06.22:04:40"
 outputDirectory="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE6E22C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="axi_bridge_0_s0" kind="axi4" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readAcceptanceCapability" value="16" />
   <property name="writeAcceptanceCapability" value="16" />
   <property name="combinedAcceptanceCapability" value="16" />
   <property name="readDataReorderingDepth" value="1" />
   <property name="bridgesToMaster" value="" />
   <port name="axi_bridge_0_s0_awid" direction="input" role="awid" width="2" />
   <port
       name="axi_bridge_0_s0_awaddr"
       direction="input"
       role="awaddr"
       width="32" />
   <port name="axi_bridge_0_s0_awlen" direction="input" role="awlen" width="8" />
   <port
       name="axi_bridge_0_s0_awsize"
       direction="input"
       role="awsize"
       width="3" />
   <port
       name="axi_bridge_0_s0_awburst"
       direction="input"
       role="awburst"
       width="2" />
   <port
       name="axi_bridge_0_s0_awlock"
       direction="input"
       role="awlock"
       width="1" />
   <port
       name="axi_bridge_0_s0_awcache"
       direction="input"
       role="awcache"
       width="4" />
   <port
       name="axi_bridge_0_s0_awprot"
       direction="input"
       role="awprot"
       width="3" />
   <port name="axi_bridge_0_s0_awqos" direction="input" role="awqos" width="4" />
   <port
       name="axi_bridge_0_s0_awregion"
       direction="input"
       role="awregion"
       width="4" />
   <port
       name="axi_bridge_0_s0_awvalid"
       direction="input"
       role="awvalid"
       width="1" />
   <port
       name="axi_bridge_0_s0_awready"
       direction="output"
       role="awready"
       width="1" />
   <port
       name="axi_bridge_0_s0_wdata"
       direction="input"
       role="wdata"
       width="64" />
   <port name="axi_bridge_0_s0_wstrb" direction="input" role="wstrb" width="8" />
   <port name="axi_bridge_0_s0_wlast" direction="input" role="wlast" width="1" />
   <port
       name="axi_bridge_0_s0_wvalid"
       direction="input"
       role="wvalid"
       width="1" />
   <port
       name="axi_bridge_0_s0_wready"
       direction="output"
       role="wready"
       width="1" />
   <port name="axi_bridge_0_s0_bid" direction="output" role="bid" width="2" />
   <port
       name="axi_bridge_0_s0_bresp"
       direction="output"
       role="bresp"
       width="2" />
   <port
       name="axi_bridge_0_s0_bvalid"
       direction="output"
       role="bvalid"
       width="1" />
   <port
       name="axi_bridge_0_s0_bready"
       direction="input"
       role="bready"
       width="1" />
   <port name="axi_bridge_0_s0_arid" direction="input" role="arid" width="2" />
   <port
       name="axi_bridge_0_s0_araddr"
       direction="input"
       role="araddr"
       width="32" />
   <port name="axi_bridge_0_s0_arlen" direction="input" role="arlen" width="8" />
   <port
       name="axi_bridge_0_s0_arsize"
       direction="input"
       role="arsize"
       width="3" />
   <port
       name="axi_bridge_0_s0_arburst"
       direction="input"
       role="arburst"
       width="2" />
   <port
       name="axi_bridge_0_s0_arlock"
       direction="input"
       role="arlock"
       width="1" />
   <port
       name="axi_bridge_0_s0_arcache"
       direction="input"
       role="arcache"
       width="4" />
   <port
       name="axi_bridge_0_s0_arprot"
       direction="input"
       role="arprot"
       width="3" />
   <port name="axi_bridge_0_s0_arqos" direction="input" role="arqos" width="4" />
   <port
       name="axi_bridge_0_s0_arregion"
       direction="input"
       role="arregion"
       width="4" />
   <port
       name="axi_bridge_0_s0_arvalid"
       direction="input"
       role="arvalid"
       width="1" />
   <port
       name="axi_bridge_0_s0_arready"
       direction="output"
       role="arready"
       width="1" />
   <port name="axi_bridge_0_s0_rid" direction="output" role="rid" width="2" />
   <port
       name="axi_bridge_0_s0_rdata"
       direction="output"
       role="rdata"
       width="64" />
   <port
       name="axi_bridge_0_s0_rresp"
       direction="output"
       role="rresp"
       width="2" />
   <port
       name="axi_bridge_0_s0_rlast"
       direction="output"
       role="rlast"
       width="1" />
   <port
       name="axi_bridge_0_s0_rvalid"
       direction="output"
       role="rvalid"
       width="1" />
   <port
       name="axi_bridge_0_s0_rready"
       direction="input"
       role="rready"
       width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="cycloneiv:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1691348680,AUTO_UNIQUE_ID=(altera_axi_bridge:22.1:ADDR_WIDTH=32,AXI_VERSION=AXI4,BURST_LENGTH_WIDTH=8,COMBINED_ACCEPTANCE_CAPABILITY=16,COMBINED_ISSUING_CAPABILITY=16,DATA_WIDTH=64,LOCK_WIDTH=1,M0_ID_WIDTH=2,READ_ACCEPTANCE_CAPABILITY=16,READ_ADDR_USER_WIDTH=64,READ_DATA_REORDERING_DEPTH=1,READ_DATA_USER_WIDTH=64,READ_ISSUING_CAPABILITY=16,S0_ID_WIDTH=2,USE_M0_ARBURST=1,USE_M0_ARCACHE=1,USE_M0_ARID=1,USE_M0_ARLEN=1,USE_M0_ARLOCK=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARSIZE=1,USE_M0_ARUSER=0,USE_M0_AWBURST=1,USE_M0_AWCACHE=1,USE_M0_AWID=1,USE_M0_AWLEN=1,USE_M0_AWLOCK=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWSIZE=1,USE_M0_AWUSER=0,USE_M0_BID=1,USE_M0_BRESP=1,USE_M0_BUSER=0,USE_M0_RID=1,USE_M0_RLAST=1,USE_M0_RRESP=1,USE_M0_RUSER=0,USE_M0_WSTRB=1,USE_M0_WUSER=0,USE_PIPELINE=1,USE_S0_ARCACHE=1,USE_S0_ARLOCK=1,USE_S0_ARPROT=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARUSER=0,USE_S0_AWCACHE=1,USE_S0_AWLOCK=1,USE_S0_AWPROT=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWUSER=0,USE_S0_BRESP=1,USE_S0_BUSER=0,USE_S0_RRESP=1,USE_S0_RUSER=0,USE_S0_WLAST=1,USE_S0_WUSER=0,WRITE_ACCEPTANCE_CAPABILITY=16,WRITE_ADDR_USER_WIDTH=64,WRITE_DATA_USER_WIDTH=64,WRITE_ISSUING_CAPABILITY=16,WRITE_RESP_USER_WIDTH=64)(clock_source:22.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_onchip_memory2:22.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=cycloneiv_intel_onchip_ssram_drw,blockType=AUTO,copyInitFile=false,dataWidth=64,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=cycloneiv_intel_onchip_ssram_drw.hex,derived_is_hardcopy=false,derived_set_addr_width=9,derived_set_addr_width2=9,derived_set_data_width=64,derived_set_data_width2=64,derived_singleClockOperation=false,deviceFamily=Cyclone IV E,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0xf000,defaultConnection=false)(clock:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)"
   instancePathKey="cycloneiv"
   kind="cycloneiv"
   version="1.0"
   name="cycloneiv">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1691348680" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/cycloneiv.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_axi_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_intel_onchip_ssram_drw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_axi_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_axi_master_ni.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/ssayin/fpga_root/cycloneiv.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_axi_bridge/altera_axi_bridge_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 0 starting:cycloneiv "cycloneiv"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces axi_bridge_0.m0 and axi_bridge_0_m0_translator.s0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces intel_onchip_ssram_drw_s1_translator.avalon_anti_slave_0 and intel_onchip_ssram_drw.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces intel_onchip_ssram_drw_s2_translator.avalon_anti_slave_0 and intel_onchip_ssram_drw.s2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>14</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>18</b> modules, <b>68</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>20</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>22</b> modules, <b>82</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>29</b> modules, <b>98</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>29</b> modules, <b>100</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>31</b> modules, <b>131</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>11</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>6</b> modules, <b>16</b> connections]]></message>
   <message level="Debug" culprit="cycloneiv"><![CDATA["<b>cycloneiv</b>" reuses <b>altera_axi_bridge</b> "<b>submodules/altera_axi_bridge</b>"]]></message>
   <message level="Debug" culprit="cycloneiv"><![CDATA["<b>cycloneiv</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/cycloneiv_intel_onchip_ssram_drw</b>"]]></message>
   <message level="Debug" culprit="cycloneiv"><![CDATA["<b>cycloneiv</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/cycloneiv_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="cycloneiv"><![CDATA["<b>cycloneiv</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 3 starting:altera_axi_bridge "submodules/altera_axi_bridge"</message>
   <message level="Info" culprit="axi_bridge_0"><![CDATA["<b>cycloneiv</b>" instantiated <b>altera_axi_bridge</b> "<b>axi_bridge_0</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 2 starting:altera_avalon_onchip_memory2 "submodules/cycloneiv_intel_onchip_ssram_drw"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw">Starting RTL generation for module 'cycloneiv_intel_onchip_ssram_drw'</message>
   <message level="Info" culprit="intel_onchip_ssram_drw">  Generation command is [exec /opt/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cycloneiv_intel_onchip_ssram_drw --dir=/tmp/alt9575_1825796630978385358.dir/0021_intel_onchip_ssram_drw_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9575_1825796630978385358.dir/0021_intel_onchip_ssram_drw_gen//cycloneiv_intel_onchip_ssram_drw_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="intel_onchip_ssram_drw">Done RTL generation for module 'cycloneiv_intel_onchip_ssram_drw'</message>
   <message level="Info" culprit="intel_onchip_ssram_drw"><![CDATA["<b>cycloneiv</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>intel_onchip_ssram_drw</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 1 starting:altera_mm_interconnect "submodules/cycloneiv_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>28</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.004s/0.005s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>30</b> modules, <b>98</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_translator</b> "<b>submodules/altera_merlin_axi_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_master_ni</b> "<b>submodules/altera_merlin_axi_master_ni</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/cycloneiv_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/cycloneiv_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/cycloneiv_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/cycloneiv_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>cycloneiv</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 27 starting:altera_merlin_axi_translator "submodules/altera_merlin_axi_translator"</message>
   <message level="Info" culprit="axi_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>axi_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 26 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>intel_onchip_ssram_drw_s1_translator</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 24 starting:altera_merlin_axi_master_ni "submodules/altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="axi_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_master_ni</b> "<b>axi_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 23 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>intel_onchip_ssram_drw_s1_agent</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 22 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>intel_onchip_ssram_drw_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 17 starting:altera_merlin_router "submodules/cycloneiv_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 15 starting:altera_merlin_router "submodules/cycloneiv_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 13 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="axi_bridge_0_m0_wr_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>axi_bridge_0_m0_wr_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 11 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>intel_onchip_ssram_drw_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 9 starting:altera_merlin_demultiplexer "submodules/cycloneiv_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 7 starting:altera_merlin_multiplexer "submodules/cycloneiv_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 5 starting:altera_merlin_demultiplexer "submodules/cycloneiv_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 3 starting:altera_merlin_multiplexer "submodules/cycloneiv_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 1 starting:altera_avalon_st_adapter "submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 0 starting:error_adapter "submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 28 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>cycloneiv</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_axi_bridge:22.1:ADDR_WIDTH=32,AXI_VERSION=AXI4,BURST_LENGTH_WIDTH=8,COMBINED_ACCEPTANCE_CAPABILITY=16,COMBINED_ISSUING_CAPABILITY=16,DATA_WIDTH=64,LOCK_WIDTH=1,M0_ID_WIDTH=2,READ_ACCEPTANCE_CAPABILITY=16,READ_ADDR_USER_WIDTH=64,READ_DATA_REORDERING_DEPTH=1,READ_DATA_USER_WIDTH=64,READ_ISSUING_CAPABILITY=16,S0_ID_WIDTH=2,USE_M0_ARBURST=1,USE_M0_ARCACHE=1,USE_M0_ARID=1,USE_M0_ARLEN=1,USE_M0_ARLOCK=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARSIZE=1,USE_M0_ARUSER=0,USE_M0_AWBURST=1,USE_M0_AWCACHE=1,USE_M0_AWID=1,USE_M0_AWLEN=1,USE_M0_AWLOCK=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWSIZE=1,USE_M0_AWUSER=0,USE_M0_BID=1,USE_M0_BRESP=1,USE_M0_BUSER=0,USE_M0_RID=1,USE_M0_RLAST=1,USE_M0_RRESP=1,USE_M0_RUSER=0,USE_M0_WSTRB=1,USE_M0_WUSER=0,USE_PIPELINE=1,USE_S0_ARCACHE=1,USE_S0_ARLOCK=1,USE_S0_ARPROT=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARUSER=0,USE_S0_AWCACHE=1,USE_S0_AWLOCK=1,USE_S0_AWPROT=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWUSER=0,USE_S0_BRESP=1,USE_S0_BUSER=0,USE_S0_RRESP=1,USE_S0_RUSER=0,USE_S0_WLAST=1,USE_S0_WUSER=0,WRITE_ACCEPTANCE_CAPABILITY=16,WRITE_ADDR_USER_WIDTH=64,WRITE_DATA_USER_WIDTH=64,WRITE_ISSUING_CAPABILITY=16,WRITE_RESP_USER_WIDTH=64"
   instancePathKey="cycloneiv:.:axi_bridge_0"
   kind="altera_axi_bridge"
   version="22.1"
   name="altera_axi_bridge">
  <parameter name="BURST_LENGTH_WIDTH" value="8" />
  <parameter name="LOCK_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_axi_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_axi_bridge/altera_axi_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cycloneiv" as="axi_bridge_0" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 3 starting:altera_axi_bridge "submodules/altera_axi_bridge"</message>
   <message level="Info" culprit="axi_bridge_0"><![CDATA["<b>cycloneiv</b>" instantiated <b>altera_axi_bridge</b> "<b>axi_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:22.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=cycloneiv_intel_onchip_ssram_drw,blockType=AUTO,copyInitFile=false,dataWidth=64,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=cycloneiv_intel_onchip_ssram_drw.hex,derived_is_hardcopy=false,derived_set_addr_width=9,derived_set_addr_width2=9,derived_set_data_width=64,derived_set_data_width2=64,derived_singleClockOperation=false,deviceFamily=Cyclone IV E,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="cycloneiv:.:intel_onchip_ssram_drw"
   kind="altera_avalon_onchip_memory2"
   version="22.1"
   name="cycloneiv_intel_onchip_ssram_drw">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1" />
  <parameter
     name="autoInitializationFileName"
     value="cycloneiv_intel_onchip_ssram_drw" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="9" />
  <parameter name="dataWidth" value="64" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="9" />
  <parameter
     name="derived_init_file_name"
     value="cycloneiv_intel_onchip_ssram_drw.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="64" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="64" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4096" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_intel_onchip_ssram_drw.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cycloneiv" as="intel_onchip_ssram_drw" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 2 starting:altera_avalon_onchip_memory2 "submodules/cycloneiv_intel_onchip_ssram_drw"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw">Starting RTL generation for module 'cycloneiv_intel_onchip_ssram_drw'</message>
   <message level="Info" culprit="intel_onchip_ssram_drw">  Generation command is [exec /opt/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cycloneiv_intel_onchip_ssram_drw --dir=/tmp/alt9575_1825796630978385358.dir/0021_intel_onchip_ssram_drw_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9575_1825796630978385358.dir/0021_intel_onchip_ssram_drw_gen//cycloneiv_intel_onchip_ssram_drw_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="intel_onchip_ssram_drw">Done RTL generation for module 'cycloneiv_intel_onchip_ssram_drw'</message>
   <message level="Info" culprit="intel_onchip_ssram_drw"><![CDATA["<b>cycloneiv</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>intel_onchip_ssram_drw</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:22.1:AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {axi_bridge_0_m0_translator} {altera_merlin_axi_translator};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWID} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_BID} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARID} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_RID} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_ID_WIDTH} {2};set_instance_parameter_value {axi_bridge_0_m0_translator} {DATA_WIDTH} {64};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_ID_WIDTH} {2};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {axi_bridge_0_m0_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_translator} {READ_DATA_REORDERING_DEPTH} {1};add_instance {intel_onchip_ssram_drw_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_DATA_W} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {UAV_DATA_W} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_READ} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {intel_onchip_ssram_drw_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_DATA_W} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {UAV_DATA_W} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_READ} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {axi_bridge_0_m0_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {axi_bridge_0_m0_agent} {ID_WIDTH} {2};set_instance_parameter_value {axi_bridge_0_m0_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_m0_agent} {RDATA_WIDTH} {64};set_instance_parameter_value {axi_bridge_0_m0_agent} {WDATA_WIDTH} {64};set_instance_parameter_value {axi_bridge_0_m0_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {axi_bridge_0_m0_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {axi_bridge_0_m0_agent} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_agent} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_CACHE_H} {152};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_CACHE_L} {149};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {135};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {135};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_PROTECTION_H} {148};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_PROTECTION_L} {146};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {134};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {133};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {153};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {154};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_SRC_ID_L} {142};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_THREAD_ID_H} {145};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_QOS_L} {138};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_QOS_H} {141};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {155};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {157};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {136};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {136};set_instance_parameter_value {axi_bridge_0_m0_agent} {ST_DATA_W} {158};set_instance_parameter_value {axi_bridge_0_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {axi_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {axi_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;intel_onchip_ssram_drw_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;intel_onchip_ssram_drw_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000f000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {axi_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {intel_onchip_ssram_drw_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_ORI_BURST_SIZE_H} {157};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_ORI_BURST_SIZE_L} {155};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_RESPONSE_STATUS_H} {154};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_RESPONSE_STATUS_L} {153};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_PROTECTION_H} {148};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_PROTECTION_L} {146};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_SRC_ID_L} {142};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {ST_DATA_W} {158};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {ID} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {ECC_ENABLE} {0};add_instance {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {159};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_onchip_ssram_drw_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_ORI_BURST_SIZE_H} {157};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_ORI_BURST_SIZE_L} {155};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_RESPONSE_STATUS_H} {154};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_RESPONSE_STATUS_L} {153};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_PROTECTION_H} {148};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_PROTECTION_L} {146};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_DATA_H} {63};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_SRC_ID_L} {142};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {ST_DATA_W} {158};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {ID} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {ECC_ENABLE} {0};add_instance {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {159};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0xf000 };set_instance_parameter_value {router} {END_ADDRESS} {0x1000 0x10000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {148};set_instance_parameter_value {router} {PKT_PROTECTION_L} {146};set_instance_parameter_value {router} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {158};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0xf000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1000 0x10000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {148};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {146};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {158};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {103};set_instance_parameter_value {router_002} {PKT_ADDR_L} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {148};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {146};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_002} {ST_DATA_W} {158};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {103};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {148};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {146};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_003} {ST_DATA_W} {158};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {axi_bridge_0_m0_wr_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_DEST_ID_H} {143};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_DEST_ID_L} {143};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_SRC_ID_H} {142};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_SRC_ID_L} {142};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_THREAD_ID_H} {145};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {MAX_BURST_LENGTH} {256};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PIPELINED} {0};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {ST_DATA_W} {158};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {REORDER} {0};add_instance {axi_bridge_0_m0_rd_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_DEST_ID_H} {143};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_DEST_ID_L} {143};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_SRC_ID_H} {142};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_SRC_ID_L} {142};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_THREAD_ID_H} {145};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {MAX_BURST_LENGTH} {256};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PIPELINED} {0};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {ST_DATA_W} {158};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {REORDER} {0};add_instance {intel_onchip_ssram_drw_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BURST_TYPE_H} {134};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BURST_TYPE_L} {133};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {OUT_BYTE_CNT_H} {113};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {OUT_BURSTWRAP_H} {129};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {intel_onchip_ssram_drw_s2_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BURST_TYPE_H} {134};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BURST_TYPE_L} {133};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {OUT_BYTE_CNT_H} {113};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {OUT_BURSTWRAP_H} {129};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {158};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {158};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {158};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {158};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {158};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {158};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {158};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {158};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {axi_bridge_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {axi_bridge_0_m0_translator.m0} {axi_bridge_0_m0_agent.altera_axi_slave} {avalon};set_connection_parameter_value {axi_bridge_0_m0_translator.m0/axi_bridge_0_m0_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {axi_bridge_0_m0_translator.m0/axi_bridge_0_m0_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {axi_bridge_0_m0_translator.m0/axi_bridge_0_m0_agent.altera_axi_slave} {defaultConnection} {false};add_connection {intel_onchip_ssram_drw_s1_agent.m0} {intel_onchip_ssram_drw_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {intel_onchip_ssram_drw_s1_agent.m0/intel_onchip_ssram_drw_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {intel_onchip_ssram_drw_s1_agent.m0/intel_onchip_ssram_drw_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {intel_onchip_ssram_drw_s1_agent.m0/intel_onchip_ssram_drw_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {intel_onchip_ssram_drw_s1_agent.rf_source} {intel_onchip_ssram_drw_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s1_agent_rsp_fifo.out} {intel_onchip_ssram_drw_s1_agent.rf_sink} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s1_agent.rdata_fifo_src} {intel_onchip_ssram_drw_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s1_agent_rdata_fifo.out} {intel_onchip_ssram_drw_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s2_agent.m0} {intel_onchip_ssram_drw_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {intel_onchip_ssram_drw_s2_agent.m0/intel_onchip_ssram_drw_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {intel_onchip_ssram_drw_s2_agent.m0/intel_onchip_ssram_drw_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {intel_onchip_ssram_drw_s2_agent.m0/intel_onchip_ssram_drw_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {intel_onchip_ssram_drw_s2_agent.rf_source} {intel_onchip_ssram_drw_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s2_agent_rsp_fifo.out} {intel_onchip_ssram_drw_s2_agent.rf_sink} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s2_agent.rdata_fifo_src} {intel_onchip_ssram_drw_s2_agent_rdata_fifo.in} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s2_agent_rdata_fifo.out} {intel_onchip_ssram_drw_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {axi_bridge_0_m0_agent.write_cp} {router.sink} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_m0_agent.write_cp/router.sink} {qsys_mm.command};add_connection {axi_bridge_0_m0_agent.read_cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_m0_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {intel_onchip_ssram_drw_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {intel_onchip_ssram_drw_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {intel_onchip_ssram_drw_s2_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {intel_onchip_ssram_drw_s2_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {axi_bridge_0_m0_wr_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/axi_bridge_0_m0_wr_limiter.cmd_sink} {qsys_mm.command};add_connection {axi_bridge_0_m0_wr_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_m0_wr_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {axi_bridge_0_m0_wr_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/axi_bridge_0_m0_wr_limiter.rsp_sink} {qsys_mm.response};add_connection {axi_bridge_0_m0_wr_limiter.rsp_src} {axi_bridge_0_m0_agent.write_rp} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_m0_wr_limiter.rsp_src/axi_bridge_0_m0_agent.write_rp} {qsys_mm.response};add_connection {router_001.src} {axi_bridge_0_m0_rd_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/axi_bridge_0_m0_rd_limiter.cmd_sink} {qsys_mm.command};add_connection {axi_bridge_0_m0_rd_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_m0_rd_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {axi_bridge_0_m0_rd_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/axi_bridge_0_m0_rd_limiter.rsp_sink} {qsys_mm.response};add_connection {axi_bridge_0_m0_rd_limiter.rsp_src} {axi_bridge_0_m0_agent.read_rp} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_m0_rd_limiter.rsp_src/axi_bridge_0_m0_agent.read_rp} {qsys_mm.response};add_connection {cmd_mux.src} {intel_onchip_ssram_drw_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/intel_onchip_ssram_drw_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {intel_onchip_ssram_drw_s1_burst_adapter.source0} {intel_onchip_ssram_drw_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {intel_onchip_ssram_drw_s1_burst_adapter.source0/intel_onchip_ssram_drw_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {intel_onchip_ssram_drw_s2_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/intel_onchip_ssram_drw_s2_burst_adapter.sink0} {qsys_mm.command};add_connection {intel_onchip_ssram_drw_s2_burst_adapter.source0} {intel_onchip_ssram_drw_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {intel_onchip_ssram_drw_s2_burst_adapter.source0/intel_onchip_ssram_drw_s2_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {axi_bridge_0_m0_wr_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {axi_bridge_0_m0_rd_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {axi_bridge_0_m0_translator.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s1_translator.reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s2_translator.reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {axi_bridge_0_m0_agent.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s1_agent.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s2_agent.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s2_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {axi_bridge_0_m0_wr_limiter.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {axi_bridge_0_m0_rd_limiter.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s1_burst_adapter.cr0_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s2_burst_adapter.cr0_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s2_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s2_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s2_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s2_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_m0_wr_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_m0_rd_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s1_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s2_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_clk_reset_reset_bridge.clk} {clock};add_interface {axi_bridge_0_m0} {axi4} {slave};set_interface_property {axi_bridge_0_m0} {EXPORT_OF} {axi_bridge_0_m0_translator.s0};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {axi_bridge_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {axi_bridge_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {axi_bridge_0_clk_reset_reset_bridge.in_reset};add_interface {intel_onchip_ssram_drw_s1} {avalon} {master};set_interface_property {intel_onchip_ssram_drw_s1} {EXPORT_OF} {intel_onchip_ssram_drw_s1_translator.avalon_anti_slave_0};add_interface {intel_onchip_ssram_drw_s2} {avalon} {master};set_interface_property {intel_onchip_ssram_drw_s2} {EXPORT_OF} {intel_onchip_ssram_drw_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.axi_bridge_0.m0} {0};set_module_assignment {interconnect_id.intel_onchip_ssram_drw.s1} {0};set_module_assignment {interconnect_id.intel_onchip_ssram_drw.s2} {1};(altera_merlin_axi_translator:22.1:COMBINED_ACCEPTANCE_CAPABILITY=16,COMBINED_ISSUING_CAPABILITY=16,DATA_WIDTH=64,M0_ADDR_WIDTH=32,M0_AXI_VERSION=AXI4,M0_BURST_LENGTH_WIDTH=8,M0_ID_WIDTH=2,M0_LOCK_WIDTH=1,M0_READ_ADDR_USER_WIDTH=1,M0_READ_DATA_USER_WIDTH=1,M0_WRITE_ADDR_USER_WIDTH=1,M0_WRITE_DATA_USER_WIDTH=1,M0_WRITE_RESPONSE_DATA_USER_WIDTH=1,READ_ACCEPTANCE_CAPABILITY=16,READ_DATA_REORDERING_DEPTH=1,READ_ISSUING_CAPABILITY=16,S0_ADDR_WIDTH=32,S0_AXI_VERSION=AXI4,S0_BURST_LENGTH_WIDTH=8,S0_ID_WIDTH=2,S0_LOCK_WIDTH=1,S0_READ_ADDR_USER_WIDTH=1,S0_READ_DATA_USER_WIDTH=1,S0_WRITE_ADDR_USER_WIDTH=1,S0_WRITE_DATA_USER_WIDTH=1,S0_WRITE_RESPONSE_DATA_USER_WIDTH=1,USE_M0_ARCACHE=1,USE_M0_ARLOCK=1,USE_M0_ARPROT=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARUSER=1,USE_M0_AWCACHE=1,USE_M0_AWLOCK=1,USE_M0_AWPROT=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWUSER=1,USE_M0_BRESP=1,USE_M0_BUSER=1,USE_M0_RRESP=1,USE_M0_RUSER=1,USE_M0_WLAST=1,USE_M0_WUSER=1,USE_S0_ARBURST=1,USE_S0_ARCACHE=1,USE_S0_ARID=1,USE_S0_ARLEN=1,USE_S0_ARLOCK=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARSIZE=1,USE_S0_ARUSER=0,USE_S0_AWBURST=1,USE_S0_AWCACHE=1,USE_S0_AWID=1,USE_S0_AWLEN=1,USE_S0_AWLOCK=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWSIZE=1,USE_S0_AWUSER=0,USE_S0_BID=1,USE_S0_BRESP=1,USE_S0_BUSER=0,USE_S0_RID=1,USE_S0_RLAST=1,USE_S0_RRESP=1,USE_S0_RUSER=0,USE_S0_WSTRB=1,USE_S0_WUSER=0,WRITE_ACCEPTANCE_CAPABILITY=16,WRITE_ISSUING_CAPABILITY=16)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_axi_master_ni:22.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;intel_onchip_ssram_drw_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;intel_onchip_ssram_drw_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000f000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,ADDR_USER_WIDTH=1,ADDR_WIDTH=32,AXI_BURST_LENGTH_WIDTH=8,AXI_LOCK_WIDTH=1,AXI_VERSION=AXI4,DATA_USER_WIDTH=1,ID=0,ID_WIDTH=2,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=135,PKT_ADDR_SIDEBAND_L=135,PKT_BEGIN_BURST=137,PKT_BURSTWRAP_H=129,PKT_BURSTWRAP_L=122,PKT_BURST_SIZE_H=132,PKT_BURST_SIZE_L=130,PKT_BURST_TYPE_H=134,PKT_BURST_TYPE_L=133,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_CACHE_H=152,PKT_CACHE_L=149,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=136,PKT_DATA_SIDEBAND_L=136,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_ORI_BURST_SIZE_H=157,PKT_ORI_BURST_SIZE_L=155,PKT_PROTECTION_H=148,PKT_PROTECTION_L=146,PKT_QOS_H=141,PKT_QOS_L=138,PKT_RESPONSE_STATUS_H=154,PKT_RESPONSE_STATUS_L=153,PKT_SRC_ID_H=142,PKT_SRC_ID_L=142,PKT_THREAD_ID_H=145,PKT_THREAD_ID_L=144,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,RDATA_WIDTH=64,READ_ISSUING_CAPABILITY=16,ST_CHANNEL_W=2,ST_DATA_W=158,USE_ADDR_USER=1,WDATA_WIDTH=64,WRITE_ISSUING_CAPABILITY=16)(altera_merlin_slave_agent:22.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=255,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=137,PKT_BURSTWRAP_H=129,PKT_BURSTWRAP_L=122,PKT_BURST_SIZE_H=132,PKT_BURST_SIZE_L=130,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_ORI_BURST_SIZE_H=157,PKT_ORI_BURST_SIZE_L=155,PKT_PROTECTION_H=148,PKT_PROTECTION_L=146,PKT_RESPONSE_STATUS_H=154,PKT_RESPONSE_STATUS_L=153,PKT_SRC_ID_H=142,PKT_SRC_ID_L=142,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=158,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=159,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=66,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:22.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=255,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=137,PKT_BURSTWRAP_H=129,PKT_BURSTWRAP_L=122,PKT_BURST_SIZE_H=132,PKT_BURST_SIZE_L=130,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_ORI_BURST_SIZE_H=157,PKT_ORI_BURST_SIZE_L=155,PKT_PROTECTION_H=148,PKT_PROTECTION_L=146,PKT_RESPONSE_STATUS_H=154,PKT_RESPONSE_STATUS_L=153,PKT_SRC_ID_H=142,PKT_SRC_ID_L=142,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=158,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=159,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=66,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:22.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x1000,0x10000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_PROTECTION_H=148,PKT_PROTECTION_L=146,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x1000:both:1:0:0:1,1:10:0xf000:0x10000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xf000,ST_CHANNEL_W=2,ST_DATA_W=158,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:22.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x1000,0x10000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_PROTECTION_H=148,PKT_PROTECTION_L=146,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x1000:both:1:0:0:1,1:10:0xf000:0x10000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xf000,ST_CHANNEL_W=2,ST_DATA_W=158,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:22.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=-1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=1,DEFAULT_WR_CHANNEL=0,DESTINATION_ID=0,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_PROTECTION_H=148,PKT_PROTECTION_L=146,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=158,TYPE_OF_TRANSACTION=write,read)(altera_merlin_router:22.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=-1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=1,DEFAULT_WR_CHANNEL=0,DESTINATION_ID=0,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_PROTECTION_H=148,PKT_PROTECTION_L=146,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=158,TYPE_OF_TRANSACTION=write,read)(altera_merlin_traffic_limiter:22.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=256,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_SRC_ID_H=142,PKT_SRC_ID_L=142,PKT_THREAD_ID_H=145,PKT_THREAD_ID_L=144,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=158,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2)(altera_merlin_traffic_limiter:22.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=256,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_SRC_ID_H=142,PKT_SRC_ID_L=142,PKT_THREAD_ID_H=145,PKT_THREAD_ID_L=144,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=158,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2)(altera_merlin_burst_adapter:22.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=0,BURSTWRAP_CONST_VALUE=0,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=1,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=129,OUT_BYTE_CNT_H=113,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=137,PKT_BURSTWRAP_H=129,PKT_BURSTWRAP_L=122,PKT_BURST_SIZE_H=132,PKT_BURST_SIZE_L=130,PKT_BURST_TYPE_H=134,PKT_BURST_TYPE_L=133,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,ST_CHANNEL_W=2,ST_DATA_W=158)(altera_merlin_burst_adapter:22.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=0,BURSTWRAP_CONST_VALUE=0,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=1,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=129,OUT_BYTE_CNT_H=113,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=137,PKT_BURSTWRAP_H=129,PKT_BURSTWRAP_L=122,PKT_BURST_SIZE_H=132,PKT_BURST_SIZE_L=130,PKT_BURST_TYPE_H=134,PKT_BURST_TYPE_L=133,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,ST_CHANNEL_W=2,ST_DATA_W=158)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=158,VALID_WIDTH=2)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=158,VALID_WIDTH=2)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=158,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=158,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=158,VALID_WIDTH=1)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=158,VALID_WIDTH=1)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=158,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=158,USE_EXTERNAL_ARB=0)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)"
   instancePathKey="cycloneiv:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="22.1"
   name="cycloneiv_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {axi_bridge_0_m0_translator} {altera_merlin_axi_translator};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWID} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_BID} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARID} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_RID} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_ID_WIDTH} {2};set_instance_parameter_value {axi_bridge_0_m0_translator} {DATA_WIDTH} {64};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_ID_WIDTH} {2};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {axi_bridge_0_m0_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {axi_bridge_0_m0_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {axi_bridge_0_m0_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_translator} {READ_DATA_REORDERING_DEPTH} {1};add_instance {intel_onchip_ssram_drw_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_DATA_W} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {UAV_DATA_W} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_READ} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {intel_onchip_ssram_drw_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_DATA_W} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {UAV_DATA_W} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_READ} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {axi_bridge_0_m0_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {axi_bridge_0_m0_agent} {ID_WIDTH} {2};set_instance_parameter_value {axi_bridge_0_m0_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_m0_agent} {RDATA_WIDTH} {64};set_instance_parameter_value {axi_bridge_0_m0_agent} {WDATA_WIDTH} {64};set_instance_parameter_value {axi_bridge_0_m0_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_m0_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {axi_bridge_0_m0_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {axi_bridge_0_m0_agent} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_agent} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_CACHE_H} {152};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_CACHE_L} {149};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {135};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {135};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_PROTECTION_H} {148};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_PROTECTION_L} {146};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {134};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {133};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {153};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {154};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_SRC_ID_L} {142};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_THREAD_ID_H} {145};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_QOS_L} {138};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_QOS_H} {141};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {155};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {157};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {136};set_instance_parameter_value {axi_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {136};set_instance_parameter_value {axi_bridge_0_m0_agent} {ST_DATA_W} {158};set_instance_parameter_value {axi_bridge_0_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {axi_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {axi_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;intel_onchip_ssram_drw_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;intel_onchip_ssram_drw_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000f000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {axi_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {intel_onchip_ssram_drw_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_ORI_BURST_SIZE_H} {157};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_ORI_BURST_SIZE_L} {155};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_RESPONSE_STATUS_H} {154};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_RESPONSE_STATUS_L} {153};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_PROTECTION_H} {148};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_PROTECTION_L} {146};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_SRC_ID_L} {142};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {ST_DATA_W} {158};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {ID} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent} {ECC_ENABLE} {0};add_instance {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {159};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_onchip_ssram_drw_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_onchip_ssram_drw_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_ORI_BURST_SIZE_H} {157};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_ORI_BURST_SIZE_L} {155};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_RESPONSE_STATUS_H} {154};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_RESPONSE_STATUS_L} {153};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_PROTECTION_H} {148};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_PROTECTION_L} {146};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_DATA_H} {63};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_SRC_ID_L} {142};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {ST_DATA_W} {158};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {ID} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent} {ECC_ENABLE} {0};add_instance {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {159};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_onchip_ssram_drw_s2_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0xf000 };set_instance_parameter_value {router} {END_ADDRESS} {0x1000 0x10000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {148};set_instance_parameter_value {router} {PKT_PROTECTION_L} {146};set_instance_parameter_value {router} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {158};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0xf000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1000 0x10000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {148};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {146};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {158};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {103};set_instance_parameter_value {router_002} {PKT_ADDR_L} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {148};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {146};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_002} {ST_DATA_W} {158};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {103};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {148};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {146};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_003} {ST_DATA_W} {158};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {axi_bridge_0_m0_wr_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_DEST_ID_H} {143};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_DEST_ID_L} {143};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_SRC_ID_H} {142};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_SRC_ID_L} {142};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_THREAD_ID_H} {145};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {MAX_BURST_LENGTH} {256};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PIPELINED} {0};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {ST_DATA_W} {158};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {axi_bridge_0_m0_wr_limiter} {REORDER} {0};add_instance {axi_bridge_0_m0_rd_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_DEST_ID_H} {143};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_DEST_ID_L} {143};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_SRC_ID_H} {142};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_SRC_ID_L} {142};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_THREAD_ID_H} {145};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {MAX_BURST_LENGTH} {256};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PIPELINED} {0};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {ST_DATA_W} {158};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {axi_bridge_0_m0_rd_limiter} {REORDER} {0};add_instance {intel_onchip_ssram_drw_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BURST_TYPE_H} {134};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BURST_TYPE_L} {133};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {OUT_BYTE_CNT_H} {113};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {OUT_BURSTWRAP_H} {129};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {intel_onchip_ssram_drw_s2_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BURST_TYPE_H} {134};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BURST_TYPE_L} {133};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {ST_DATA_W} {158};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {OUT_BYTE_CNT_H} {113};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {OUT_BURSTWRAP_H} {129};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {intel_onchip_ssram_drw_s2_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {158};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {158};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {158};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {158};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {158};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {158};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {158};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {158};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {axi_bridge_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {axi_bridge_0_m0_translator.m0} {axi_bridge_0_m0_agent.altera_axi_slave} {avalon};set_connection_parameter_value {axi_bridge_0_m0_translator.m0/axi_bridge_0_m0_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {axi_bridge_0_m0_translator.m0/axi_bridge_0_m0_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {axi_bridge_0_m0_translator.m0/axi_bridge_0_m0_agent.altera_axi_slave} {defaultConnection} {false};add_connection {intel_onchip_ssram_drw_s1_agent.m0} {intel_onchip_ssram_drw_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {intel_onchip_ssram_drw_s1_agent.m0/intel_onchip_ssram_drw_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {intel_onchip_ssram_drw_s1_agent.m0/intel_onchip_ssram_drw_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {intel_onchip_ssram_drw_s1_agent.m0/intel_onchip_ssram_drw_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {intel_onchip_ssram_drw_s1_agent.rf_source} {intel_onchip_ssram_drw_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s1_agent_rsp_fifo.out} {intel_onchip_ssram_drw_s1_agent.rf_sink} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s1_agent.rdata_fifo_src} {intel_onchip_ssram_drw_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s1_agent_rdata_fifo.out} {intel_onchip_ssram_drw_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s2_agent.m0} {intel_onchip_ssram_drw_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {intel_onchip_ssram_drw_s2_agent.m0/intel_onchip_ssram_drw_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {intel_onchip_ssram_drw_s2_agent.m0/intel_onchip_ssram_drw_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {intel_onchip_ssram_drw_s2_agent.m0/intel_onchip_ssram_drw_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {intel_onchip_ssram_drw_s2_agent.rf_source} {intel_onchip_ssram_drw_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s2_agent_rsp_fifo.out} {intel_onchip_ssram_drw_s2_agent.rf_sink} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s2_agent.rdata_fifo_src} {intel_onchip_ssram_drw_s2_agent_rdata_fifo.in} {avalon_streaming};add_connection {intel_onchip_ssram_drw_s2_agent_rdata_fifo.out} {intel_onchip_ssram_drw_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {axi_bridge_0_m0_agent.write_cp} {router.sink} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_m0_agent.write_cp/router.sink} {qsys_mm.command};add_connection {axi_bridge_0_m0_agent.read_cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_m0_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {intel_onchip_ssram_drw_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {intel_onchip_ssram_drw_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {intel_onchip_ssram_drw_s2_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {intel_onchip_ssram_drw_s2_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {axi_bridge_0_m0_wr_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/axi_bridge_0_m0_wr_limiter.cmd_sink} {qsys_mm.command};add_connection {axi_bridge_0_m0_wr_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_m0_wr_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {axi_bridge_0_m0_wr_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/axi_bridge_0_m0_wr_limiter.rsp_sink} {qsys_mm.response};add_connection {axi_bridge_0_m0_wr_limiter.rsp_src} {axi_bridge_0_m0_agent.write_rp} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_m0_wr_limiter.rsp_src/axi_bridge_0_m0_agent.write_rp} {qsys_mm.response};add_connection {router_001.src} {axi_bridge_0_m0_rd_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/axi_bridge_0_m0_rd_limiter.cmd_sink} {qsys_mm.command};add_connection {axi_bridge_0_m0_rd_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_m0_rd_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {axi_bridge_0_m0_rd_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/axi_bridge_0_m0_rd_limiter.rsp_sink} {qsys_mm.response};add_connection {axi_bridge_0_m0_rd_limiter.rsp_src} {axi_bridge_0_m0_agent.read_rp} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_m0_rd_limiter.rsp_src/axi_bridge_0_m0_agent.read_rp} {qsys_mm.response};add_connection {cmd_mux.src} {intel_onchip_ssram_drw_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/intel_onchip_ssram_drw_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {intel_onchip_ssram_drw_s1_burst_adapter.source0} {intel_onchip_ssram_drw_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {intel_onchip_ssram_drw_s1_burst_adapter.source0/intel_onchip_ssram_drw_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {intel_onchip_ssram_drw_s2_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/intel_onchip_ssram_drw_s2_burst_adapter.sink0} {qsys_mm.command};add_connection {intel_onchip_ssram_drw_s2_burst_adapter.source0} {intel_onchip_ssram_drw_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {intel_onchip_ssram_drw_s2_burst_adapter.source0/intel_onchip_ssram_drw_s2_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {axi_bridge_0_m0_wr_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {axi_bridge_0_m0_rd_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {axi_bridge_0_m0_translator.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s1_translator.reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s2_translator.reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {axi_bridge_0_m0_agent.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s1_agent.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s2_agent.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s2_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {axi_bridge_0_m0_wr_limiter.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {axi_bridge_0_m0_rd_limiter.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s1_burst_adapter.cr0_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {intel_onchip_ssram_drw_s2_burst_adapter.cr0_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s2_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s2_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s2_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s2_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_m0_wr_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_m0_rd_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s1_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {intel_onchip_ssram_drw_s2_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_clk_reset_reset_bridge.clk} {clock};add_interface {axi_bridge_0_m0} {axi4} {slave};set_interface_property {axi_bridge_0_m0} {EXPORT_OF} {axi_bridge_0_m0_translator.s0};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {axi_bridge_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {axi_bridge_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {axi_bridge_0_clk_reset_reset_bridge.in_reset};add_interface {intel_onchip_ssram_drw_s1} {avalon} {master};set_interface_property {intel_onchip_ssram_drw_s1} {EXPORT_OF} {intel_onchip_ssram_drw_s1_translator.avalon_anti_slave_0};add_interface {intel_onchip_ssram_drw_s2} {avalon} {master};set_interface_property {intel_onchip_ssram_drw_s2} {EXPORT_OF} {intel_onchip_ssram_drw_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.axi_bridge_0.m0} {0};set_module_assignment {interconnect_id.intel_onchip_ssram_drw.s1} {0};set_module_assignment {interconnect_id.intel_onchip_ssram_drw.s2} {1};" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_axi_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_axi_master_ni.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="cycloneiv" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 1 starting:altera_mm_interconnect "submodules/cycloneiv_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>28</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.004s/0.005s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>30</b> modules, <b>98</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_translator</b> "<b>submodules/altera_merlin_axi_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_master_ni</b> "<b>submodules/altera_merlin_axi_master_ni</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/cycloneiv_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/cycloneiv_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/cycloneiv_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/cycloneiv_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/cycloneiv_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>cycloneiv</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 27 starting:altera_merlin_axi_translator "submodules/altera_merlin_axi_translator"</message>
   <message level="Info" culprit="axi_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>axi_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 26 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>intel_onchip_ssram_drw_s1_translator</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 24 starting:altera_merlin_axi_master_ni "submodules/altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="axi_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_master_ni</b> "<b>axi_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 23 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>intel_onchip_ssram_drw_s1_agent</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 22 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>intel_onchip_ssram_drw_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 17 starting:altera_merlin_router "submodules/cycloneiv_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 15 starting:altera_merlin_router "submodules/cycloneiv_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 13 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="axi_bridge_0_m0_wr_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>axi_bridge_0_m0_wr_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 11 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>intel_onchip_ssram_drw_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 9 starting:altera_merlin_demultiplexer "submodules/cycloneiv_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 7 starting:altera_merlin_multiplexer "submodules/cycloneiv_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 5 starting:altera_merlin_demultiplexer "submodules/cycloneiv_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 3 starting:altera_merlin_multiplexer "submodules/cycloneiv_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 1 starting:altera_avalon_st_adapter "submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 0 starting:error_adapter "submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:22.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="cycloneiv:.:rst_controller"
   kind="altera_reset_controller"
   version="22.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cycloneiv" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 28 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>cycloneiv</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_axi_translator:22.1:COMBINED_ACCEPTANCE_CAPABILITY=16,COMBINED_ISSUING_CAPABILITY=16,DATA_WIDTH=64,M0_ADDR_WIDTH=32,M0_AXI_VERSION=AXI4,M0_BURST_LENGTH_WIDTH=8,M0_ID_WIDTH=2,M0_LOCK_WIDTH=1,M0_READ_ADDR_USER_WIDTH=1,M0_READ_DATA_USER_WIDTH=1,M0_WRITE_ADDR_USER_WIDTH=1,M0_WRITE_DATA_USER_WIDTH=1,M0_WRITE_RESPONSE_DATA_USER_WIDTH=1,READ_ACCEPTANCE_CAPABILITY=16,READ_DATA_REORDERING_DEPTH=1,READ_ISSUING_CAPABILITY=16,S0_ADDR_WIDTH=32,S0_AXI_VERSION=AXI4,S0_BURST_LENGTH_WIDTH=8,S0_ID_WIDTH=2,S0_LOCK_WIDTH=1,S0_READ_ADDR_USER_WIDTH=1,S0_READ_DATA_USER_WIDTH=1,S0_WRITE_ADDR_USER_WIDTH=1,S0_WRITE_DATA_USER_WIDTH=1,S0_WRITE_RESPONSE_DATA_USER_WIDTH=1,USE_M0_ARCACHE=1,USE_M0_ARLOCK=1,USE_M0_ARPROT=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARUSER=1,USE_M0_AWCACHE=1,USE_M0_AWLOCK=1,USE_M0_AWPROT=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWUSER=1,USE_M0_BRESP=1,USE_M0_BUSER=1,USE_M0_RRESP=1,USE_M0_RUSER=1,USE_M0_WLAST=1,USE_M0_WUSER=1,USE_S0_ARBURST=1,USE_S0_ARCACHE=1,USE_S0_ARID=1,USE_S0_ARLEN=1,USE_S0_ARLOCK=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARSIZE=1,USE_S0_ARUSER=0,USE_S0_AWBURST=1,USE_S0_AWCACHE=1,USE_S0_AWID=1,USE_S0_AWLEN=1,USE_S0_AWLOCK=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWSIZE=1,USE_S0_AWUSER=0,USE_S0_BID=1,USE_S0_BRESP=1,USE_S0_BUSER=0,USE_S0_RID=1,USE_S0_RLAST=1,USE_S0_RRESP=1,USE_S0_RUSER=0,USE_S0_WSTRB=1,USE_S0_WUSER=0,WRITE_ACCEPTANCE_CAPABILITY=16,WRITE_ISSUING_CAPABILITY=16"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:axi_bridge_0_m0_translator"
   kind="altera_merlin_axi_translator"
   version="22.1"
   name="altera_merlin_axi_translator">
  <parameter name="M0_LOCK_WIDTH" value="1" />
  <parameter name="M0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_LOCK_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_axi_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="cycloneiv_mm_interconnect_0"
     as="axi_bridge_0_m0_translator" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 27 starting:altera_merlin_axi_translator "submodules/altera_merlin_axi_translator"</message>
   <message level="Info" culprit="axi_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>axi_bridge_0_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:intel_onchip_ssram_drw_s1_translator"
   kind="altera_merlin_slave_translator"
   version="22.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="cycloneiv_mm_interconnect_0"
     as="intel_onchip_ssram_drw_s1_translator,intel_onchip_ssram_drw_s2_translator" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 26 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>intel_onchip_ssram_drw_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_axi_master_ni:22.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;intel_onchip_ssram_drw_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;intel_onchip_ssram_drw_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000f000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,ADDR_USER_WIDTH=1,ADDR_WIDTH=32,AXI_BURST_LENGTH_WIDTH=8,AXI_LOCK_WIDTH=1,AXI_VERSION=AXI4,DATA_USER_WIDTH=1,ID=0,ID_WIDTH=2,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=135,PKT_ADDR_SIDEBAND_L=135,PKT_BEGIN_BURST=137,PKT_BURSTWRAP_H=129,PKT_BURSTWRAP_L=122,PKT_BURST_SIZE_H=132,PKT_BURST_SIZE_L=130,PKT_BURST_TYPE_H=134,PKT_BURST_TYPE_L=133,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_CACHE_H=152,PKT_CACHE_L=149,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=136,PKT_DATA_SIDEBAND_L=136,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_ORI_BURST_SIZE_H=157,PKT_ORI_BURST_SIZE_L=155,PKT_PROTECTION_H=148,PKT_PROTECTION_L=146,PKT_QOS_H=141,PKT_QOS_L=138,PKT_RESPONSE_STATUS_H=154,PKT_RESPONSE_STATUS_L=153,PKT_SRC_ID_H=142,PKT_SRC_ID_L=142,PKT_THREAD_ID_H=145,PKT_THREAD_ID_L=144,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,RDATA_WIDTH=64,READ_ISSUING_CAPABILITY=16,ST_CHANNEL_W=2,ST_DATA_W=158,USE_ADDR_USER=1,WDATA_WIDTH=64,WRITE_ISSUING_CAPABILITY=16"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:axi_bridge_0_m0_agent"
   kind="altera_merlin_axi_master_ni"
   version="22.1"
   name="altera_merlin_axi_master_ni">
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_axi_master_ni.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cycloneiv_mm_interconnect_0" as="axi_bridge_0_m0_agent" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 24 starting:altera_merlin_axi_master_ni "submodules/altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="axi_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_master_ni</b> "<b>axi_bridge_0_m0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:22.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=255,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=137,PKT_BURSTWRAP_H=129,PKT_BURSTWRAP_L=122,PKT_BURST_SIZE_H=132,PKT_BURST_SIZE_L=130,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_ORI_BURST_SIZE_H=157,PKT_ORI_BURST_SIZE_L=155,PKT_PROTECTION_H=148,PKT_PROTECTION_L=146,PKT_RESPONSE_STATUS_H=154,PKT_RESPONSE_STATUS_L=153,PKT_SRC_ID_H=142,PKT_SRC_ID_L=142,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=158,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:intel_onchip_ssram_drw_s1_agent"
   kind="altera_merlin_slave_agent"
   version="22.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="cycloneiv_mm_interconnect_0"
     as="intel_onchip_ssram_drw_s1_agent,intel_onchip_ssram_drw_s2_agent" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 23 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>intel_onchip_ssram_drw_s1_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=159,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:intel_onchip_ssram_drw_s1_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="22.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="cycloneiv_mm_interconnect_0"
     as="intel_onchip_ssram_drw_s1_agent_rsp_fifo,intel_onchip_ssram_drw_s1_agent_rdata_fifo,intel_onchip_ssram_drw_s2_agent_rsp_fifo,intel_onchip_ssram_drw_s2_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 22 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>intel_onchip_ssram_drw_s1_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:22.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x1000,0x10000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_PROTECTION_H=148,PKT_PROTECTION_L=146,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x1000:both:1:0:0:1,1:10:0xf000:0x10000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xf000,ST_CHANNEL_W=2,ST_DATA_W=158,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="22.1"
   name="cycloneiv_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0,0xf000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x1000:both:1:0:0:1,1:10:0xf000:0x10000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="143" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="143" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="148" />
  <parameter name="END_ADDRESS" value="0x1000,0x10000" />
  <parameter name="PKT_PROTECTION_L" value="146" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cycloneiv_mm_interconnect_0" as="router,router_001" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 17 starting:altera_merlin_router "submodules/cycloneiv_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:22.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=-1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=1,DEFAULT_WR_CHANNEL=0,DESTINATION_ID=0,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_PROTECTION_H=148,PKT_PROTECTION_L=146,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=158,TYPE_OF_TRANSACTION=write,read"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="22.1"
   name="cycloneiv_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="143" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="143" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="148" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="146" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cycloneiv_mm_interconnect_0" as="router_002,router_003" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 15 starting:altera_merlin_router "submodules/cycloneiv_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:22.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=256,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_SRC_ID_H=142,PKT_SRC_ID_L=142,PKT_THREAD_ID_H=145,PKT_THREAD_ID_L=144,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=158,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:axi_bridge_0_m0_wr_limiter"
   kind="altera_merlin_traffic_limiter"
   version="22.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="cycloneiv_mm_interconnect_0"
     as="axi_bridge_0_m0_wr_limiter,axi_bridge_0_m0_rd_limiter" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 13 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="axi_bridge_0_m0_wr_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>axi_bridge_0_m0_wr_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:22.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=0,BURSTWRAP_CONST_VALUE=0,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=1,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=129,OUT_BYTE_CNT_H=113,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=137,PKT_BURSTWRAP_H=129,PKT_BURSTWRAP_L=122,PKT_BURST_SIZE_H=132,PKT_BURST_SIZE_L=130,PKT_BURST_TYPE_H=134,PKT_BURST_TYPE_L=133,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,ST_CHANNEL_W=2,ST_DATA_W=158"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:intel_onchip_ssram_drw_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="22.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="104" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="cycloneiv_mm_interconnect_0"
     as="intel_onchip_ssram_drw_s1_burst_adapter,intel_onchip_ssram_drw_s2_burst_adapter" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 11 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="intel_onchip_ssram_drw_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>intel_onchip_ssram_drw_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=158,VALID_WIDTH=2"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="22.1"
   name="cycloneiv_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="cycloneiv_mm_interconnect_0"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 9 starting:altera_merlin_demultiplexer "submodules/cycloneiv_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=158,USE_EXTERNAL_ARB=0"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="22.1"
   name="cycloneiv_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cycloneiv_mm_interconnect_0" as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 7 starting:altera_merlin_multiplexer "submodules/cycloneiv_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=158,VALID_WIDTH=1"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="22.1"
   name="cycloneiv_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="cycloneiv_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 5 starting:altera_merlin_demultiplexer "submodules/cycloneiv_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=158,USE_EXTERNAL_ARB=0"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="22.1"
   name="cycloneiv_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(157:155) response_status(154:153) cache(152:149) protection(148:146) thread_id(145:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="158" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cycloneiv_mm_interconnect_0" as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 3 starting:altera_merlin_multiplexer "submodules/cycloneiv_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:22.1:AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=66,inChannelWidth=0,inDataWidth=66,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=66,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:22.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:22.1:)(clock:22.1:)(reset:22.1:)"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="22.1"
   name="cycloneiv_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="66" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="inDataWidth" value="66" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="cycloneiv_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 1 starting:altera_avalon_st_adapter "submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="cycloneiv">queue size: 0 starting:error_adapter "submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:22.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="cycloneiv:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="22.1"
   name="cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/third_party/ip/intel/synthesis/submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="cycloneiv_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="cycloneiv">queue size: 0 starting:error_adapter "submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
