{"vcs1":{"timestamp_begin":1682291400.699441808, "rt":0.84, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682291401.569318539, "rt":1.16, "ut":0.23, "st":0.25}}
{"link":{"timestamp_begin":1682291402.758127536, "rt":1.80, "ut":0.08, "st":1.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682291400.403248277}
{"VCS_COMP_START_TIME": 1682291400.403248277}
{"VCS_COMP_END_TIME": 1682291405.296484355}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340720}}
{"stitch_vcselab": {"peak_mem": 238988}}
