

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_48_1'
================================================================
* Date:           Wed Feb 26 23:19:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.118 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_1  |        9|        9|         4|          3|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [filter_kernel.cpp:48]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mux_case_014216 = alloca i32 1"   --->   Operation 8 'alloca' 'mux_case_014216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mux_case_116225 = alloca i32 1"   --->   Operation 9 'alloca' 'mux_case_116225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mux_case_218234 = alloca i32 1"   --->   Operation 10 'alloca' 'mux_case_218234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mux_case_032243 = alloca i32 1"   --->   Operation 11 'alloca' 'mux_case_032243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_case_134252 = alloca i32 1"   --->   Operation 12 'alloca' 'mux_case_134252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_236261 = alloca i32 1"   --->   Operation 13 'alloca' 'mux_case_236261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_097270 = alloca i32 1"   --->   Operation 14 'alloca' 'mux_case_097270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_199279 = alloca i32 1"   --->   Operation 15 'alloca' 'mux_case_199279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_2101288 = alloca i32 1"   --->   Operation 16 'alloca' 'mux_case_2101288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %filter, i64 666, i64 207, i64 1"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty_6, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.14ns)   --->   "%store_ln48 = store i2 0, i2 %i" [filter_kernel.cpp:48]   --->   Operation 19 'store' 'store_ln48' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_49_2"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [filter_kernel.cpp:48]   --->   Operation 21 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%icmp_ln48 = icmp_eq  i2 %i_1, i2 3" [filter_kernel.cpp:48]   --->   Operation 22 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%add_ln48 = add i2 %i_1, i2 1" [filter_kernel.cpp:48]   --->   Operation 23 'add' 'add_ln48' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %VITIS_LOOP_49_2.split, void %for.end13.exitStub" [filter_kernel.cpp:48]   --->   Operation 24 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i2 %i_1" [filter_kernel.cpp:53]   --->   Operation 25 'zext' 'zext_ln53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [filter_kernel.cpp:53]   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.40ns)   --->   "%sub_ln53 = sub i4 %p_shl, i4 %zext_ln53" [filter_kernel.cpp:53]   --->   Operation 27 'sub' 'sub_ln53' <Predicate = (!icmp_ln48)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i4 %sub_ln53" [filter_kernel.cpp:53]   --->   Operation 28 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i4 %sub_ln53" [filter_kernel.cpp:53]   --->   Operation 29 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%filter_addr = getelementptr i32 %filter, i64 0, i64 %zext_ln53_1" [filter_kernel.cpp:53]   --->   Operation 30 'getelementptr' 'filter_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.56ns)   --->   "%filter_load = load i4 %filter_addr" [filter_kernel.cpp:53]   --->   Operation 31 'load' 'filter_load' <Predicate = (!icmp_ln48)> <Delay = 1.56> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 32 [1/1] (1.14ns)   --->   "%switch_ln53 = switch i2 %i_1, void %arrayidx1029.2.case.2, i2 0, void %VITIS_LOOP_49_2.split.arrayidx1029.2.exit_crit_edge, i2 1, void %arrayidx1029.2.case.1" [filter_kernel.cpp:53]   --->   Operation 32 'switch' 'switch_ln53' <Predicate = (!icmp_ln48)> <Delay = 1.14>
ST_1 : Operation 33 [1/1] (1.14ns)   --->   "%store_ln48 = store i2 %add_ln48, i2 %i" [filter_kernel.cpp:48]   --->   Operation 33 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 1.14>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln48 = br void %VITIS_LOOP_49_2" [filter_kernel.cpp:48]   --->   Operation 34 'br' 'br_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_014216_load = load i32 %mux_case_014216"   --->   Operation 64 'load' 'mux_case_014216_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_116225_load = load i32 %mux_case_116225"   --->   Operation 65 'load' 'mux_case_116225_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_218234_load = load i32 %mux_case_218234"   --->   Operation 66 'load' 'mux_case_218234_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_032243_load = load i32 %mux_case_032243"   --->   Operation 67 'load' 'mux_case_032243_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_134252_load = load i32 %mux_case_134252"   --->   Operation 68 'load' 'mux_case_134252_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_236261_load = load i32 %mux_case_236261"   --->   Operation 69 'load' 'mux_case_236261_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_097270_load = load i32 %mux_case_097270"   --->   Operation 70 'load' 'mux_case_097270_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_199279_load = load i32 %mux_case_199279"   --->   Operation 71 'load' 'mux_case_199279_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_2101288_load = load i32 %mux_case_2101288"   --->   Operation 72 'load' 'mux_case_2101288_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2101288_out, i32 %mux_case_2101288_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_199279_out, i32 %mux_case_199279_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_097270_out, i32 %mux_case_097270_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_236261_out, i32 %mux_case_236261_load"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_134252_out, i32 %mux_case_134252_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_032243_out, i32 %mux_case_032243_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_218234_out, i32 %mux_case_218234_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_116225_out, i32 %mux_case_116225_load"   --->   Operation 80 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_014216_out, i32 %mux_case_014216_load"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 1.14>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 35 [1/1] (1.27ns)   --->   "%add_ln53 = add i3 %trunc_ln53, i3 1" [filter_kernel.cpp:53]   --->   Operation 35 'add' 'add_ln53' <Predicate = (!icmp_ln48)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i3 %add_ln53" [filter_kernel.cpp:53]   --->   Operation 36 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%filter_addr_1 = getelementptr i32 %filter, i64 0, i64 %zext_ln53_2" [filter_kernel.cpp:53]   --->   Operation 37 'getelementptr' 'filter_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 38 [1/2] ( I:1.56ns O:1.56ns )   --->   "%filter_load = load i4 %filter_addr" [filter_kernel.cpp:53]   --->   Operation 38 'load' 'filter_load' <Predicate = (!icmp_ln48)> <Delay = 1.56> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%filter_local = bitcast i32 %filter_load" [filter_kernel.cpp:53]   --->   Operation 39 'bitcast' 'filter_local' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.56ns)   --->   "%filter_load_1 = load i4 %filter_addr_1" [filter_kernel.cpp:53]   --->   Operation 40 'load' 'filter_load_1' <Predicate = (!icmp_ln48)> <Delay = 1.56> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %filter_local, i32 %mux_case_116225" [filter_kernel.cpp:53]   --->   Operation 41 'store' 'store_ln53' <Predicate = (!icmp_ln48 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %filter_local, i32 %mux_case_014216" [filter_kernel.cpp:53]   --->   Operation 42 'store' 'store_ln53' <Predicate = (!icmp_ln48 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %filter_local, i32 %mux_case_218234" [filter_kernel.cpp:53]   --->   Operation 43 'store' 'store_ln53' <Predicate = (!icmp_ln48 & i_1 != 0 & i_1 != 1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 44 [1/1] (1.40ns)   --->   "%add_ln53_1 = add i4 %sub_ln53, i4 2" [filter_kernel.cpp:53]   --->   Operation 44 'add' 'add_ln53_1' <Predicate = (!icmp_ln48)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i4 %add_ln53_1" [filter_kernel.cpp:53]   --->   Operation 45 'zext' 'zext_ln53_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%filter_addr_2 = getelementptr i32 %filter, i64 0, i64 %zext_ln53_3" [filter_kernel.cpp:53]   --->   Operation 46 'getelementptr' 'filter_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 47 [1/2] ( I:1.56ns O:1.56ns )   --->   "%filter_load_1 = load i4 %filter_addr_1" [filter_kernel.cpp:53]   --->   Operation 47 'load' 'filter_load_1' <Predicate = (!icmp_ln48)> <Delay = 1.56> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%filter_local_1 = bitcast i32 %filter_load_1" [filter_kernel.cpp:53]   --->   Operation 48 'bitcast' 'filter_local_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.56ns)   --->   "%filter_load_2 = load i4 %filter_addr_2" [filter_kernel.cpp:53]   --->   Operation 49 'load' 'filter_load_2' <Predicate = (!icmp_ln48)> <Delay = 1.56> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %filter_local_1, i32 %mux_case_134252" [filter_kernel.cpp:53]   --->   Operation 50 'store' 'store_ln53' <Predicate = (!icmp_ln48 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %filter_local_1, i32 %mux_case_032243" [filter_kernel.cpp:53]   --->   Operation 51 'store' 'store_ln53' <Predicate = (!icmp_ln48 & i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %filter_local_1, i32 %mux_case_236261" [filter_kernel.cpp:53]   --->   Operation 52 'store' 'store_ln53' <Predicate = (!icmp_ln48 & i_1 != 0 & i_1 != 1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.56>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:48]   --->   Operation 53 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [filter_kernel.cpp:48]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [filter_kernel.cpp:48]   --->   Operation 55 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] ( I:1.56ns O:1.56ns )   --->   "%filter_load_2 = load i4 %filter_addr_2" [filter_kernel.cpp:53]   --->   Operation 56 'load' 'filter_load_2' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%filter_local_2 = bitcast i32 %filter_load_2" [filter_kernel.cpp:53]   --->   Operation 57 'bitcast' 'filter_local_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %filter_local_2, i32 %mux_case_199279" [filter_kernel.cpp:53]   --->   Operation 58 'store' 'store_ln53' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx1029.2.exit" [filter_kernel.cpp:53]   --->   Operation 59 'br' 'br_ln53' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %filter_local_2, i32 %mux_case_097270" [filter_kernel.cpp:53]   --->   Operation 60 'store' 'store_ln53' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx1029.2.exit" [filter_kernel.cpp:53]   --->   Operation 61 'br' 'br_ln53' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %filter_local_2, i32 %mux_case_2101288" [filter_kernel.cpp:53]   --->   Operation 62 'store' 'store_ln53' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx1029.2.exit" [filter_kernel.cpp:53]   --->   Operation 63 'br' 'br_ln53' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.118ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln48', filter_kernel.cpp:48) of constant 0 on local variable 'i', filter_kernel.cpp:48 [23]  (1.146 ns)
	'load' operation 2 bit ('i', filter_kernel.cpp:48) on local variable 'i', filter_kernel.cpp:48 [26]  (0.000 ns)
	'sub' operation 4 bit ('sub_ln53', filter_kernel.cpp:53) [33]  (1.406 ns)
	'getelementptr' operation 4 bit ('filter_addr', filter_kernel.cpp:53) [36]  (0.000 ns)
	'load' operation 32 bit ('filter_load', filter_kernel.cpp:53) on array 'filter' [46]  (1.566 ns)

 <State 2>: 2.841ns
The critical path consists of the following:
	'add' operation 3 bit ('add_ln53', filter_kernel.cpp:53) [37]  (1.276 ns)
	'getelementptr' operation 4 bit ('filter_addr_1', filter_kernel.cpp:53) [39]  (0.000 ns)
	'load' operation 32 bit ('filter_load_1', filter_kernel.cpp:53) on array 'filter' [48]  (1.566 ns)

 <State 3>: 2.972ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln53_1', filter_kernel.cpp:53) [40]  (1.406 ns)
	'getelementptr' operation 4 bit ('filter_addr_2', filter_kernel.cpp:53) [42]  (0.000 ns)
	'load' operation 32 bit ('filter_load_2', filter_kernel.cpp:53) on array 'filter' [50]  (1.566 ns)

 <State 4>: 1.566ns
The critical path consists of the following:
	'load' operation 32 bit ('filter_load_2', filter_kernel.cpp:53) on array 'filter' [50]  (1.566 ns)
	'store' operation 0 bit ('store_ln53', filter_kernel.cpp:53) of variable 'filter_local', filter_kernel.cpp:53 on local variable 'mux_case_2101288' [64]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
