#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xa61720 .scope module, "shiftRgtest" "shiftRgtest" 2 2;
 .timescale 0 0;
v0xa88d60_0 .var "Data", 0 0;
v0xa88de0_0 .var "clk", 0 0;
RS_0x7ff3849143a8 .resolv tri, L_0xa89090, L_0xa89220, L_0xa89530, C4<zzz>;
v0xa88e60_0 .net8 "out", 2 0, RS_0x7ff3849143a8; 3 drivers
S_0xa60810 .scope module, "uut" "shiftRg_3bit" 2 7, 3 2, S_0xa61720;
 .timescale 0 0;
v0xa888e0_0 .net "Data", 0 0, v0xa88d60_0; 1 drivers
v0xa889b0_0 .alias "Result", 2 0, v0xa88e60_0;
v0xa88a30_0 .net "clk", 0 0, v0xa88de0_0; 1 drivers
v0xa88ab0_0 .net "un1", 0 0, v0xa87e00_0; 1 drivers
v0xa88b80_0 .net "un2", 0 0, v0xa87180_0; 1 drivers
v0xa88c50_0 .net "un3", 0 0, v0xa5ee50_0; 1 drivers
L_0xa89090 .part/pv v0xa87f80_0, 0, 1, 3;
L_0xa89220 .part/pv v0xa87300_0, 1, 1, 3;
L_0xa89310 .part RS_0x7ff3849143a8, 0, 1;
L_0xa89530 .part/pv v0xa86600_0, 2, 1, 3;
L_0xa895d0 .part RS_0x7ff3849143a8, 1, 1;
S_0xa87c20 .scope module, "D1" "D_flipflop" 3 9, 4 2, S_0xa60810;
 .timescale 0 0;
v0xa884b0_0 .net "Q", 0 0, v0xa87f80_0; 1 drivers
v0xa88560_0 .alias "_Q", 0 0, v0xa88ab0_0;
v0xa88610_0 .net "_q", 0 0, v0xa88160_0; 1 drivers
v0xa886c0_0 .alias "clk", 0 0, v0xa88a30_0;
v0xa88770_0 .alias "data", 0 0, v0xa888e0_0;
v0xa88820_0 .net "q", 0 0, v0xa883d0_0; 1 drivers
L_0xa88ee0 .reduce/nor v0xa88de0_0;
S_0xa88000 .scope module, "DL1" "D_latch3" 4 9, 5 7, S_0xa87c20;
 .timescale 0 0;
v0xa88160_0 .var "_q", 0 0;
v0xa88220_0 .alias "data", 0 0, v0xa888e0_0;
v0xa882c0_0 .alias "en", 0 0, v0xa88a30_0;
v0xa883d0_0 .var "q", 0 0;
E_0xa880f0 .event edge, v0xa88220_0, v0xa86970_0;
S_0xa87d10 .scope module, "DL2" "D_latch3" 4 10, 5 7, S_0xa87c20;
 .timescale 0 0;
v0xa87e00_0 .var "_q", 0 0;
v0xa87e80_0 .alias "data", 0 0, v0xa88820_0;
v0xa87f00_0 .net "en", 0 0, L_0xa88ee0; 1 drivers
v0xa87f80_0 .var "q", 0 0;
E_0xa87770 .event edge, v0xa87e80_0, v0xa87f00_0;
S_0xa86fa0 .scope module, "D2" "D_flipflop" 3 10, 4 2, S_0xa60810;
 .timescale 0 0;
v0xa877a0_0 .net "Q", 0 0, v0xa87300_0; 1 drivers
v0xa87850_0 .alias "_Q", 0 0, v0xa88b80_0;
v0xa87900_0 .net "_q", 0 0, v0xa874c0_0; 1 drivers
v0xa879b0_0 .alias "clk", 0 0, v0xa88a30_0;
v0xa87a60_0 .net "data", 0 0, L_0xa89310; 1 drivers
v0xa87b10_0 .net "q", 0 0, v0xa876f0_0; 1 drivers
L_0xa89180 .reduce/nor v0xa88de0_0;
S_0xa87380 .scope module, "DL1" "D_latch3" 4 9, 5 7, S_0xa86fa0;
 .timescale 0 0;
v0xa874c0_0 .var "_q", 0 0;
v0xa87580_0 .alias "data", 0 0, v0xa87a60_0;
v0xa87620_0 .alias "en", 0 0, v0xa88a30_0;
v0xa876f0_0 .var "q", 0 0;
E_0xa87470 .event edge, v0xa87580_0, v0xa86970_0;
S_0xa87090 .scope module, "DL2" "D_latch3" 4 10, 5 7, S_0xa86fa0;
 .timescale 0 0;
v0xa87180_0 .var "_q", 0 0;
v0xa87200_0 .alias "data", 0 0, v0xa87b10_0;
v0xa87280_0 .net "en", 0 0, L_0xa89180; 1 drivers
v0xa87300_0 .var "q", 0 0;
E_0xa86ac0 .event edge, v0xa87200_0, v0xa87280_0;
S_0xa5f270 .scope module, "D3" "D_flipflop" 3 11, 4 2, S_0xa60810;
 .timescale 0 0;
v0xa86af0_0 .net "Q", 0 0, v0xa86600_0; 1 drivers
v0xa86ba0_0 .alias "_Q", 0 0, v0xa88c50_0;
v0xa86c50_0 .net "_q", 0 0, v0xa86810_0; 1 drivers
v0xa86d00_0 .alias "clk", 0 0, v0xa88a30_0;
v0xa86de0_0 .net "data", 0 0, L_0xa895d0; 1 drivers
v0xa86e90_0 .net "q", 0 0, v0xa86a10_0; 1 drivers
L_0xa89490 .reduce/nor v0xa88de0_0;
S_0xa866b0 .scope module, "DL1" "D_latch3" 4 9, 5 7, S_0xa5f270;
 .timescale 0 0;
v0xa86810_0 .var "_q", 0 0;
v0xa868d0_0 .alias "data", 0 0, v0xa86de0_0;
v0xa86970_0 .alias "en", 0 0, v0xa88a30_0;
v0xa86a10_0 .var "q", 0 0;
E_0xa867a0 .event edge, v0xa868d0_0, v0xa86970_0;
S_0xa5da40 .scope module, "DL2" "D_latch3" 4 10, 5 7, S_0xa5f270;
 .timescale 0 0;
v0xa5ee50_0 .var "_q", 0 0;
v0xa864c0_0 .alias "data", 0 0, v0xa86e90_0;
v0xa86560_0 .net "en", 0 0, L_0xa89490; 1 drivers
v0xa86600_0 .var "q", 0 0;
E_0xa5cf70 .event edge, v0xa864c0_0, v0xa86560_0;
    .scope S_0xa88000;
T_0 ;
    %wait E_0xa880f0;
    %load/v 8, v0xa882c0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v0xa88220_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa883d0_0, 0, 8;
    %load/v 8, v0xa883d0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa88160_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xa87d10;
T_1 ;
    %wait E_0xa87770;
    %load/v 8, v0xa87f00_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0xa87e80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa87f80_0, 0, 8;
    %load/v 8, v0xa87f80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa87e00_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xa87380;
T_2 ;
    %wait E_0xa87470;
    %load/v 8, v0xa87620_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0xa87580_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa876f0_0, 0, 8;
    %load/v 8, v0xa876f0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa874c0_0, 0, 8;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xa87090;
T_3 ;
    %wait E_0xa86ac0;
    %load/v 8, v0xa87280_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0xa87200_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa87300_0, 0, 8;
    %load/v 8, v0xa87300_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa87180_0, 0, 8;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xa866b0;
T_4 ;
    %wait E_0xa867a0;
    %load/v 8, v0xa86970_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0xa868d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa86a10_0, 0, 8;
    %load/v 8, v0xa86a10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa86810_0, 0, 8;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xa5da40;
T_5 ;
    %wait E_0xa5cf70;
    %load/v 8, v0xa86560_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0xa864c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa86600_0, 0, 8;
    %load/v 8, v0xa86600_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa5ee50_0, 0, 8;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xa61720;
T_6 ;
    %set/v v0xa88d60_0, 1, 1;
    %set/v v0xa88de0_0, 0, 1;
    %vpi_call 2 16 "$dumpfile", "wave.vcd";
    %vpi_call 2 17 "$dumpvars", 1'sb0, S_0xa61720;
T_6.0 ;
    %delay 10, 0;
    %load/v 8, v0xa88de0_0, 1;
    %inv 8, 1;
    %set/v v0xa88de0_0, 8, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0xa61720;
T_7 ;
    %delay 420, 0;
    %vpi_call 2 28 "$finish";
    %end;
    .thread T_7;
    .scope S_0xa61720;
T_8 ;
    %vpi_call 2 31 "$monitor", "time = ", $time, "data is %b, output is %b", v0xa88d60_0, v0xa88e60_0;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "shiftRgtest.v";
    "././shiftRg_3bit.v";
    "././D_flipflop.v";
    "./D_latch3.v";
