// Seed: 1583824461
module module_0 (
    input uwire id_0,
    input tri   id_1,
    input wor   id_2
);
  supply1 id_4;
  assign id_4 = id_0;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_2,
      id_4,
      id_4,
      id_2,
      id_4,
      id_2,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wor id_5,
    input uwire id_6,
    output tri id_7,
    input wire id_8,
    output wire id_9,
    input tri1 id_10,
    input uwire id_11,
    output uwire id_12,
    output tri0 id_13
);
  wire id_15;
  assign id_12 = id_6;
  assign id_4 = 1;
  assign id_13 = (id_6);
  assign module_0.type_1 = 0;
  wire id_16;
  wire id_17;
endmodule
