unsigned long F_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nreturn F_2 ( V_4 , V_3 ) ;\r\n}\r\nstatic void F_3 ( unsigned int V_3 , unsigned long V_5 )\r\n{\r\nF_2 ( V_4 , V_3 ) = V_5 ;\r\n}\r\nstatic void T_1 F_4 ( void )\r\n{\r\nconst struct V_6 * V_7 ;\r\nstruct V_8 * V_9 = NULL ;\r\nunsigned long V_10 = V_11 ;\r\nunsigned long V_12 = 0 ;\r\nunsigned long V_5 = 0 ;\r\nint V_3 = 0 ;\r\nV_13 = F_5 ( V_14 , sizeof( * V_13 ) ,\r\nV_15 ) ;\r\nF_6 (cpu) {\r\nconst T_2 * V_16 ;\r\nint V_17 ;\r\nV_9 = F_7 ( V_3 , NULL ) ;\r\nif ( ! V_9 ) {\r\nF_8 ( L_1 , V_3 ) ;\r\ncontinue;\r\n}\r\nfor ( V_7 = V_18 ; V_7 -> V_19 ; V_7 ++ )\r\nif ( F_9 ( V_9 , V_7 -> V_19 ) )\r\nbreak;\r\nif ( V_7 -> V_19 == NULL )\r\ncontinue;\r\nV_16 = F_10 ( V_9 , L_2 , & V_17 ) ;\r\nif ( ! V_16 || V_17 != 4 ) {\r\nF_8 ( L_3 ,\r\nV_9 -> V_20 ) ;\r\ncontinue;\r\n}\r\nV_5 = ( ( F_11 ( V_16 ) ) >> 20 ) * V_7 -> V_21 ;\r\nif ( V_5 < V_10 )\r\nV_10 = V_5 ;\r\nif ( V_5 > V_12 )\r\nV_12 = V_5 ;\r\nF_12 ( V_3 ) = V_5 ;\r\n}\r\nif ( 4 * V_12 < ( 3 * ( V_12 + V_10 ) ) )\r\nV_22 = ( V_10 + V_12 )\r\n>> ( V_23 + 1 ) ;\r\nelse\r\nV_22 = ( ( V_12 / 3 )\r\n>> ( V_23 - 1 ) ) + 1 ;\r\n}\r\nstatic void F_13 ( unsigned int V_3 )\r\n{\r\nif ( ! F_12 ( V_3 ) )\r\nreturn;\r\nF_3 ( V_3 , F_12 ( V_3 ) / V_22 ) ;\r\nF_14 ( L_4 ,\r\nV_3 , F_1 ( NULL , V_3 ) ) ;\r\n}\r\nstatic inline void F_4 ( void ) {}\r\nstatic inline void F_13 ( unsigned int V_24 ) {}\r\nconst struct V_25 * F_15 ( int V_3 )\r\n{\r\nreturn & V_26 [ V_3 ] . V_27 ;\r\n}\r\nconst struct V_25 * F_16 ( int V_3 )\r\n{\r\nreturn & V_26 [ V_3 ] . V_28 ;\r\n}\r\nstatic void F_17 ( unsigned int V_24 )\r\n{\r\nstruct V_29 * V_30 , * V_31 = & V_26 [ V_24 ] ;\r\nint V_3 ;\r\nF_6 (cpu) {\r\nV_30 = & V_26 [ V_3 ] ;\r\nif ( V_31 -> V_32 != V_30 -> V_32 )\r\ncontinue;\r\nF_18 ( V_24 , & V_30 -> V_27 ) ;\r\nif ( V_3 != V_24 )\r\nF_18 ( V_3 , & V_31 -> V_27 ) ;\r\nif ( V_31 -> V_33 != V_30 -> V_33 )\r\ncontinue;\r\nF_18 ( V_24 , & V_30 -> V_28 ) ;\r\nif ( V_3 != V_24 )\r\nF_18 ( V_3 , & V_31 -> V_28 ) ;\r\n}\r\nF_19 () ;\r\n}\r\nvoid F_20 ( unsigned int V_24 )\r\n{\r\nstruct V_29 * V_31 = & V_26 [ V_24 ] ;\r\nunsigned int V_34 ;\r\nif ( V_31 -> V_33 != - 1 )\r\nreturn;\r\nV_34 = F_21 () ;\r\nif ( ( V_34 & V_35 ) == V_36 ) {\r\nif ( V_34 & V_37 ) {\r\nV_31 -> V_38 = F_22 ( V_34 , 0 ) ;\r\nV_31 -> V_33 = F_22 ( V_34 , 1 ) ;\r\nV_31 -> V_32 = F_22 ( V_34 , 2 ) ;\r\n} else {\r\nV_31 -> V_38 = - 1 ;\r\nV_31 -> V_33 = F_22 ( V_34 , 0 ) ;\r\nV_31 -> V_32 = F_22 ( V_34 , 1 ) ;\r\n}\r\n} else {\r\nV_31 -> V_38 = - 1 ;\r\nV_31 -> V_33 = 0 ;\r\nV_31 -> V_32 = - 1 ;\r\n}\r\nF_17 ( V_24 ) ;\r\nF_13 ( V_24 ) ;\r\nF_14 ( L_5 ,\r\nV_24 , V_26 [ V_24 ] . V_38 ,\r\nV_26 [ V_24 ] . V_33 ,\r\nV_26 [ V_24 ] . V_32 , V_34 ) ;\r\n}\r\nstatic inline int F_23 ( void )\r\n{\r\nreturn V_39 | V_40 ;\r\n}\r\nvoid T_1 F_24 ( void )\r\n{\r\nunsigned int V_3 ;\r\nF_6 (cpu) {\r\nstruct V_29 * V_30 = & ( V_26 [ V_3 ] ) ;\r\nV_30 -> V_38 = - 1 ;\r\nV_30 -> V_33 = - 1 ;\r\nV_30 -> V_32 = - 1 ;\r\nF_25 ( & V_30 -> V_27 ) ;\r\nF_25 ( & V_30 -> V_28 ) ;\r\nF_3 ( V_3 , V_41 ) ;\r\n}\r\nF_19 () ;\r\nF_4 () ;\r\nF_26 ( V_42 ) ;\r\n}
