<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIDefines.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIDefines.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIDefines_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIDefines.h - SI Helper Macros ----------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_SIDEFINES_H</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_SIDEFINES_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html">   17</a></span>&#160;<span class="keyword">namespace </span>SIInstrFlags {</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// This needs to be kept in sync with the field bits in InstSI.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;enum : uint64_t {</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;  <span class="comment">// Low bits - basic encoding information.</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ab20a2dd15666d86af4e1fdeb88b1be7c">   21</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ab20a2dd15666d86af4e1fdeb88b1be7c">SALU</a> = 1 &lt;&lt; 0,</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a25bdad6e13bc9ed9f9ce690ae614db1c">   22</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a25bdad6e13bc9ed9f9ce690ae614db1c">VALU</a> = 1 &lt;&lt; 1,</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;  <span class="comment">// SALU instruction formats.</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aa1db6db58e0bae030fb7277723deb3a9">   25</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aa1db6db58e0bae030fb7277723deb3a9">SOP1</a> = 1 &lt;&lt; 2,</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a2f0e3ce334e6b7fa59a2822e2770ab1d">   26</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a2f0e3ce334e6b7fa59a2822e2770ab1d">SOP2</a> = 1 &lt;&lt; 3,</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994adad0f2be60062a72d37634705e8aed51">   27</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994adad0f2be60062a72d37634705e8aed51">SOPC</a> = 1 &lt;&lt; 4,</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a95d3d9b72a40bcb9f88738fd86094a62">   28</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a95d3d9b72a40bcb9f88738fd86094a62">SOPK</a> = 1 &lt;&lt; 5,</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3240de017ea18f8b8daf38bc4d927294">   29</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3240de017ea18f8b8daf38bc4d927294">SOPP</a> = 1 &lt;&lt; 6,</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// VALU instruction formats.</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0dd2852ae8f20b7261f6d01eb354f1ff">   32</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0dd2852ae8f20b7261f6d01eb354f1ff">VOP1</a> = 1 &lt;&lt; 7,</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a600d26b3fa43f262c5ca2270667c0be2">   33</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a600d26b3fa43f262c5ca2270667c0be2">VOP2</a> = 1 &lt;&lt; 8,</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a40767b966aa194931bb6ce67e3649de7">   34</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a40767b966aa194931bb6ce67e3649de7">VOPC</a> = 1 &lt;&lt; 9,</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; <span class="comment">// TODO: Should this be spilt into VOP3 a and b?</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a78562688e8d67f7ffa892e4b92311a98">   37</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a78562688e8d67f7ffa892e4b92311a98">VOP3</a> = 1 &lt;&lt; 10,</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a4b3bb80273571c42a8b35d5e952034c9">   38</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a4b3bb80273571c42a8b35d5e952034c9">VOP3P</a> = 1 &lt;&lt; 12,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0bd36c4d359999d7043f5fdf440b0c7c">   40</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0bd36c4d359999d7043f5fdf440b0c7c">VINTRP</a> = 1 &lt;&lt; 13,</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3cb08b10c27a453c57a2708e83859b47">   41</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3cb08b10c27a453c57a2708e83859b47">SDWA</a> = 1 &lt;&lt; 14,</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976">   42</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976">DPP</a> = 1 &lt;&lt; 15,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="comment">// Memory instruction formats.</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a2fca87a5855f045ac7f07d8c2814e81f">   45</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a2fca87a5855f045ac7f07d8c2814e81f">MUBUF</a> = 1 &lt;&lt; 16,</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a4863f895381859543f89e4423126a73f">   46</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a4863f895381859543f89e4423126a73f">MTBUF</a> = 1 &lt;&lt; 17,</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a30118e93ea743944a8fa1d846dcbaf37">   47</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a30118e93ea743944a8fa1d846dcbaf37">SMRD</a> = 1 &lt;&lt; 18,</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">   48</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">MIMG</a> = 1 &lt;&lt; 19,</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3f6b33151573e94a6ef7f14b809dbe70">   49</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3f6b33151573e94a6ef7f14b809dbe70">EXP</a> = 1 &lt;&lt; 20,</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ab0e8527c8c81d2caa91d9b2bd1852574">   50</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ab0e8527c8c81d2caa91d9b2bd1852574">FLAT</a> = 1 &lt;&lt; 21,</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">   51</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">DS</a> = 1 &lt;&lt; 22,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="comment">// Pseudo instruction formats.</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a19795cb02079a5e5d58e8a5df3b6ba4b">   54</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a19795cb02079a5e5d58e8a5df3b6ba4b">VGPRSpill</a> = 1 &lt;&lt; 23,</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a488c16a0fdf36e29dd42e37b988dab36">   55</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a488c16a0fdf36e29dd42e37b988dab36">SGPRSpill</a> = 1 &lt;&lt; 24,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="comment">// High bits - other information.</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994af5dfd8c9db8b07c80292e662aa96c6a7">   58</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994af5dfd8c9db8b07c80292e662aa96c6a7">VM_CNT</a> = UINT64_C(1) &lt;&lt; 32,</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a39d5973dbb8033fc504c01227f3eaecf">   59</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a39d5973dbb8033fc504c01227f3eaecf">EXP_CNT</a> = UINT64_C(1) &lt;&lt; 33,</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aee110070224119e12075fafd4909dc9c">   60</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aee110070224119e12075fafd4909dc9c">LGKM_CNT</a> = UINT64_C(1) &lt;&lt; 34,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ae51b91ec89e9fd6502c3339d1360c147">   62</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ae51b91ec89e9fd6502c3339d1360c147">WQM</a> = UINT64_C(1) &lt;&lt; 35,</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ae0063a0501793fcbc332d543bd1541bc">   63</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ae0063a0501793fcbc332d543bd1541bc">DisableWQM</a> = UINT64_C(1) &lt;&lt; 36,</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a1fb3a3c9d73c11f77861315b283e3fde">   64</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a1fb3a3c9d73c11f77861315b283e3fde">Gather4</a> = UINT64_C(1) &lt;&lt; 37,</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a484d7c83afcf07dd63b198f5d317cc1c">   65</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a484d7c83afcf07dd63b198f5d317cc1c">SOPK_ZEXT</a> = UINT64_C(1) &lt;&lt; 38,</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994adaafc9c279a6480f1729929b26a4ad05">   66</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994adaafc9c279a6480f1729929b26a4ad05">SCALAR_STORE</a> = UINT64_C(1) &lt;&lt; 39,</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3f90dc3ee0272479ff77f144e37b8abc">   67</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3f90dc3ee0272479ff77f144e37b8abc">FIXED_SIZE</a> = UINT64_C(1) &lt;&lt; 40,</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a6d10d1c14fd68b524199b49a1ccf44a2">   68</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a6d10d1c14fd68b524199b49a1ccf44a2">VOPAsmPrefer32Bit</a> = UINT64_C(1) &lt;&lt; 41,</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994af0ca8c082f70a5a7bf5d1cee50db3d07">   69</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994af0ca8c082f70a5a7bf5d1cee50db3d07">VOP3_OPSEL</a> = UINT64_C(1) &lt;&lt; 42,</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a55d8f9babd910d3931296db01832f171">   70</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a55d8f9babd910d3931296db01832f171">maybeAtomic</a> = UINT64_C(1) &lt;&lt; 43,</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994acff05c63e6ff81eab46dc98fbb55791c">   71</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994acff05c63e6ff81eab46dc98fbb55791c">renamedInGFX9</a> = UINT64_C(1) &lt;&lt; 44,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// Is a clamp on FP type.</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a4c00f2292227a96409b86e250bac9b87">   74</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a4c00f2292227a96409b86e250bac9b87">FPClamp</a> = UINT64_C(1) &lt;&lt; 45,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">// Is an integer clamp</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aeac247ab12a49434e1142ece1a35379b">   77</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aeac247ab12a49434e1142ece1a35379b">IntClamp</a> = UINT64_C(1) &lt;&lt; 46,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// Clamps lo component of register.</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a1f248cc663b917010c5d5ea2cff9445f">   80</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a1f248cc663b917010c5d5ea2cff9445f">ClampLo</a> = UINT64_C(1) &lt;&lt; 47,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// Clamps hi component of register.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// ClampLo and ClampHi set for packed clamp.</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a52880c64f523a9a892d8e4d33c3375dd">   84</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a52880c64f523a9a892d8e4d33c3375dd">ClampHi</a> = UINT64_C(1) &lt;&lt; 48,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">// Is a packed VOP3P instruction.</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aacf639f4528a313767923c5575e1828e">   87</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aacf639f4528a313767923c5575e1828e">IsPacked</a> = UINT64_C(1) &lt;&lt; 49,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// Is a D16 buffer instruction.</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994adf3e0b276b086c14975adb3e2f00aa2c">   90</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994adf3e0b276b086c14975adb3e2f00aa2c">D16Buf</a> = UINT64_C(1) &lt;&lt; 50,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">// FLAT instruction accesses FLAT_GLBL or FLAT_SCRATCH segment.</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a091f28b7827ff6a40fb85ea9aadc4dfd">   93</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a091f28b7827ff6a40fb85ea9aadc4dfd">IsNonFlatSeg</a> = UINT64_C(1) &lt;&lt; 51,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// Uses floating point double precision rounding mode</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ade5bdaea3c9b894b4d8d07410372c7f1">   96</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ade5bdaea3c9b894b4d8d07410372c7f1">FPDPRounding</a> = UINT64_C(1) &lt;&lt; 52,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// Instruction is FP atomic.</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994accce8eb3ea48e8b0d5f5b7e9e011cc19">   99</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994accce8eb3ea48e8b0d5f5b7e9e011cc19">FPAtomic</a> = UINT64_C(1) &lt;&lt; 53,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// Is a MFMA instruction.</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aa0bc33f3818c02a577a8b209d98766cb">  102</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aa0bc33f3818c02a577a8b209d98766cb">IsMAI</a> = UINT64_C(1) &lt;&lt; 54,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// Is a DOT instruction.</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994abd8ac36f299f3add1ff63d49475d51a5">  105</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994abd8ac36f299f3add1ff63d49475d51a5">IsDOT</a> = UINT64_C(1) &lt;&lt; 55</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;};</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// v_cmp_class_* etc. use a 10-bit mask for what operation is checked.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// The result is true if any of these tests are true.</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916f">  110</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916f">ClassFlags</a> : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa652acf31b995a544cc606af5d8547895">  111</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa652acf31b995a544cc606af5d8547895">S_NAN</a> = 1 &lt;&lt; 0,        <span class="comment">// Signaling NaN</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa3b711cc2011cca9d0656fb9f576ce06c">  112</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa3b711cc2011cca9d0656fb9f576ce06c">Q_NAN</a> = 1 &lt;&lt; 1,        <span class="comment">// Quiet NaN</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faa724c17a66503402aa8d105d0c9f3d20">  113</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faa724c17a66503402aa8d105d0c9f3d20">N_INFINITY</a> = 1 &lt;&lt; 2,   <span class="comment">// Negative infinity</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa35d63c63b47d7e803ae4b7f3154bf9c3">  114</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa35d63c63b47d7e803ae4b7f3154bf9c3">N_NORMAL</a> = 1 &lt;&lt; 3,     <span class="comment">// Negative normal</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fab01b38d29f480c7f254c6cf82e24cac3">  115</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fab01b38d29f480c7f254c6cf82e24cac3">N_SUBNORMAL</a> = 1 &lt;&lt; 4,  <span class="comment">// Negative subnormal</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa33a84ea8c7168a7b8a2993ee22b7748d">  116</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa33a84ea8c7168a7b8a2993ee22b7748d">N_ZERO</a> = 1 &lt;&lt; 5,       <span class="comment">// Negative zero</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fae5d476f6be0ea2fa04d5dccbf605823a">  117</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fae5d476f6be0ea2fa04d5dccbf605823a">P_ZERO</a> = 1 &lt;&lt; 6,       <span class="comment">// Positive zero</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faac5799ae9795275bfc6370dfa74bcba3">  118</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faac5799ae9795275bfc6370dfa74bcba3">P_SUBNORMAL</a> = 1 &lt;&lt; 7,  <span class="comment">// Positive subnormal</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa6f2b19adb58a87c191bdc0669c8a2951">  119</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa6f2b19adb58a87c191bdc0669c8a2951">P_NORMAL</a> = 1 &lt;&lt; 8,     <span class="comment">// Positive normal</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fac3642a81e1e79c9359572b4c9bc9cb45">  120</a></span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fac3642a81e1e79c9359572b4c9bc9cb45">P_INFINITY</a> = 1 &lt;&lt; 9    <span class="comment">// Positive infinity</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;};</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;}</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5">  125</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5">OperandType</a> : <span class="keywordtype">unsigned</span> {<span class="comment"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">    /// Operands with register or 32-bit immediate</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">  127</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">OPERAND_REG_IMM_INT32</a> = <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da6619d4370b1a40e206553ecf49e168e0">MCOI::OPERAND_FIRST_TARGET</a>,</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">  128</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">OPERAND_REG_IMM_INT64</a>,</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">  129</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">OPERAND_REG_IMM_INT16</a>,</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">  130</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">OPERAND_REG_IMM_FP32</a>,</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">  131</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">OPERAND_REG_IMM_FP64</a>,</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">  132</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">OPERAND_REG_IMM_FP16</a>,</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">  133</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">OPERAND_REG_IMM_V2FP16</a>,</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">  134</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">OPERAND_REG_IMM_V2INT16</a>,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">    /// Operands with register or inline constant</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">  137</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">OPERAND_REG_INLINE_C_INT16</a>,</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">  138</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">OPERAND_REG_INLINE_C_INT32</a>,</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">  139</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">OPERAND_REG_INLINE_C_INT64</a>,</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">  140</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">OPERAND_REG_INLINE_C_FP16</a>,</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">  141</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">OPERAND_REG_INLINE_C_FP32</a>,</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">  142</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">OPERAND_REG_INLINE_C_FP64</a>,</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">  143</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">OPERAND_REG_INLINE_C_V2FP16</a>,</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">  144</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">OPERAND_REG_INLINE_C_V2INT16</a>,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">    /// Operands with an AccVGPR register or inline constant</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">  147</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">OPERAND_REG_INLINE_AC_INT16</a>,</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">  148</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">OPERAND_REG_INLINE_AC_INT32</a>,</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">  149</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">OPERAND_REG_INLINE_AC_FP16</a>,</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">  150</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">OPERAND_REG_INLINE_AC_FP32</a>,</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">  151</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">OPERAND_REG_INLINE_AC_V2FP16</a>,</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">  152</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">OPERAND_REG_INLINE_AC_V2INT16</a>,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">  154</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">OPERAND_REG_IMM_FIRST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">OPERAND_REG_IMM_INT32</a>,</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">  155</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">OPERAND_REG_IMM_LAST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">OPERAND_REG_IMM_V2INT16</a>,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">  157</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">OPERAND_REG_INLINE_C_FIRST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">OPERAND_REG_INLINE_C_INT16</a>,</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">  158</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">OPERAND_REG_INLINE_C_LAST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">OPERAND_REG_INLINE_AC_V2INT16</a>,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">  160</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">OPERAND_REG_INLINE_AC_FIRST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">OPERAND_REG_INLINE_AC_INT16</a>,</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">  161</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">OPERAND_REG_INLINE_AC_LAST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">OPERAND_REG_INLINE_AC_V2INT16</a>,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">  163</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">OPERAND_SRC_FIRST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">OPERAND_REG_IMM_INT32</a>,</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">  164</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">OPERAND_SRC_LAST</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">OPERAND_REG_INLINE_C_LAST</a>,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// Operand for source modifiers for VOP instructions</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d">  167</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d">OPERAND_INPUT_MODS</a>,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="comment">// Operand for SDWA instructions</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1">  170</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1">OPERAND_SDWA_VOPC_DST</a>,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">    /// Operand with 32-bit immediate that uses the constant bus.</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">  173</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">OPERAND_KIMM32</a>,</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">  174</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">OPERAND_KIMM16</a></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  };</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// Input operand modifiers bit-masks</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// NEG and SEXT share same bit-mask because they can&#39;t be set simultaneously.</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html">  180</a></span>&#160;<span class="keyword">namespace </span>SISrcMods {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  enum : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf1ceb53a1b47dab205dc19070b47a1a6">  182</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf1ceb53a1b47dab205dc19070b47a1a6">NEG</a> = 1 &lt;&lt; 0,   <span class="comment">// Floating-point negate modifier</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa1be8a1ab79f4d1830526cc8d48960168">  183</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa1be8a1ab79f4d1830526cc8d48960168">ABS</a> = 1 &lt;&lt; 1,   <span class="comment">// Floating-point absolute modifier</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa0842f25a9552eadbca3c10f9af0a36fe">  184</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa0842f25a9552eadbca3c10f9af0a36fe">SEXT</a> = 1 &lt;&lt; 0,  <span class="comment">// Integer sign-extend modifier</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faa2e6fe69892c3b751a1f9cb4933ca368">  185</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faa2e6fe69892c3b751a1f9cb4933ca368">NEG_HI</a> = <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa1be8a1ab79f4d1830526cc8d48960168">ABS</a>,   <span class="comment">// Floating-point negate high packed component modifier.</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa3b095994a942145ccaaed4f175c7172a">  186</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa3b095994a942145ccaaed4f175c7172a">OP_SEL_0</a> = 1 &lt;&lt; 2,</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf0e8126187c47c5b74a1bdc635158144">  187</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf0e8126187c47c5b74a1bdc635158144">OP_SEL_1</a> = 1 &lt;&lt; 3,</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa8e2f726558b97b38629c9fa9f8691612">  188</a></span>&#160;   <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa8e2f726558b97b38629c9fa9f8691612">DST_OP_SEL</a> = 1 &lt;&lt; 3 <span class="comment">// VOP3 dst op_sel (share mask with OP_SEL_1)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  };</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIOutMods.html">  192</a></span>&#160;<span class="keyword">namespace </span>SIOutMods {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  enum : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a5d23498485b506b1e1d273dc41bcb517">  194</a></span>&#160;    <a class="code" href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a5d23498485b506b1e1d273dc41bcb517">NONE</a> = 0,</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a6331f8be2ffd9ba4cb0d472c87e3848b">  195</a></span>&#160;    <a class="code" href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a6331f8be2ffd9ba4cb0d472c87e3848b">MUL2</a> = 1,</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a9ad8a7e9d3feac232ad68a34719110f0">  196</a></span>&#160;    <a class="code" href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a9ad8a7e9d3feac232ad68a34719110f0">MUL4</a> = 2,</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3ae39e7379dfd9f1b656000322b9ace2b8">  197</a></span>&#160;    <a class="code" href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3ae39e7379dfd9f1b656000322b9ace2b8">DIV2</a> = 3</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  };</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;}</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html">  202</a></span>&#160;<span class="keyword">namespace </span>VGPRIndexMode {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">  204</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2">Id</a> : <span class="keywordtype">unsigned</span> { <span class="comment">// id of symbolic names</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aab08c37eb0230d24d838f80a7702bd174">  205</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aab08c37eb0230d24d838f80a7702bd174">ID_SRC0</a> = 0,</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa3a427c2cfe11fb3c9c5ecf724d8fdfba">  206</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa3a427c2cfe11fb3c9c5ecf724d8fdfba">ID_SRC1</a>,</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aaf579a869dd947df8162726874ef4f920">  207</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aaf579a869dd947df8162726874ef4f920">ID_SRC2</a>,</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa39b4c604ae3c3c92137e9edbc4f4a149">  208</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa39b4c604ae3c3c92137e9edbc4f4a149">ID_DST</a>,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aac95e69cbecdf2384529d8d832b09a9fd">  210</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aac95e69cbecdf2384529d8d832b09a9fd">ID_MIN</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aab08c37eb0230d24d838f80a7702bd174">ID_SRC0</a>,</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa7f78de6c8b0734050d847d1cb4c68298">  211</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa7f78de6c8b0734050d847d1cb4c68298">ID_MAX</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa39b4c604ae3c3c92137e9edbc4f4a149">ID_DST</a></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;};</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3">  214</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83">EncBits</a> : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a11888c04a6eafe3c6e1bd5c1267f92aa">  215</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a11888c04a6eafe3c6e1bd5c1267f92aa">OFF</a> = 0,</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">  216</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">SRC0_ENABLE</a> = 1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aab08c37eb0230d24d838f80a7702bd174">ID_SRC0</a>,</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a2c817b1bc3c82db4a5a4da59d6c46166">  217</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a2c817b1bc3c82db4a5a4da59d6c46166">SRC1_ENABLE</a> = 1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa3a427c2cfe11fb3c9c5ecf724d8fdfba">ID_SRC1</a>,</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a28ed8b99cc4a42fdf2118a6c56370ed7">  218</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a28ed8b99cc4a42fdf2118a6c56370ed7">SRC2_ENABLE</a> = 1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aaf579a869dd947df8162726874ef4f920">ID_SRC2</a>,</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">  219</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">DST_ENABLE</a> = 1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa39b4c604ae3c3c92137e9edbc4f4a149">ID_DST</a>,</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a6e7bf5dc7392f0c436832b8f4925edca">  220</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a6e7bf5dc7392f0c436832b8f4925edca">ENABLE_MASK</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">SRC0_ENABLE</a> | <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a2c817b1bc3c82db4a5a4da59d6c46166">SRC1_ENABLE</a> | <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a28ed8b99cc4a42fdf2118a6c56370ed7">SRC2_ENABLE</a> | <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">DST_ENABLE</a></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;};</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;} <span class="comment">// namespace VGPRIndexMode</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;} <span class="comment">// namespace AMDGPU</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html">  226</a></span>&#160;<span class="keyword">namespace </span>AMDGPUAsmVariants {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  enum : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html#a2f19609fb40c75c9a33ff99398fcbb05aa64856c91898815a78f67a6cf84c646d">  228</a></span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPUAsmVariants.html#a2f19609fb40c75c9a33ff99398fcbb05aa64856c91898815a78f67a6cf84c646d">DEFAULT</a> = 0,</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html#a2f19609fb40c75c9a33ff99398fcbb05a94c0dc1d806f9998c5bafdc9c6a99dbd">  229</a></span>&#160;    <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a78562688e8d67f7ffa892e4b92311a98">VOP3</a> = 1,</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html#a2f19609fb40c75c9a33ff99398fcbb05a7c1d851117b08a78306bee251c6c966b">  230</a></span>&#160;    <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3cb08b10c27a453c57a2708e83859b47">SDWA</a> = 2,</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html#a2f19609fb40c75c9a33ff99398fcbb05a6d772c7e4b2dbd7bc0eb7c3a83b55e35">  231</a></span>&#160;    <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba">SDWA9</a> = 3,</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUAsmVariants.html#a2f19609fb40c75c9a33ff99398fcbb05a1dbebe696d317896d0ede1bb630b09a8">  232</a></span>&#160;    <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976">DPP</a> = 4</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  };</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;}</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html">  237</a></span>&#160;<span class="keyword">namespace </span>EncValues { <span class="comment">// Encoding values of enum9/8/7 operands</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;enum : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a7e5542fa441aeeda6466119a5c960b7b">  240</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a7e5542fa441aeeda6466119a5c960b7b">SGPR_MIN</a> = 0,</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201aac64fcf3822af6f3bf43f3ce984a77d8">  241</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201aac64fcf3822af6f3bf43f3ce984a77d8">SGPR_MAX_SI</a> = 101,</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ae87eb5c85a286658f237431faaac2302">  242</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ae87eb5c85a286658f237431faaac2302">SGPR_MAX_GFX10</a> = 105,</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a5a2c49f250cd49771b1c47337ea95cf8">  243</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a5a2c49f250cd49771b1c47337ea95cf8">TTMP_VI_MIN</a> = 112,</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201aeecf1ebc3472a38c08ce4a272a167dbf">  244</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201aeecf1ebc3472a38c08ce4a272a167dbf">TTMP_VI_MAX</a> = 123,</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ae6dfe8d3a4f3ca60a85412da8260ca45">  245</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ae6dfe8d3a4f3ca60a85412da8260ca45">TTMP_GFX9_GFX10_MIN</a> = 108,</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a3050dcf9bd56f360f64bd4067ce585a8">  246</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a3050dcf9bd56f360f64bd4067ce585a8">TTMP_GFX9_GFX10_MAX</a> = 123,</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a85b5e55113e55b3bef4792d822031803">  247</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a85b5e55113e55b3bef4792d822031803">INLINE_INTEGER_C_MIN</a> = 128,</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a0f01352139e1a367a77cda0d58347318">  248</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a0f01352139e1a367a77cda0d58347318">INLINE_INTEGER_C_POSITIVE_MAX</a> = 192, <span class="comment">// 64</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ac23a62d1f4d66ed1c5b331c5cd22c1a0">  249</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ac23a62d1f4d66ed1c5b331c5cd22c1a0">INLINE_INTEGER_C_MAX</a> = 208,</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a4e3fe67db06671a26db7cfaefb3d5322">  250</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a4e3fe67db06671a26db7cfaefb3d5322">INLINE_FLOATING_C_MIN</a> = 240,</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a09d6b2004f2670f60b9963073f98226e">  251</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a09d6b2004f2670f60b9963073f98226e">INLINE_FLOATING_C_MAX</a> = 248,</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a64505b53beb145f22a5e090a5f7fc97a">  252</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a64505b53beb145f22a5e090a5f7fc97a">LITERAL_CONST</a> = 255,</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a8a095b0e40106c5028e5da140a299f2a">  253</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a8a095b0e40106c5028e5da140a299f2a">VGPR_MIN</a> = 256,</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a13328933f99867c9c0b801a50003b171">  254</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a13328933f99867c9c0b801a50003b171">VGPR_MAX</a> = 511</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;};</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;} <span class="comment">// namespace EncValues</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;} <span class="comment">// namespace AMDGPU</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html">  261</a></span>&#160;<span class="keyword">namespace </span>SendMsg { <span class="comment">// Encoding of SIMM16 used in s_sendmsg* insns.</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98db">  263</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98db">Id</a> { <span class="comment">// Message ID, width(4) [3:0].</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac1685fc6c8eec2c84a10554b8cbd1a3d">  264</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a69c9ccaee206f31e6607d864f38bcb07">ID_UNKNOWN_</a> = -1,</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba255aa2c1bc0f43a997d8bb4c70c69b60">  265</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba255aa2c1bc0f43a997d8bb4c70c69b60">ID_INTERRUPT</a> = 1,</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">  266</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">ID_GS</a>,</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">  267</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">ID_GS_DONE</a>,</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2">  268</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2">ID_GS_ALLOC_REQ</a> = 9,</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8">  269</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8">ID_GET_DOORBELL</a> = 10,</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">  270</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a> = 15,</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42">  271</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42">ID_GAPS_LAST_</a>, <span class="comment">// Indicate that sequence has gaps.</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa8735398852d9af3e1e5bdf3fc691492">  272</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa8735398852d9af3e1e5bdf3fc691492">ID_GAPS_FIRST_</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba255aa2c1bc0f43a997d8bb4c70c69b60">ID_INTERRUPT</a>,</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba5a7cd762192e1d19124e157667e0cd02">  273</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">ID_SHIFT_</a> = 0,</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba5c6ab5a3a7cb77f09ebee8a00ef35add">  274</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3">ID_WIDTH_</a> = 4,</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba806c4a7ae293ba75cc3a741d89f421e4">  275</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf">ID_MASK_</a> = (((1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3">ID_WIDTH_</a>) - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">ID_SHIFT_</a>)</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;};</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">  278</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> { <span class="comment">// Both GS and SYS operation IDs.</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6">  279</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6">OP_UNKNOWN_</a> = -1,</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">  280</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">OP_SHIFT_</a> = 4,</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1">  281</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1">OP_NONE_</a> = 0,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// Bits used for operation encoding</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa66f908f1d48a0640bc0225121f2a423">  283</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa66f908f1d48a0640bc0225121f2a423">OP_WIDTH_</a> = 3,</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15">  284</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15">OP_MASK_</a> = (((1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa66f908f1d48a0640bc0225121f2a423">OP_WIDTH_</a>) - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">OP_SHIFT_</a>),</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="comment">// GS operations are encoded in bits 5:4</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">  286</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">OP_GS_NOP</a> = 0,</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dad0db183b051e2f768f0d71ca27c4c84a">  287</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dad0db183b051e2f768f0d71ca27c4c84a">OP_GS_CUT</a>,</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da6437805803847a65ec2c1efaecc99957">  288</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da6437805803847a65ec2c1efaecc99957">OP_GS_EMIT</a>,</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da8ca0ee972c9e7b0def6f795dd01fdd37">  289</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da8ca0ee972c9e7b0def6f795dd01fdd37">OP_GS_EMIT_CUT</a>,</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">  290</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">OP_GS_LAST_</a>,</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">  291</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">OP_GS_FIRST_</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">OP_GS_NOP</a>,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">// SYS operations are encoded in bits 6:4</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da9091d0be41c5447915893a72615d7a0a">  293</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da9091d0be41c5447915893a72615d7a0a">OP_SYS_ECC_ERR_INTERRUPT</a> = 1,</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da372caf8924b2283cccb8ca6ca6317b96">  294</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da372caf8924b2283cccb8ca6ca6317b96">OP_SYS_REG_RD</a>,</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da2cb1aa7d11a6ca3c3bd5cfad7156e970">  295</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da2cb1aa7d11a6ca3c3bd5cfad7156e970">OP_SYS_HOST_TRAP_ACK</a>,</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da3b8c53b4d3304f322f9ce7e164bf9e43">  296</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da3b8c53b4d3304f322f9ce7e164bf9e43">OP_SYS_TTRACE_PC</a>,</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855">  297</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855">OP_SYS_LAST_</a>,</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f">  298</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f">OP_SYS_FIRST_</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da9091d0be41c5447915893a72615d7a0a">OP_SYS_ECC_ERR_INTERRUPT</a>,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;};</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">  301</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a> : <span class="keywordtype">unsigned</span> { <span class="comment">// Stream ID, (2) [9:8].</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4">  302</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4">STREAM_ID_NONE_</a> = 0,</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4d21b48a8a90e76ae8ad143a48cf15ce">  303</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4d21b48a8a90e76ae8ad143a48cf15ce">STREAM_ID_DEFAULT_</a> = 0,</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452">  304</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452">STREAM_ID_LAST_</a> = 4,</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3">  305</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3">STREAM_ID_FIRST_</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4d21b48a8a90e76ae8ad143a48cf15ce">STREAM_ID_DEFAULT_</a>,</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">  306</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">STREAM_ID_SHIFT_</a> = 8,</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a45ed398ceea75d22a7fc33f59bce1566">  307</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a45ed398ceea75d22a7fc33f59bce1566">STREAM_ID_WIDTH_</a>=  2,</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce">  308</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce">STREAM_ID_MASK_</a> = (((1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a45ed398ceea75d22a7fc33f59bce1566">STREAM_ID_WIDTH_</a>) - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">STREAM_ID_SHIFT_</a>)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;};</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;} <span class="comment">// namespace SendMsg</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html">  313</a></span>&#160;<span class="keyword">namespace </span>Hwreg { <span class="comment">// Encoding of SIMM16 used in s_setreg/getreg* insns.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">  315</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a> { <span class="comment">// HwRegCode, (6) [5:0]</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a69c9ccaee206f31e6607d864f38bcb07">  316</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a69c9ccaee206f31e6607d864f38bcb07">ID_UNKNOWN_</a> = -1,</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ada9fcba644bde1f8d02c03362f5f4205">  317</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ada9fcba644bde1f8d02c03362f5f4205">ID_SYMBOLIC_FIRST_</a> = 1, <span class="comment">// There are corresponding symbolic names defined.</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb">  318</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb">ID_MODE</a> = 1,</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a814cd773000e4ba3bd1e9bcbb71bd4e9">  319</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a814cd773000e4ba3bd1e9bcbb71bd4e9">ID_STATUS</a> = 2,</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9">  320</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9">ID_TRAPSTS</a> = 3,</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e">  321</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e">ID_HW_ID</a> = 4,</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a2a53b7ed799f909454dbd49f508e5849">  322</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a2a53b7ed799f909454dbd49f508e5849">ID_GPR_ALLOC</a> = 5,</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a3751af73bf71f400d3df87c11cf5080a">  323</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a3751af73bf71f400d3df87c11cf5080a">ID_LDS_ALLOC</a> = 6,</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f7a7d91c92c18838905e73145d3a30">  324</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f7a7d91c92c18838905e73145d3a30">ID_IB_STS</a> = 7,</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b">  325</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b">ID_MEM_BASES</a> = 15,</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a0697ba8ae599aa8e799b247ba07ae0f4">  326</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a0697ba8ae599aa8e799b247ba07ae0f4">ID_SYMBOLIC_FIRST_GFX9_</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b">ID_MEM_BASES</a>,</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a39d048309e86fa839e031126c3ad007a">  327</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a39d048309e86fa839e031126c3ad007a">ID_TBA_LO</a> = 16,</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2bf2fb18f13b718678c168390325446">  328</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2bf2fb18f13b718678c168390325446">ID_SYMBOLIC_FIRST_GFX10_</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a39d048309e86fa839e031126c3ad007a">ID_TBA_LO</a>,</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4c38c9a3b504ae3bd7c73875bf3c089f">  329</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4c38c9a3b504ae3bd7c73875bf3c089f">ID_TBA_HI</a> = 17,</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a28edffd87e7a3edb197d998340d32778">  330</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a28edffd87e7a3edb197d998340d32778">ID_TMA_LO</a> = 18,</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a74d30fdfde793ffadcc7b2cda9495c53">  331</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a74d30fdfde793ffadcc7b2cda9495c53">ID_TMA_HI</a> = 19,</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872">  332</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872">ID_FLAT_SCR_LO</a> = 20,</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28">  333</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28">ID_FLAT_SCR_HI</a> = 21,</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a">  334</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a">ID_XNACK_MASK</a> = 22,</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac62d1b06629396f25ff283b338304f6f">  335</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac62d1b06629396f25ff283b338304f6f">ID_POPS_PACKER</a> = 25,</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8abc19ea9267f3ee629dc790945e073e89">  336</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8abc19ea9267f3ee629dc790945e073e89">ID_SYMBOLIC_LAST_</a> = 26,</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">  337</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">ID_SHIFT_</a> = 0,</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3">  338</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3">ID_WIDTH_</a> = 6,</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf">  339</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf">ID_MASK_</a> = (((1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3">ID_WIDTH_</a>) - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">ID_SHIFT_</a>)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;};</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">  342</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> : <span class="keywordtype">unsigned</span> { <span class="comment">// Offset, (5) [10:6]</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda">  343</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda">OFFSET_DEFAULT_</a> = 0,</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">  344</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">OFFSET_SHIFT_</a> = 6,</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a6b2b975b05489fd426d6b42c7db665bd">  345</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a6b2b975b05489fd426d6b42c7db665bd">OFFSET_WIDTH_</a> = 5,</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8">  346</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8">OFFSET_MASK_</a> = (((1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a6b2b975b05489fd426d6b42c7db665bd">OFFSET_WIDTH_</a>) - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">OFFSET_SHIFT_</a>),</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1">  348</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1">OFFSET_MEM_VIOL</a> = 8,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aade4b2d35004cf3fba49c49f87567b84">  350</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aade4b2d35004cf3fba49c49f87567b84">OFFSET_SRC_SHARED_BASE</a> = 16,</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21af48e4aeba8025af5235198e6108edc7d">  351</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21af48e4aeba8025af5235198e6108edc7d">OFFSET_SRC_PRIVATE_BASE</a> = 0</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;};</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71d">  354</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71d">WidthMinusOne</a> : <span class="keywordtype">unsigned</span> { <span class="comment">// WidthMinusOne, (5) [15:11]</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daa1dc727bfa65c79a195d79422abdf508">  355</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daa1dc727bfa65c79a195d79422abdf508">WIDTH_M1_DEFAULT_</a> = 31,</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">  356</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">WIDTH_M1_SHIFT_</a> = 11,</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daee2641483988f15ad2b4bc878252fab6">  357</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daee2641483988f15ad2b4bc878252fab6">WIDTH_M1_WIDTH_</a> = 5,</div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f">  358</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f">WIDTH_M1_MASK_</a> = (((1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daee2641483988f15ad2b4bc878252fab6">WIDTH_M1_WIDTH_</a>) - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">WIDTH_M1_SHIFT_</a>),</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da3a1d42555a60b5df873a5074468305b2">  360</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da3a1d42555a60b5df873a5074468305b2">WIDTH_M1_SRC_SHARED_BASE</a> = 15,</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da2253393138dd496258f72f463c2bb5e8">  361</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da2253393138dd496258f72f463c2bb5e8">WIDTH_M1_SRC_PRIVATE_BASE</a> = 15</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;};</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">// Some values from WidthMinusOne mapped into Width domain.</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">  365</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce">  366</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce">WIDTH_DEFAULT_</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daa1dc727bfa65c79a195d79422abdf508">WIDTH_M1_DEFAULT_</a> + 1,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;};</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;} <span class="comment">// namespace Hwreg</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html">  371</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="R600InstrInfo_8cpp.html#ae52a3b9fa509347aed3a1703890d9a4b">Swizzle</a> { <span class="comment">// Encoding of swizzle macro used in ds_swizzle_b32.</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2">  373</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2">Id</a> : <span class="keywordtype">unsigned</span> { <span class="comment">// id of symbolic names</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2adbc8019a078b4a0407e5094281305a62">  374</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2adbc8019a078b4a0407e5094281305a62">ID_QUAD_PERM</a> = 0,</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2aa82ee48b2dffe6feea7c981b40e82c0a">  375</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2aa82ee48b2dffe6feea7c981b40e82c0a">ID_BITMASK_PERM</a>,</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a0c72d4f818886442d3002d7c19e80785">  376</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a0c72d4f818886442d3002d7c19e80785">ID_SWAP</a>,</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a5b31fa892b7889649899a01b58c02bfd">  377</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a5b31fa892b7889649899a01b58c02bfd">ID_REVERSE</a>,</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a45963ea85feec95c4749f3e29ad4203c">  378</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a45963ea85feec95c4749f3e29ad4203c">ID_BROADCAST</a></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;};</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83">  381</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83">EncBits</a> : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="comment">// swizzle mode encodings</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ac0315a1c23874571d99e8afc42f6f1a6">  385</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ac0315a1c23874571d99e8afc42f6f1a6">QUAD_PERM_ENC</a>         = 0x8000,</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a4ced925fd9bf7ea112827aea440e168c">  386</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a4ced925fd9bf7ea112827aea440e168c">QUAD_PERM_ENC_MASK</a>    = 0xFF00,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab1f81e4ef3adbe04a3a999886c6ecf21">  388</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab1f81e4ef3adbe04a3a999886c6ecf21">BITMASK_PERM_ENC</a>      = 0x0000,</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a3a840787e58917775b5021aafdc2046f">  389</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a3a840787e58917775b5021aafdc2046f">BITMASK_PERM_ENC_MASK</a> = 0x8000,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="comment">// QUAD_PERM encodings</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27">  393</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27">LANE_MASK</a>             = 0x3,</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ad71af14870448db33fbb43c2e1e50672">  394</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ad71af14870448db33fbb43c2e1e50672">LANE_MAX</a>              = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27">LANE_MASK</a>,</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf3ca28a336368c8e2e89d5f996b8d66">  395</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf3ca28a336368c8e2e89d5f996b8d66">LANE_SHIFT</a>            = 2,</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf0725b2c90fcca9a43a6d391381232d">  396</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf0725b2c90fcca9a43a6d391381232d">LANE_NUM</a>              = 4,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="comment">// BITMASK_PERM encodings</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">  400</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">BITMASK_MASK</a>          = 0x1F,</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2">  401</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2">BITMASK_MAX</a>           = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">BITMASK_MASK</a>,</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ae94fe537b6f11c57e17e7b82bf923846">  402</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ae94fe537b6f11c57e17e7b82bf923846">BITMASK_WIDTH</a>         = 5,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83aede0787cb665bb8b15b876f4746947cd">  404</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83aede0787cb665bb8b15b876f4746947cd">BITMASK_AND_SHIFT</a>     = 0,</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a204d8769ddd5fd44322d6438969d9a8d">  405</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a204d8769ddd5fd44322d6438969d9a8d">BITMASK_OR_SHIFT</a>      = 5,</div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83af237a8a32526c4f1cc633192ad28aad8">  406</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83af237a8a32526c4f1cc633192ad28aad8">BITMASK_XOR_SHIFT</a>     = 10</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;};</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;} <span class="comment">// namespace Swizzle</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html">  411</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3cb08b10c27a453c57a2708e83859b47">SDWA</a> {</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0a">  413</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0a">SdwaSel</a> : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aac0ba270133e0411b25c5e9f0a60db124">  414</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aac0ba270133e0411b25c5e9f0a60db124">BYTE_0</a> = 0,</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aabc18aa07471905caf14b86b02d05d867">  415</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aabc18aa07471905caf14b86b02d05d867">BYTE_1</a> = 1,</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa90653661c47f66711e6360a8972032fd">  416</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa90653661c47f66711e6360a8972032fd">BYTE_2</a> = 2,</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa4516f5e8a7d4dabec1b8130b105e1414">  417</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa4516f5e8a7d4dabec1b8130b105e1414">BYTE_3</a> = 3,</div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">  418</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">WORD_0</a> = 4,</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">  419</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">WORD_1</a> = 5,</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaddbc3f8d705f646af626fd73cdf3618b">  420</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaddbc3f8d705f646af626fd73cdf3618b">DWORD</a> = 6,</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;};</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6">  423</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6">DstUnused</a> : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6aa32d1badbd5e9ff382591dfe33772591">  424</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6aa32d1badbd5e9ff382591dfe33772591">UNUSED_PAD</a> = 0,</div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6ac242f41ca07c86e2cba62a617b640b66">  425</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6ac242f41ca07c86e2cba62a617b640b66">UNUSED_SEXT</a> = 1,</div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">  426</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">UNUSED_PRESERVE</a> = 2,</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;};</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5">  429</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5">SDWA9EncValues</a> : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7cdc0d1831641a3e2a71dfde8d4926c8">  430</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7cdc0d1831641a3e2a71dfde8d4926c8">SRC_SGPR_MASK</a> = 0x100,</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a8e175d1e9b7d8ca70701afa131ca71f8">  431</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a8e175d1e9b7d8ca70701afa131ca71f8">SRC_VGPR_MASK</a> = 0xFF,</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6">  432</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6">VOPC_DST_VCC_MASK</a> = 0x80,</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5">  433</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5">VOPC_DST_SGPR_MASK</a> = 0x7F,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc">  435</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc">SRC_VGPR_MIN</a> = 0,</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66">  436</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66">SRC_VGPR_MAX</a> = 255,</div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">  437</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">SRC_SGPR_MIN</a> = 256,</div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8">  438</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8">SRC_SGPR_MAX_SI</a> = 357,</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e">  439</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e">SRC_SGPR_MAX_GFX10</a> = 361,</div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be">  440</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be">SRC_TTMP_MIN</a> = 364,</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178">  441</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178">SRC_TTMP_MAX</a> = 379,</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;};</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;} <span class="comment">// namespace SDWA</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html">  446</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976">DPP</a> {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08">  448</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08">DppCtrl</a> : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af5b48aa11d36e4d173d82e645b804525">  449</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af5b48aa11d36e4d173d82e645b804525">QUAD_PERM_FIRST</a>   = 0,</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a18d159624c8e4526316dcf4b34243a88">  450</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a18d159624c8e4526316dcf4b34243a88">QUAD_PERM_ID</a>      = 0xE4, <span class="comment">// identity permutation</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a52db1e058f20f51d26ebb9624c52b240">  451</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a52db1e058f20f51d26ebb9624c52b240">QUAD_PERM_LAST</a>    = 0xFF,</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a01e5da7e6376e18c3d69a3c01817ed88">  452</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a01e5da7e6376e18c3d69a3c01817ed88">DPP_UNUSED1</a>       = 0x100,</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8455c27cf732f14fba7f304f67b1af16">  453</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8455c27cf732f14fba7f304f67b1af16">ROW_SHL0</a>          = 0x100,</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa0a9df192d678c0644b5c20d4a233f24">  454</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa0a9df192d678c0644b5c20d4a233f24">ROW_SHL_FIRST</a>     = 0x101,</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6d004b84dbcce828942fabd5c60507d8">  455</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6d004b84dbcce828942fabd5c60507d8">ROW_SHL_LAST</a>      = 0x10F,</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aea015d153c806aa1a5c75338d55017b5">  456</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aea015d153c806aa1a5c75338d55017b5">DPP_UNUSED2</a>       = 0x110,</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd209d91926fdad77e731e4e6c0eb39b">  457</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd209d91926fdad77e731e4e6c0eb39b">ROW_SHR0</a>          = 0x110,</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a121b7c6d9f56fbb503056805b749e883">  458</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a121b7c6d9f56fbb503056805b749e883">ROW_SHR_FIRST</a>     = 0x111,</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa2621413a00a0fa1a667feb51cdfc333">  459</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa2621413a00a0fa1a667feb51cdfc333">ROW_SHR_LAST</a>      = 0x11F,</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8f197cdbb473b5d83dfa9024cb2d4e1b">  460</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8f197cdbb473b5d83dfa9024cb2d4e1b">DPP_UNUSED3</a>       = 0x120,</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6a76159d546c808a0450aebeab7b5f37">  461</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6a76159d546c808a0450aebeab7b5f37">ROW_ROR0</a>          = 0x120,</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9e08c85c7d6f60d087e8455a4577bd69">  462</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9e08c85c7d6f60d087e8455a4577bd69">ROW_ROR_FIRST</a>     = 0x121,</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa4ec018c5346887664d316f13c690611">  463</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa4ec018c5346887664d316f13c690611">ROW_ROR_LAST</a>      = 0x12F,</div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30">  464</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30">WAVE_SHL1</a>         = 0x130,</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa109aa58f369471dd6f77dd44809a21f">  465</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa109aa58f369471dd6f77dd44809a21f">DPP_UNUSED4_FIRST</a> = 0x131,</div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a22fbd464cb18592187bbe332ce44abc9">  466</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a22fbd464cb18592187bbe332ce44abc9">DPP_UNUSED4_LAST</a>  = 0x133,</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a4461ff64de7ad86800306bfc3c8769e8">  467</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a4461ff64de7ad86800306bfc3c8769e8">WAVE_ROL1</a>         = 0x134,</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab118342ef68df0708e1c6c1a9822e11f">  468</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab118342ef68df0708e1c6c1a9822e11f">DPP_UNUSED5_FIRST</a> = 0x135,</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd69a50c5cc7f76e5361087c82338cca">  469</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd69a50c5cc7f76e5361087c82338cca">DPP_UNUSED5_LAST</a>  = 0x137,</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa27c2292be22c82ea2f2497c76d99118">  470</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa27c2292be22c82ea2f2497c76d99118">WAVE_SHR1</a>         = 0x138,</div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0946b16bcd77f9e3d92cc2b1f6ce7fca">  471</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0946b16bcd77f9e3d92cc2b1f6ce7fca">DPP_UNUSED6_FIRST</a> = 0x139,</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08adfdacd1625ea09362131dda6be04997b">  472</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08adfdacd1625ea09362131dda6be04997b">DPP_UNUSED6_LAST</a>  = 0x13B,</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e">  473</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e">WAVE_ROR1</a>         = 0x13C,</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab8caa6d2ed1f1e46f7de55d0d437a3c3">  474</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab8caa6d2ed1f1e46f7de55d0d437a3c3">DPP_UNUSED7_FIRST</a> = 0x13D,</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af24eb5ee59a5e5bf84df58dcf64c92c0">  475</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af24eb5ee59a5e5bf84df58dcf64c92c0">DPP_UNUSED7_LAST</a>  = 0x13F,</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6e43e3dca210502505e9966c05ef55d5">  476</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6e43e3dca210502505e9966c05ef55d5">ROW_MIRROR</a>        = 0x140,</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9077097914bb8e7879a908764fe0f37d">  477</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9077097914bb8e7879a908764fe0f37d">ROW_HALF_MIRROR</a>   = 0x141,</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e">  478</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e">BCAST15</a>           = 0x142,</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788">  479</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788">BCAST31</a>           = 0x143,</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a31b0c3c70775b8b23f65b9d769606e78">  480</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a31b0c3c70775b8b23f65b9d769606e78">DPP_UNUSED8_FIRST</a> = 0x144,</div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a24b903655c85bb90074e7d4c20ad665b">  481</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a24b903655c85bb90074e7d4c20ad665b">DPP_UNUSED8_LAST</a>  = 0x14F,</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904">  482</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904">ROW_SHARE_FIRST</a>   = 0x150,</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa5784dd41d677a97d692a6ff9dce9864">  483</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa5784dd41d677a97d692a6ff9dce9864">ROW_SHARE_LAST</a>    = 0x15F,</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a175c7c2cfb13bbb127dbbfe8ab44e6fe">  484</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a175c7c2cfb13bbb127dbbfe8ab44e6fe">ROW_XMASK_FIRST</a>   = 0x160,</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9">  485</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9">ROW_XMASK_LAST</a>    = 0x16F,</div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a229a44fa66049a4fe6b24c7bfdcd986e">  486</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a229a44fa66049a4fe6b24c7bfdcd986e">DPP_LAST</a>          = <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9">ROW_XMASK_LAST</a></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;};</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059">  489</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059">DppFiMode</a> {</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059aea6c49b9f1e3f242a5bc3a69a00215b2">  490</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059aea6c49b9f1e3f242a5bc3a69a00215b2">DPP_FI_0</a>  = 0,</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059acb1490082afd25589521c543fec236b7">  491</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059acb1490082afd25589521c543fec236b7">DPP_FI_1</a>  = 1,</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1">  492</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1">DPP8_FI_0</a> = 0xE9,</div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">  493</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">DPP8_FI_1</a> = 0xEA,</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;};</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;} <span class="comment">// namespace DPP</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;} <span class="comment">// namespace AMDGPU</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a012bdf650a16835d8562bc8c980defaf">  499</a></span>&#160;<span class="preprocessor">#define R_00B028_SPI_SHADER_PGM_RSRC1_PS                                0x00B028</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#afd66251acdc44a0c8343eb28638e05f2">  500</a></span>&#160;<span class="preprocessor">#define R_00B02C_SPI_SHADER_PGM_RSRC2_PS                                0x00B02C</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae8b4887bf7e1d98571421a9d8360b7f5">  501</a></span>&#160;<span class="preprocessor">#define   S_00B02C_EXTRA_LDS_SIZE(x)                                  (((x) &amp; 0xFF) &lt;&lt; 8)</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a89081ddc302bcaca7808bf8f6dc38533">  502</a></span>&#160;<span class="preprocessor">#define R_00B128_SPI_SHADER_PGM_RSRC1_VS                                0x00B128</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac05041a93ac4ed20e1d435b7a264ce15">  503</a></span>&#160;<span class="preprocessor">#define R_00B228_SPI_SHADER_PGM_RSRC1_GS                                0x00B228</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a6b1237a52931b2f63826162246f8489c">  504</a></span>&#160;<span class="preprocessor">#define R_00B328_SPI_SHADER_PGM_RSRC1_ES                                0x00B328</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a65ca33976194be6649f08d4668849167">  505</a></span>&#160;<span class="preprocessor">#define R_00B428_SPI_SHADER_PGM_RSRC1_HS                                0x00B428</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a737e61c2b907b39e7c3589698e07d836">  506</a></span>&#160;<span class="preprocessor">#define R_00B528_SPI_SHADER_PGM_RSRC1_LS                                0x00B528</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define R_00B848_COMPUTE_PGM_RSRC1                                      0x00B848</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a8468bf12ba60364d28de0b04529ba50e">  508</a></span>&#160;<span class="preprocessor">#define   S_00B028_VGPRS(x)                                           (((x) &amp; 0x3F) &lt;&lt; 0)</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a725ea575e9923d18bd1a6cf78b9fcd7b">  509</a></span>&#160;<span class="preprocessor">#define   S_00B028_SGPRS(x)                                           (((x) &amp; 0x0F) &lt;&lt; 6)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#af20c65c7bc7ddd3cef682075f101df7c">  511</a></span>&#160;<span class="preprocessor">#define R_00B84C_COMPUTE_PGM_RSRC2                                      0x00B84C</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a1abe85587cc7e94fabf1d8d348f873cc">  512</a></span>&#160;<span class="preprocessor">#define   S_00B84C_SCRATCH_EN(x)                                      (((x) &amp; 0x1) &lt;&lt; 0)</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ace48fdfe0b765336dc8d559e87f70d0b">  513</a></span>&#160;<span class="preprocessor">#define   G_00B84C_SCRATCH_EN(x)                                      (((x) &gt;&gt; 0) &amp; 0x1)</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a3cde9a6d53b5d54a067abcd45b75ffe1">  514</a></span>&#160;<span class="preprocessor">#define   C_00B84C_SCRATCH_EN                                         0xFFFFFFFE</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a9850b7225811ed88fce361146fb3f1bc">  515</a></span>&#160;<span class="preprocessor">#define   S_00B84C_USER_SGPR(x)                                       (((x) &amp; 0x1F) &lt;&lt; 1)</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#acba28a403ab11973c99fdcdc20038447">  516</a></span>&#160;<span class="preprocessor">#define   G_00B84C_USER_SGPR(x)                                       (((x) &gt;&gt; 1) &amp; 0x1F)</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae884161de22f2e19bd9392cb7c8115d7">  517</a></span>&#160;<span class="preprocessor">#define   C_00B84C_USER_SGPR                                          0xFFFFFFC1</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a9e98ce60ac6e6bfe7cefb284cfe69777">  518</a></span>&#160;<span class="preprocessor">#define   S_00B84C_TRAP_HANDLER(x)                                    (((x) &amp; 0x1) &lt;&lt; 6)</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a6dc896a798fd6205e148572e95992f97">  519</a></span>&#160;<span class="preprocessor">#define   G_00B84C_TRAP_HANDLER(x)                                    (((x) &gt;&gt; 6) &amp; 0x1)</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a7bd80dca60d7b5d03e31e39dc50ab048">  520</a></span>&#160;<span class="preprocessor">#define   C_00B84C_TRAP_HANDLER                                       0xFFFFFFBF</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a6cdd30a73244b929b291741ca7418f3a">  521</a></span>&#160;<span class="preprocessor">#define   S_00B84C_TGID_X_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 7)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a6a8f93f513dd3fee9df4bc97242b7228">  522</a></span>&#160;<span class="preprocessor">#define   G_00B84C_TGID_X_EN(x)                                       (((x) &gt;&gt; 7) &amp; 0x1)</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a44f2f349957a951f783db0f8816a23c6">  523</a></span>&#160;<span class="preprocessor">#define   C_00B84C_TGID_X_EN                                          0xFFFFFF7F</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aad4aa25ffce1f6b2f3ab0687a278a2ca">  524</a></span>&#160;<span class="preprocessor">#define   S_00B84C_TGID_Y_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 8)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a74f1898d303a8ba27fd75883eb474663">  525</a></span>&#160;<span class="preprocessor">#define   G_00B84C_TGID_Y_EN(x)                                       (((x) &gt;&gt; 8) &amp; 0x1)</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a269b92b9da79f3049d7e7f351b6cef24">  526</a></span>&#160;<span class="preprocessor">#define   C_00B84C_TGID_Y_EN                                          0xFFFFFEFF</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a1b3aecf9ee6c197d3f55f628513fd6cc">  527</a></span>&#160;<span class="preprocessor">#define   S_00B84C_TGID_Z_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 9)</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aa99b5c08eb96a35f440774bf1fd747da">  528</a></span>&#160;<span class="preprocessor">#define   G_00B84C_TGID_Z_EN(x)                                       (((x) &gt;&gt; 9) &amp; 0x1)</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac309573494aed2715733ea66ef485fe4">  529</a></span>&#160;<span class="preprocessor">#define   C_00B84C_TGID_Z_EN                                          0xFFFFFDFF</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a7f899f3398694cba8a77c2fa9a2eec23">  530</a></span>&#160;<span class="preprocessor">#define   S_00B84C_TG_SIZE_EN(x)                                      (((x) &amp; 0x1) &lt;&lt; 10)</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a1eb5b867d44529e3b956bcc4aa79a339">  531</a></span>&#160;<span class="preprocessor">#define   G_00B84C_TG_SIZE_EN(x)                                      (((x) &gt;&gt; 10) &amp; 0x1)</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a1f0fcd097e09eef0df8e97bbcfbd6899">  532</a></span>&#160;<span class="preprocessor">#define   C_00B84C_TG_SIZE_EN                                         0xFFFFFBFF</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a839fb95cbee310bf346610f8798a8d0e">  533</a></span>&#160;<span class="preprocessor">#define   S_00B84C_TIDIG_COMP_CNT(x)                                  (((x) &amp; 0x03) &lt;&lt; 11)</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a422b15d3ca5262119db374825c3a853f">  534</a></span>&#160;<span class="preprocessor">#define   G_00B84C_TIDIG_COMP_CNT(x)                                  (((x) &gt;&gt; 11) &amp; 0x03)</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae2f32913d868953af6b4485cd5e396d1">  535</a></span>&#160;<span class="preprocessor">#define   C_00B84C_TIDIG_COMP_CNT                                     0xFFFFE7FF</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/* CIK */</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aca087bdb87f73f738c447ddb35113750">  537</a></span>&#160;<span class="preprocessor">#define   S_00B84C_EXCP_EN_MSB(x)                                     (((x) &amp; 0x03) &lt;&lt; 13)</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a841e556052c21a0bc783517051fc585b">  538</a></span>&#160;<span class="preprocessor">#define   G_00B84C_EXCP_EN_MSB(x)                                     (((x) &gt;&gt; 13) &amp; 0x03)</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac0a1d48db1ad847e2ba3c483b3c3e905">  539</a></span>&#160;<span class="preprocessor">#define   C_00B84C_EXCP_EN_MSB                                        0xFFFF9FFF</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/*     */</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a94057ab16d8ffe2cc375c043d2f8ac71">  541</a></span>&#160;<span class="preprocessor">#define   S_00B84C_LDS_SIZE(x)                                        (((x) &amp; 0x1FF) &lt;&lt; 15)</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a3ea0fe17cc05bd6c27be79322ad4deff">  542</a></span>&#160;<span class="preprocessor">#define   G_00B84C_LDS_SIZE(x)                                        (((x) &gt;&gt; 15) &amp; 0x1FF)</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a32fabf7615f75d979ea1bee0d4c85e7a">  543</a></span>&#160;<span class="preprocessor">#define   C_00B84C_LDS_SIZE                                           0xFF007FFF</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a08dabd310008611a3b7bdfc25e2f0024">  544</a></span>&#160;<span class="preprocessor">#define   S_00B84C_EXCP_EN(x)                                         (((x) &amp; 0x7F) &lt;&lt; 24)</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a45f206a1229a744d600f08fb77ef05c2">  545</a></span>&#160;<span class="preprocessor">#define   G_00B84C_EXCP_EN(x)                                         (((x) &gt;&gt; 24) &amp; 0x7F)</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a0944edf8d7a3da0e3591b53fadf92268">  546</a></span>&#160;<span class="preprocessor">#define   C_00B84C_EXCP_EN</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a748c631046b4a468f479a1497d4912e4">  548</a></span>&#160;<span class="preprocessor">#define R_0286CC_SPI_PS_INPUT_ENA                                       0x0286CC</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a43fb4af985569eadc1c03ed3321436df">  549</a></span>&#160;<span class="preprocessor">#define R_0286D0_SPI_PS_INPUT_ADDR                                      0x0286D0</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a916e0f17fc9b4d7f2a335de9c6f0d826">  551</a></span>&#160;<span class="preprocessor">#define R_00B848_COMPUTE_PGM_RSRC1                                      0x00B848</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ad7f50614a5a33e62293862759e14a368">  552</a></span>&#160;<span class="preprocessor">#define   S_00B848_VGPRS(x)                                           (((x) &amp; 0x3F) &lt;&lt; 0)</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a639b4a0a985da42562eae8e80f2adb1d">  553</a></span>&#160;<span class="preprocessor">#define   G_00B848_VGPRS(x)                                           (((x) &gt;&gt; 0) &amp; 0x3F)</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a254235a09f4253279537b59877ed0bd7">  554</a></span>&#160;<span class="preprocessor">#define   C_00B848_VGPRS                                              0xFFFFFFC0</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac7592ab3ca9805921e6b38b1516ad451">  555</a></span>&#160;<span class="preprocessor">#define   S_00B848_SGPRS(x)                                           (((x) &amp; 0x0F) &lt;&lt; 6)</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae244801597caeb187c8e76f8c39dffc2">  556</a></span>&#160;<span class="preprocessor">#define   G_00B848_SGPRS(x)                                           (((x) &gt;&gt; 6) &amp; 0x0F)</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#adce76a84de7f5297232dc0f8b8052114">  557</a></span>&#160;<span class="preprocessor">#define   C_00B848_SGPRS                                              0xFFFFFC3F</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#add53b53cdd8870abfaeb28b29e397d13">  558</a></span>&#160;<span class="preprocessor">#define   S_00B848_PRIORITY(x)                                        (((x) &amp; 0x03) &lt;&lt; 10)</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#afa40699a967a315095a2d9aea9e2f9ff">  559</a></span>&#160;<span class="preprocessor">#define   G_00B848_PRIORITY(x)                                        (((x) &gt;&gt; 10) &amp; 0x03)</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a29d4240ecc080babfd2fbf2689b26dbf">  560</a></span>&#160;<span class="preprocessor">#define   C_00B848_PRIORITY                                           0xFFFFF3FF</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#af5f71d8ec86ce3be8722a15c2d5d9f93">  561</a></span>&#160;<span class="preprocessor">#define   S_00B848_FLOAT_MODE(x)                                      (((x) &amp; 0xFF) &lt;&lt; 12)</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a962e755b4fb717fac51cf6ae4c52b7c0">  562</a></span>&#160;<span class="preprocessor">#define   G_00B848_FLOAT_MODE(x)                                      (((x) &gt;&gt; 12) &amp; 0xFF)</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aaa7f8ea7b9ed247d4b2292684ce40d63">  563</a></span>&#160;<span class="preprocessor">#define   C_00B848_FLOAT_MODE                                         0xFFF00FFF</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a7f2ac7de878c5b5a76540ef9720a6984">  564</a></span>&#160;<span class="preprocessor">#define   S_00B848_PRIV(x)                                            (((x) &amp; 0x1) &lt;&lt; 20)</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a749dce8537b8c54c2c062231ec15d3e7">  565</a></span>&#160;<span class="preprocessor">#define   G_00B848_PRIV(x)                                            (((x) &gt;&gt; 20) &amp; 0x1)</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a4f315ce7400db01d1c26964d6f98adb5">  566</a></span>&#160;<span class="preprocessor">#define   C_00B848_PRIV                                               0xFFEFFFFF</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#acbb30ea10770fc01c162625968e545bd">  567</a></span>&#160;<span class="preprocessor">#define   S_00B848_DX10_CLAMP(x)                                      (((x) &amp; 0x1) &lt;&lt; 21)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a69061dba082295bcb1266f58e1b9134c">  568</a></span>&#160;<span class="preprocessor">#define   G_00B848_DX10_CLAMP(x)                                      (((x) &gt;&gt; 21) &amp; 0x1)</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a8cae0042cee306623bae4a03f2c0f2ab">  569</a></span>&#160;<span class="preprocessor">#define   C_00B848_DX10_CLAMP                                         0xFFDFFFFF</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a753e18af437042ff34b2f182be50a838">  570</a></span>&#160;<span class="preprocessor">#define   S_00B848_DEBUG_MODE(x)                                      (((x) &amp; 0x1) &lt;&lt; 22)</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a61450f1b6e6a25fb6d8e5f0c2dbd8402">  571</a></span>&#160;<span class="preprocessor">#define   G_00B848_DEBUG_MODE(x)                                      (((x) &gt;&gt; 22) &amp; 0x1)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae646bdae3d112fbdfc2d7b35fc9d5aaa">  572</a></span>&#160;<span class="preprocessor">#define   C_00B848_DEBUG_MODE                                         0xFFBFFFFF</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae2684a5724ae2c9738411ef51dec8373">  573</a></span>&#160;<span class="preprocessor">#define   S_00B848_IEEE_MODE(x)                                       (((x) &amp; 0x1) &lt;&lt; 23)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a423ca74d9a483dd6548623712d8bb0bb">  574</a></span>&#160;<span class="preprocessor">#define   G_00B848_IEEE_MODE(x)                                       (((x) &gt;&gt; 23) &amp; 0x1)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a16adc976c805da7084114cccff3b3bd3">  575</a></span>&#160;<span class="preprocessor">#define   C_00B848_IEEE_MODE                                          0xFF7FFFFF</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac3678dc8908060a15fa8b872ec67cf09">  576</a></span>&#160;<span class="preprocessor">#define   S_00B848_WGP_MODE(x)                                        (((x) &amp; 0x1) &lt;&lt; 29)</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#abb34f354922eea8a73e0acebaf29a336">  577</a></span>&#160;<span class="preprocessor">#define   G_00B848_WGP_MODE(x)                                        (((x) &gt;&gt; 29) &amp; 0x1)</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ab226bd0f8e0ebc20a42feb277edd25c5">  578</a></span>&#160;<span class="preprocessor">#define   C_00B848_WGP_MODE                                           0xDFFFFFFF</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a4ab7b070d55d46145ded8ccdd0cd5db5">  579</a></span>&#160;<span class="preprocessor">#define   S_00B848_MEM_ORDERED(x)                                     (((x) &amp; 0x1) &lt;&lt; 30)</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a2af86f0cd01fc93df0a92ecc884e3186">  580</a></span>&#160;<span class="preprocessor">#define   G_00B848_MEM_ORDERED(x)                                     (((x) &gt;&gt; 30) &amp; 0x1)</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a6ac8a8ac6bf99393871c1cad98bb2e38">  581</a></span>&#160;<span class="preprocessor">#define   C_00B848_MEM_ORDERED                                        0xBFFFFFFF</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae86714b37205c257c3ace126490c5bd5">  582</a></span>&#160;<span class="preprocessor">#define   S_00B848_FWD_PROGRESS(x)                                    (((x) &amp; 0x1) &lt;&lt; 31)</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a20f35035ff86b48d108811731b5e4237">  583</a></span>&#160;<span class="preprocessor">#define   G_00B848_FWD_PROGRESS(x)                                    (((x) &gt;&gt; 31) &amp; 0x1)</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aa1d7273d74674bd3514d835176daaa3c">  584</a></span>&#160;<span class="preprocessor">#define   C_00B848_FWD_PROGRESS                                       0x7FFFFFFF</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">// Helpers for setting FLOAT_MODE</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a41f16ecef0a587cf75f9be3cce955f46">  588</a></span>&#160;<span class="preprocessor">#define FP_ROUND_ROUND_TO_NEAREST 0</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a3de6b9fc40f27b2963ef551d5e2c0387">  589</a></span>&#160;<span class="preprocessor">#define FP_ROUND_ROUND_TO_INF 1</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ab9143452ed7db1816eba0c236666b84d">  590</a></span>&#160;<span class="preprocessor">#define FP_ROUND_ROUND_TO_NEGINF 2</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a4acbc6661acdb47237bd5ed7c9b73f3d">  591</a></span>&#160;<span class="preprocessor">#define FP_ROUND_ROUND_TO_ZERO 3</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// Bits 3:0 control rounding mode. 1:0 control single precision, 3:2 double</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">// precision.</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ab2540e38704d045cf06013357f399711">  595</a></span>&#160;<span class="preprocessor">#define FP_ROUND_MODE_SP(x) ((x) &amp; 0x3)</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a3bf6098fe268447f483c33ef54b0bd27">  596</a></span>&#160;<span class="preprocessor">#define FP_ROUND_MODE_DP(x) (((x) &amp; 0x3) &lt;&lt; 2)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">  598</a></span>&#160;<span class="preprocessor">#define FP_DENORM_FLUSH_IN_FLUSH_OUT 0</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a0fac6d4c330d9dff100bc9b62ba9f2a5">  599</a></span>&#160;<span class="preprocessor">#define FP_DENORM_FLUSH_OUT 1</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ab15f612878863c5bd138b803fa1c1419">  600</a></span>&#160;<span class="preprocessor">#define FP_DENORM_FLUSH_IN 2</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">  601</a></span>&#160;<span class="preprocessor">#define FP_DENORM_FLUSH_NONE 3</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">// Bits 7:4 control denormal handling. 5:4 control single precision, 6:7 double</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">// precision.</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#abdeb0fbbc08c1eb71ea382a104c5d437">  606</a></span>&#160;<span class="preprocessor">#define FP_DENORM_MODE_SP(x) (((x) &amp; 0x3) &lt;&lt; 4)</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a8f0f781c479f4ea4c41fc60f1a425f66">  607</a></span>&#160;<span class="preprocessor">#define FP_DENORM_MODE_DP(x) (((x) &amp; 0x3) &lt;&lt; 6)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a6157043a0b7e3dd617d32187a0d492a5">  609</a></span>&#160;<span class="preprocessor">#define R_00B860_COMPUTE_TMPRING_SIZE                                   0x00B860</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a55573f1fe8ee625c368e9701cf4707e6">  610</a></span>&#160;<span class="preprocessor">#define   S_00B860_WAVESIZE(x)                                        (((x) &amp; 0x1FFF) &lt;&lt; 12)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a1547221f14b754ba72ef4a6e1d41df5b">  612</a></span>&#160;<span class="preprocessor">#define R_0286E8_SPI_TMPRING_SIZE                                       0x0286E8</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a0fcb0c23c329a517d275a126f6ffc676">  613</a></span>&#160;<span class="preprocessor">#define   S_0286E8_WAVESIZE(x)                                        (((x) &amp; 0x1FFF) &lt;&lt; 12)</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a5d97f06a0202702d3af184aeeb813fdb">  615</a></span>&#160;<span class="preprocessor">#define R_028B54_VGT_SHADER_STAGES_EN                                 0x028B54</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac38a4026e022475e079f4616141b9da0">  616</a></span>&#160;<span class="preprocessor">#define   S_028B54_HS_W32_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 21)</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a9ef8ad0ae1f031501a953979d1cd2687">  617</a></span>&#160;<span class="preprocessor">#define   S_028B54_GS_W32_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 22)</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ac1acc9f661e32db0086f878e7891eed1">  618</a></span>&#160;<span class="preprocessor">#define   S_028B54_VS_W32_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 23)</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a5810c980d1a0dfa21ab184449b7efba1">  619</a></span>&#160;<span class="preprocessor">#define R_0286D8_SPI_PS_IN_CONTROL                                    0x0286D8</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a21d3a0b8d58b342a8403b88178895950">  620</a></span>&#160;<span class="preprocessor">#define   S_0286D8_PS_W32_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 15)</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ae962d6cedd060b10e2cfb3d1c7c75a24">  621</a></span>&#160;<span class="preprocessor">#define R_00B800_COMPUTE_DISPATCH_INITIATOR                           0x00B800</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#a7f597874693d6d230dcd8c37d2a090ba">  622</a></span>&#160;<span class="preprocessor">#define   S_00B800_CS_W32_EN(x)                                       (((x) &amp; 0x1) &lt;&lt; 15)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#aad135fdb7d54438c54959bfd0a1eb1a8">  624</a></span>&#160;<span class="preprocessor">#define R_SPILLED_SGPRS         0x4</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="SIDefines_8h.html#ada39078b019d856e2a0453a57fe24bdf">  625</a></span>&#160;<span class="preprocessor">#define R_SPILLED_VGPRS         0x8</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;} <span class="comment">// End namespace llvm</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203fa3b095994a942145ccaaed4f175c7172a"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa3b095994a942145ccaaed4f175c7172a">llvm::SISrcMods::OP_SEL_0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00186">SIDefines.h:186</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f">llvm::AMDGPU::SendMsg::OP_SYS_FIRST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00298">SIDefines.h:298</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">llvm::AMDGPU::VGPRIndexMode::SRC0_ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00216">SIDefines.h:216</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2">llvm::AMDGPU::Swizzle::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00373">SIDefines.h:373</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce">llvm::AMDGPU::Hwreg::WIDTH_DEFAULT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00366">SIDefines.h:366</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">llvm::AMDGPU::OPERAND_KIMM16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00174">SIDefines.h:174</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a9077097914bb8e7879a908764fe0f37d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9077097914bb8e7879a908764fe0f37d">llvm::AMDGPU::DPP::ROW_HALF_MIRROR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00477">SIDefines.h:477</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">llvm::AMDGPU::OPERAND_REG_INLINE_C_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00158">SIDefines.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aa39b4c604ae3c3c92137e9edbc4f4a149"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa39b4c604ae3c3c92137e9edbc4f4a149">llvm::AMDGPU::VGPRIndexMode::ID_DST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00208">SIDefines.h:208</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994adad0f2be60062a72d37634705e8aed51"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994adad0f2be60062a72d37634705e8aed51">llvm::SIInstrFlags::SOPC</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00027">SIDefines.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2a5b31fa892b7889649899a01b58c02bfd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a5b31fa892b7889649899a01b58c02bfd">llvm::AMDGPU::Swizzle::ID_REVERSE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00377">SIDefines.h:377</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa2621413a00a0fa1a667feb51cdfc333"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa2621413a00a0fa1a667feb51cdfc333">llvm::AMDGPU::DPP::ROW_SHR_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00459">SIDefines.h:459</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a3751af73bf71f400d3df87c11cf5080a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a3751af73bf71f400d3df87c11cf5080a">llvm::AMDGPU::Hwreg::ID_LDS_ALLOC</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00323">SIDefines.h:323</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994adf3e0b276b086c14975adb3e2f00aa2c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994adf3e0b276b086c14975adb3e2f00aa2c">llvm::SIInstrFlags::D16Buf</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00090">SIDefines.h:90</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83acf0725b2c90fcca9a43a6d391381232d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf0725b2c90fcca9a43a6d391381232d">llvm::AMDGPU::Swizzle::LANE_NUM</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00396">SIDefines.h:396</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0a">llvm::AMDGPU::SDWA::SdwaSel</a></div><div class="ttdeci">SdwaSel</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00413">SIDefines.h:413</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71d">llvm::AMDGPU::Hwreg::WidthMinusOne</a></div><div class="ttdeci">WidthMinusOne</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00354">SIDefines.h:354</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aabc18aa07471905caf14b86b02d05d867"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aabc18aa07471905caf14b86b02d05d867">llvm::AMDGPU::SDWA::BYTE_1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00415">SIDefines.h:415</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">llvm::SIInstrFlags::DS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00051">SIDefines.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">llvm::AMDGPU::SendMsg::STREAM_ID_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00306">SIDefines.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00141">SIDefines.h:141</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a4ced925fd9bf7ea112827aea440e168c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a4ced925fd9bf7ea112827aea440e168c">llvm::AMDGPU::Swizzle::QUAD_PERM_ENC_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00386">SIDefines.h:386</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ad71af14870448db33fbb43c2e1e50672"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ad71af14870448db33fbb43c2e1e50672">llvm::AMDGPU::Swizzle::LANE_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00394">SIDefines.h:394</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a">llvm::AMDGPU::Hwreg::ID_XNACK_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00334">SIDefines.h:334</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2a45963ea85feec95c4749f3e29ad4203c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a45963ea85feec95c4749f3e29ad4203c">llvm::AMDGPU::Swizzle::ID_BROADCAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00378">SIDefines.h:378</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2adbc8019a078b4a0407e5094281305a62"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2adbc8019a078b4a0407e5094281305a62">llvm::AMDGPU::Swizzle::ID_QUAD_PERM</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00374">SIDefines.h:374</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a4b3bb80273571c42a8b35d5e952034c9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a4b3bb80273571c42a8b35d5e952034c9">llvm::SIInstrFlags::VOP3P</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00038">SIDefines.h:38</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6">llvm::AMDGPU::SendMsg::OP_UNKNOWN_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00279">SIDefines.h:279</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a2c817b1bc3c82db4a5a4da59d6c46166"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a2c817b1bc3c82db4a5a4da59d6c46166">llvm::AMDGPU::VGPRIndexMode::SRC1_ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00217">SIDefines.h:217</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788">llvm::AMDGPU::DPP::BCAST31</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00479">SIDefines.h:479</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba255aa2c1bc0f43a997d8bb4c70c69b60"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba255aa2c1bc0f43a997d8bb4c70c69b60">llvm::AMDGPU::SendMsg::ID_INTERRUPT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00265">SIDefines.h:265</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">llvm::AMDGPU::OPERAND_KIMM32</a></div><div class="ttdoc">Operand with 32-bit immediate that uses the constant bus. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00173">SIDefines.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fac3642a81e1e79c9359572b4c9bc9cb45"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fac3642a81e1e79c9359572b4c9bc9cb45">llvm::SIInstrFlags::P_INFINITY</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00120">SIDefines.h:120</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00138">SIDefines.h:138</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8">llvm::AMDGPU::Hwreg::OFFSET_MASK_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00346">SIDefines.h:346</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a3240de017ea18f8b8daf38bc4d927294"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3240de017ea18f8b8daf38bc4d927294">llvm::SIInstrFlags::SOPP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00029">SIDefines.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aab08c37eb0230d24d838f80a7702bd174"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aab08c37eb0230d24d838f80a7702bd174">llvm::AMDGPU::VGPRIndexMode::ID_SRC0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00205">SIDefines.h:205</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00356">SIDefines.h:356</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa27c2292be22c82ea2f2497c76d99118"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa27c2292be22c82ea2f2497c76d99118">llvm::AMDGPU::DPP::WAVE_SHR1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00470">SIDefines.h:470</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a6e7bf5dc7392f0c436832b8f4925edca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a6e7bf5dc7392f0c436832b8f4925edca">llvm::AMDGPU::VGPRIndexMode::ENABLE_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00220">SIDefines.h:220</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8">llvm::AMDGPU::SDWA::SRC_SGPR_MAX_SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00438">SIDefines.h:438</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00161">SIDefines.h:161</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08">llvm::AMDGPU::DPP::DppCtrl</a></div><div class="ttdeci">DppCtrl</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00448">SIDefines.h:448</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">llvm::AMDGPU::OPERAND_REG_INLINE_C_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00157">SIDefines.h:157</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aa3a427c2cfe11fb3c9c5ecf724d8fdfba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa3a427c2cfe11fb3c9c5ecf724d8fdfba">llvm::AMDGPU::VGPRIndexMode::ID_SRC1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00206">SIDefines.h:206</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71daee2641483988f15ad2b4bc878252fab6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daee2641483988f15ad2b4bc878252fab6">llvm::AMDGPU::Hwreg::WIDTH_M1_WIDTH_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aac0ba270133e0411b25c5e9f0a60db124"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aac0ba270133e0411b25c5e9f0a60db124">llvm::AMDGPU::SDWA::BYTE_0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00414">SIDefines.h:414</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aa7f78de6c8b0734050d847d1cb4c68298"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa7f78de6c8b0734050d847d1cb4c68298">llvm::AMDGPU::VGPRIndexMode::ID_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00211">SIDefines.h:211</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a3cb08b10c27a453c57a2708e83859b47"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3cb08b10c27a453c57a2708e83859b47">llvm::SIInstrFlags::SDWA</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00041">SIDefines.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203faa2e6fe69892c3b751a1f9cb4933ca368"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faa2e6fe69892c3b751a1f9cb4933ca368">llvm::SISrcMods::NEG_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00185">SIDefines.h:185</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_ae52a3b9fa509347aed3a1703890d9a4b"><div class="ttname"><a href="R600InstrInfo_8cpp.html#ae52a3b9fa509347aed3a1703890d9a4b">Swizzle</a></div><div class="ttdeci">static std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; Swizzle(std::vector&lt; std::pair&lt; int, unsigned &gt;&gt; Src, R600InstrInfo::BankSwizzle Swz)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00374">R600InstrInfo.cpp:374</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">llvm::AMDGPU::SDWA::UNUSED_PRESERVE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00426">SIDefines.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00134">SIDefines.h:134</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a40767b966aa194931bb6ce67e3649de7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a40767b966aa194931bb6ce67e3649de7">llvm::SIInstrFlags::VOPC</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00034">SIDefines.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08ab8caa6d2ed1f1e46f7de55d0d437a3c3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab8caa6d2ed1f1e46f7de55d0d437a3c3">llvm::AMDGPU::DPP::DPP_UNUSED7_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00474">SIDefines.h:474</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00131">SIDefines.h:131</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce">llvm::AMDGPU::SendMsg::STREAM_ID_MASK_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00308">SIDefines.h:308</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00128">SIDefines.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5">llvm::AMDGPU::SDWA::VOPC_DST_SGPR_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00433">SIDefines.h:433</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a22fbd464cb18592187bbe332ce44abc9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a22fbd464cb18592187bbe332ce44abc9">llvm::AMDGPU::DPP::DPP_UNUSED4_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00466">SIDefines.h:466</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa0a9df192d678c0644b5c20d4a233f24"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa0a9df192d678c0644b5c20d4a233f24">llvm::AMDGPU::DPP::ROW_SHL_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00454">SIDefines.h:454</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976">llvm::SIInstrFlags::DPP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00042">SIDefines.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201aeecf1ebc3472a38c08ce4a272a167dbf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201aeecf1ebc3472a38c08ce4a272a167dbf">llvm::AMDGPU::EncValues::TTMP_VI_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00244">SIDefines.h:244</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">llvm::AMDGPU::SendMsg::OP_GS_NOP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00286">SIDefines.h:286</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201ac23a62d1f4d66ed1c5b331c5cd22c1a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ac23a62d1f4d66ed1c5b331c5cd22c1a0">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00249">SIDefines.h:249</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a229a44fa66049a4fe6b24c7bfdcd986e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a229a44fa66049a4fe6b24c7bfdcd986e">llvm::AMDGPU::DPP::DPP_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00486">SIDefines.h:486</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa4ec018c5346887664d316f13c690611"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa4ec018c5346887664d316f13c690611">llvm::AMDGPU::DPP::ROW_ROR_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00463">SIDefines.h:463</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66">llvm::AMDGPU::SDWA::SRC_VGPR_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00436">SIDefines.h:436</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a1fb3a3c9d73c11f77861315b283e3fde"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a1fb3a3c9d73c11f77861315b283e3fde">llvm::SIInstrFlags::Gather4</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00064">SIDefines.h:64</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452">llvm::AMDGPU::SendMsg::STREAM_ID_LAST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00304">SIDefines.h:304</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a4c38c9a3b504ae3bd7c73875bf3c089f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4c38c9a3b504ae3bd7c73875bf3c089f">llvm::AMDGPU::Hwreg::ID_TBA_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00329">SIDefines.h:329</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">llvm::SIInstrFlags::MIMG</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00048">SIDefines.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203faf0e8126187c47c5b74a1bdc635158144"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf0e8126187c47c5b74a1bdc635158144">llvm::SISrcMods::OP_SEL_1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00187">SIDefines.h:187</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fae5d476f6be0ea2fa04d5dccbf605823a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fae5d476f6be0ea2fa04d5dccbf605823a">llvm::SIInstrFlags::P_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00117">SIDefines.h:117</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6ac242f41ca07c86e2cba62a617b640b66"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6ac242f41ca07c86e2cba62a617b640b66">llvm::AMDGPU::SDWA::UNUSED_SEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00425">SIDefines.h:425</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6aa32d1badbd5e9ff382591dfe33772591"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6aa32d1badbd5e9ff382591dfe33772591">llvm::AMDGPU::SDWA::UNUSED_PAD</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00424">SIDefines.h:424</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUAsmVariants_html_a2f19609fb40c75c9a33ff99398fcbb05aa64856c91898815a78f67a6cf84c646d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAsmVariants.html#a2f19609fb40c75c9a33ff99398fcbb05aa64856c91898815a78f67a6cf84c646d">llvm::AMDGPUAsmVariants::DEFAULT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00228">SIDefines.h:228</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">llvm::AMDGPU::SendMsg::ID_GS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00266">SIDefines.h:266</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a204d8769ddd5fd44322d6438969d9a8d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a204d8769ddd5fd44322d6438969d9a8d">llvm::AMDGPU::Swizzle::BITMASK_OR_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00405">SIDefines.h:405</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994ab20a2dd15666d86af4e1fdeb88b1be7c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ab20a2dd15666d86af4e1fdeb88b1be7c">llvm::SIInstrFlags::SALU</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00021">SIDefines.h:21</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00140">SIDefines.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21aade4b2d35004cf3fba49c49f87567b84"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aade4b2d35004cf3fba49c49f87567b84">llvm::AMDGPU::Hwreg::OFFSET_SRC_SHARED_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00350">SIDefines.h:350</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5">llvm::AMDGPU::SDWA::SDWA9EncValues</a></div><div class="ttdeci">SDWA9EncValues</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00429">SIDefines.h:429</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201ae6dfe8d3a4f3ca60a85412da8260ca45"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ae6dfe8d3a4f3ca60a85412da8260ca45">llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00245">SIDefines.h:245</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00149">SIDefines.h:149</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201ae87eb5c85a286658f237431faaac2302"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ae87eb5c85a286658f237431faaac2302">llvm::AMDGPU::EncValues::SGPR_MAX_GFX10</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00242">SIDefines.h:242</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a1f248cc663b917010c5d5ea2cff9445f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a1f248cc663b917010c5d5ea2cff9445f">llvm::SIInstrFlags::ClampLo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00080">SIDefines.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904">llvm::AMDGPU::DPP::ROW_SHARE_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00482">SIDefines.h:482</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">llvm::AMDGPU::VGPRIndexMode::DST_ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00219">SIDefines.h:219</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da3b8c53b4d3304f322f9ce7e164bf9e43"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da3b8c53b4d3304f322f9ce7e164bf9e43">llvm::AMDGPU::SendMsg::OP_SYS_TTRACE_PC</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00296">SIDefines.h:296</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">llvm::AMDGPU::OPERAND_SRC_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00163">SIDefines.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">llvm::AMDGPU::OPERAND_REG_IMM_INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00129">SIDefines.h:129</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a24b903655c85bb90074e7d4c20ad665b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a24b903655c85bb90074e7d4c20ad665b">llvm::AMDGPU::DPP::DPP_UNUSED8_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00481">SIDefines.h:481</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aaf579a869dd947df8162726874ef4f920"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aaf579a869dd947df8162726874ef4f920">llvm::AMDGPU::VGPRIndexMode::ID_SRC2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00207">SIDefines.h:207</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6">llvm::AMDGPU::SDWA::DstUnused</a></div><div class="ttdeci">DstUnused</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00423">SIDefines.h:423</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a52db1e058f20f51d26ebb9624c52b240"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a52db1e058f20f51d26ebb9624c52b240">llvm::AMDGPU::DPP::QUAD_PERM_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00451">SIDefines.h:451</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21af48e4aeba8025af5235198e6108edc7d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21af48e4aeba8025af5235198e6108edc7d">llvm::AMDGPU::Hwreg::OFFSET_SRC_PRIVATE_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00351">SIDefines.h:351</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a4e3fe67db06671a26db7cfaefb3d5322"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a4e3fe67db06671a26db7cfaefb3d5322">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00250">SIDefines.h:250</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a2fca87a5855f045ac7f07d8c2814e81f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a2fca87a5855f045ac7f07d8c2814e81f">llvm::SIInstrFlags::MUBUF</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00045">SIDefines.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98db"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98db">llvm::AMDGPU::SendMsg::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00263">SIDefines.h:263</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08af24eb5ee59a5e5bf84df58dcf64c92c0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af24eb5ee59a5e5bf84df58dcf64c92c0">llvm::AMDGPU::DPP::DPP_UNUSED7_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00475">SIDefines.h:475</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aea015d153c806aa1a5c75338d55017b5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aea015d153c806aa1a5c75338d55017b5">llvm::AMDGPU::DPP::DPP_UNUSED2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00456">SIDefines.h:456</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994af0ca8c082f70a5a7bf5d1cee50db3d07"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994af0ca8c082f70a5a7bf5d1cee50db3d07">llvm::SIInstrFlags::VOP3_OPSEL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00069">SIDefines.h:69</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994aa0bc33f3818c02a577a8b209d98766cb"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aa0bc33f3818c02a577a8b209d98766cb">llvm::SIInstrFlags::IsMAI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00102">SIDefines.h:102</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da6619d4370b1a40e206553ecf49e168e0"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da6619d4370b1a40e206553ecf49e168e0">llvm::MCOI::OPERAND_FIRST_TARGET</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00068">MCInstrDesc.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08afd209d91926fdad77e731e4e6c0eb39b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd209d91926fdad77e731e4e6c0eb39b">llvm::AMDGPU::DPP::ROW_SHR0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00457">SIDefines.h:457</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa33a84ea8c7168a7b8a2993ee22b7748d"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa33a84ea8c7168a7b8a2993ee22b7748d">llvm::SIInstrFlags::N_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00116">SIDefines.h:116</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a814cd773000e4ba3bd1e9bcbb71bd4e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a814cd773000e4ba3bd1e9bcbb71bd4e9">llvm::AMDGPU::Hwreg::ID_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00319">SIDefines.h:319</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a01e5da7e6376e18c3d69a3c01817ed88"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a01e5da7e6376e18c3d69a3c01817ed88">llvm::AMDGPU::DPP::DPP_UNUSED1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00452">SIDefines.h:452</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb">llvm::AMDGPU::Hwreg::ID_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00318">SIDefines.h:318</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e">llvm::AMDGPU::DPP::BCAST15</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00478">SIDefines.h:478</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83af237a8a32526c4f1cc633192ad28aad8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83af237a8a32526c4f1cc633192ad28aad8">llvm::AMDGPU::Swizzle::BITMASK_XOR_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00406">SIDefines.h:406</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466daa66f908f1d48a0640bc0225121f2a423"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa66f908f1d48a0640bc0225121f2a423">llvm::AMDGPU::SendMsg::OP_WIDTH_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00283">SIDefines.h:283</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a78562688e8d67f7ffa892e4b92311a98"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a78562688e8d67f7ffa892e4b92311a98">llvm::SIInstrFlags::VOP3</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00037">SIDefines.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00133">SIDefines.h:133</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ab1f81e4ef3adbe04a3a999886c6ecf21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab1f81e4ef3adbe04a3a999886c6ecf21">llvm::AMDGPU::Swizzle::BITMASK_PERM_ENC</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00388">SIDefines.h:388</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa109aa58f369471dd6f77dd44809a21f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa109aa58f369471dd6f77dd44809a21f">llvm::AMDGPU::DPP::DPP_UNUSED4_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00465">SIDefines.h:465</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aa90653661c47f66711e6360a8972032fd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa90653661c47f66711e6360a8972032fd">llvm::AMDGPU::SDWA::BYTE_2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00416">SIDefines.h:416</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994aa1db6db58e0bae030fb7277723deb3a9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aa1db6db58e0bae030fb7277723deb3a9">llvm::SIInstrFlags::SOP1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00025">SIDefines.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a19795cb02079a5e5d58e8a5df3b6ba4b"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a19795cb02079a5e5d58e8a5df3b6ba4b">llvm::SIInstrFlags::VGPRSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00054">SIDefines.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a0bd36c4d359999d7043f5fdf440b0c7c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0bd36c4d359999d7043f5fdf440b0c7c">llvm::SIInstrFlags::VINTRP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00040">SIDefines.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994ae0063a0501793fcbc332d543bd1541bc"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ae0063a0501793fcbc332d543bd1541bc">llvm::SIInstrFlags::DisableWQM</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00063">SIDefines.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a25bdad6e13bc9ed9f9ce690ae614db1c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a25bdad6e13bc9ed9f9ce690ae614db1c">llvm::SIInstrFlags::VALU</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00022">SIDefines.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a28edffd87e7a3edb197d998340d32778"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a28edffd87e7a3edb197d998340d32778">llvm::AMDGPU::Hwreg::ID_TMA_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00330">SIDefines.h:330</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994aee110070224119e12075fafd4909dc9c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aee110070224119e12075fafd4909dc9c">llvm::SIInstrFlags::LGKM_CNT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00060">SIDefines.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178">llvm::AMDGPU::SDWA::SRC_TTMP_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00441">SIDefines.h:441</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a8455c27cf732f14fba7f304f67b1af16"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8455c27cf732f14fba7f304f67b1af16">llvm::AMDGPU::DPP::ROW_SHL0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00453">SIDefines.h:453</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">llvm::AMDGPU::SendMsg::StreamId</a></div><div class="ttdeci">StreamId</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00301">SIDefines.h:301</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da3a1d42555a60b5df873a5074468305b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da3a1d42555a60b5df873a5074468305b2">llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_SHARED_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00360">SIDefines.h:360</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a2a53b7ed799f909454dbd49f508e5849"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a2a53b7ed799f909454dbd49f508e5849">llvm::AMDGPU::Hwreg::ID_GPR_ALLOC</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00322">SIDefines.h:322</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a4863f895381859543f89e4423126a73f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a4863f895381859543f89e4423126a73f">llvm::SIInstrFlags::MTBUF</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00046">SIDefines.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIOutMods_html_ac131e1c80ef990bbc7d6d4ce85a4d5a3a6331f8be2ffd9ba4cb0d472c87e3848b"><div class="ttname"><a href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a6331f8be2ffd9ba4cb0d472c87e3848b">llvm::SIOutMods::MUL2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00195">SIDefines.h:195</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a0697ba8ae599aa8e799b247ba07ae0f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a0697ba8ae599aa8e799b247ba07ae0f4">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX9_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00326">SIDefines.h:326</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994ab0e8527c8c81d2caa91d9b2bd1852574"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ab0e8527c8c81d2caa91d9b2bd1852574">llvm::SIInstrFlags::FLAT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00050">SIDefines.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">llvm::AMDGPU::SendMsg::ID_GS_DONE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00267">SIDefines.h:267</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994acff05c63e6ff81eab46dc98fbb55791c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994acff05c63e6ff81eab46dc98fbb55791c">llvm::SIInstrFlags::renamedInGFX9</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00071">SIDefines.h:71</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83acf3ca28a336368c8e2e89d5f996b8d66"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf3ca28a336368c8e2e89d5f996b8d66">llvm::AMDGPU::Swizzle::LANE_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00395">SIDefines.h:395</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a39d048309e86fa839e031126c3ad007a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a39d048309e86fa839e031126c3ad007a">llvm::AMDGPU::Hwreg::ID_TBA_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00327">SIDefines.h:327</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2aa82ee48b2dffe6feea7c981b40e82c0a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2aa82ee48b2dffe6feea7c981b40e82c0a">llvm::AMDGPU::Swizzle::ID_BITMASK_PERM</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00375">SIDefines.h:375</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da8ca0ee972c9e7b0def6f795dd01fdd37"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da8ca0ee972c9e7b0def6f795dd01fdd37">llvm::AMDGPU::SendMsg::OP_GS_EMIT_CUT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00289">SIDefines.h:289</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a8e175d1e9b7d8ca70701afa131ca71f8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a8e175d1e9b7d8ca70701afa131ca71f8">llvm::AMDGPU::SDWA::SRC_VGPR_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00431">SIDefines.h:431</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466dad0db183b051e2f768f0d71ca27c4c84a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dad0db183b051e2f768f0d71ca27c4c84a">llvm::AMDGPU::SendMsg::OP_GS_CUT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00287">SIDefines.h:287</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f">llvm::AMDGPU::Hwreg::WIDTH_M1_MASK_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00358">SIDefines.h:358</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00139">SIDefines.h:139</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00148">SIDefines.h:148</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4a4d21b48a8a90e76ae8ad143a48cf15ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4d21b48a8a90e76ae8ad143a48cf15ce">llvm::AMDGPU::SendMsg::STREAM_ID_DEFAULT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00303">SIDefines.h:303</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a13328933f99867c9c0b801a50003b171"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a13328933f99867c9c0b801a50003b171">llvm::AMDGPU::EncValues::VGPR_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00254">SIDefines.h:254</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">llvm::AMDGPU::OPERAND_REG_IMM_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00155">SIDefines.h:155</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a484d7c83afcf07dd63b198f5d317cc1c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a484d7c83afcf07dd63b198f5d317cc1c">llvm::SIInstrFlags::SOPK_ZEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00065">SIDefines.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">llvm::AMDGPU::OPERAND_REG_IMM_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00154">SIDefines.h:154</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9">llvm::AMDGPU::DPP::ROW_XMASK_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00485">SIDefines.h:485</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da2cb1aa7d11a6ca3c3bd5cfad7156e970"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da2cb1aa7d11a6ca3c3bd5cfad7156e970">llvm::AMDGPU::SendMsg::OP_SYS_HOST_TRAP_ACK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00295">SIDefines.h:295</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a28ed8b99cc4a42fdf2118a6c56370ed7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a28ed8b99cc4a42fdf2118a6c56370ed7">llvm::AMDGPU::VGPRIndexMode::SRC2_ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00218">SIDefines.h:218</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a0946b16bcd77f9e3d92cc2b1f6ce7fca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a0946b16bcd77f9e3d92cc2b1f6ce7fca">llvm::AMDGPU::DPP::DPP_UNUSED6_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00471">SIDefines.h:471</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">llvm::AMDGPU::OPERAND_SRC_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00164">SIDefines.h:164</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa652acf31b995a544cc606af5d8547895"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa652acf31b995a544cc606af5d8547895">llvm::SIInstrFlags::S_NAN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00111">SIDefines.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da2253393138dd496258f72f463c2bb5e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da2253393138dd496258f72f463c2bb5e8">llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_PRIVATE_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00361">SIDefines.h:361</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa5784dd41d677a97d692a6ff9dce9864"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa5784dd41d677a97d692a6ff9dce9864">llvm::AMDGPU::DPP::ROW_SHARE_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00483">SIDefines.h:483</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf">llvm::AMDGPU::Hwreg::ID_MASK_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00339">SIDefines.h:339</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a09d6b2004f2670f60b9963073f98226e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a09d6b2004f2670f60b9963073f98226e">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00251">SIDefines.h:251</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aaddbc3f8d705f646af626fd73cdf3618b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaddbc3f8d705f646af626fd73cdf3618b">llvm::AMDGPU::SDWA::DWORD</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00420">SIDefines.h:420</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc">llvm::AMDGPU::SDWA::SRC_VGPR_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00435">SIDefines.h:435</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42">llvm::AMDGPU::SendMsg::ID_GAPS_LAST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00271">SIDefines.h:271</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a3f6b33151573e94a6ef7f14b809dbe70"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3f6b33151573e94a6ef7f14b809dbe70">llvm::SIInstrFlags::EXP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00049">SIDefines.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa3b711cc2011cca9d0656fb9f576ce06c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa3b711cc2011cca9d0656fb9f576ce06c">llvm::SIInstrFlags::Q_NAN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00112">SIDefines.h:112</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8abc19ea9267f3ee629dc790945e073e89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8abc19ea9267f3ee629dc790945e073e89">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_LAST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00336">SIDefines.h:336</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28">llvm::AMDGPU::Hwreg::ID_FLAT_SCR_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00333">SIDefines.h:333</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9">llvm::AMDGPU::Hwreg::ID_TRAPSTS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00320">SIDefines.h:320</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a6e43e3dca210502505e9966c05ef55d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6e43e3dca210502505e9966c05ef55d5">llvm::AMDGPU::DPP::ROW_MIRROR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00476">SIDefines.h:476</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83">llvm::AMDGPU::Swizzle::EncBits</a></div><div class="ttdeci">EncBits</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00381">SIDefines.h:381</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a8a095b0e40106c5028e5da140a299f2a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a8a095b0e40106c5028e5da140a299f2a">llvm::AMDGPU::EncValues::VGPR_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00253">SIDefines.h:253</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a52880c64f523a9a892d8e4d33c3375dd"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a52880c64f523a9a892d8e4d33c3375dd">llvm::SIInstrFlags::ClampHi</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00084">SIDefines.h:84</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIOutMods_html_ac131e1c80ef990bbc7d6d4ce85a4d5a3a9ad8a7e9d3feac232ad68a34719110f0"><div class="ttname"><a href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a9ad8a7e9d3feac232ad68a34719110f0">llvm::SIOutMods::MUL4</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00196">SIDefines.h:196</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a3050dcf9bd56f360f64bd4067ce585a8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a3050dcf9bd56f360f64bd4067ce585a8">llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00246">SIDefines.h:246</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00142">SIDefines.h:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a31b0c3c70775b8b23f65b9d769606e78"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a31b0c3c70775b8b23f65b9d769606e78">llvm::AMDGPU::DPP::DPP_UNUSED8_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00480">SIDefines.h:480</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994aeac247ab12a49434e1142ece1a35379b"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aeac247ab12a49434e1142ece1a35379b">llvm::SIInstrFlags::IntClamp</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00077">SIDefines.h:77</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba">SDWA9</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06320">SIInstrInfo.cpp:6320</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda">llvm::AMDGPU::Hwreg::OFFSET_DEFAULT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00343">SIDefines.h:343</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00144">SIDefines.h:144</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a175c7c2cfb13bbb127dbbfe8ab44e6fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a175c7c2cfb13bbb127dbbfe8ab44e6fe">llvm::AMDGPU::DPP::ROW_XMASK_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00484">SIDefines.h:484</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">llvm::AMDGPU::SendMsg::OP_GS_FIRST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00291">SIDefines.h:291</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916faa724c17a66503402aa8d105d0c9f3d20"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faa724c17a66503402aa8d105d0c9f3d20">llvm::SIInstrFlags::N_INFINITY</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00113">SIDefines.h:113</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27">llvm::AMDGPU::Swizzle::LANE_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00393">SIDefines.h:393</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">llvm::AMDGPU::SDWA::SRC_SGPR_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00437">SIDefines.h:437</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08afd69a50c5cc7f76e5361087c82338cca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08afd69a50c5cc7f76e5361087c82338cca">llvm::AMDGPU::DPP::DPP_UNUSED5_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00469">SIDefines.h:469</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4">llvm::AMDGPU::SendMsg::STREAM_ID_NONE_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00302">SIDefines.h:302</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">llvm::AMDGPU::SendMsg::OP_GS_LAST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00290">SIDefines.h:290</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5">llvm::AMDGPU::OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00125">SIDefines.h:125</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIOutMods_html_ac131e1c80ef990bbc7d6d4ce85a4d5a3ae39e7379dfd9f1b656000322b9ace2b8"><div class="ttname"><a href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3ae39e7379dfd9f1b656000322b9ace2b8">llvm::SIOutMods::DIV2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00197">SIDefines.h:197</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203fa1be8a1ab79f4d1830526cc8d48960168"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa1be8a1ab79f4d1830526cc8d48960168">llvm::SISrcMods::ABS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00183">SIDefines.h:183</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2a0c72d4f818886442d3002d7c19e80785"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a0c72d4f818886442d3002d7c19e80785">llvm::AMDGPU::Swizzle::ID_SWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00376">SIDefines.h:376</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994aacf639f4528a313767923c5575e1828e"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aacf639f4528a313767923c5575e1828e">llvm::SIInstrFlags::IsPacked</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00087">SIDefines.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a121b7c6d9f56fbb503056805b749e883"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a121b7c6d9f56fbb503056805b749e883">llvm::AMDGPU::DPP::ROW_SHR_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00458">SIDefines.h:458</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a0dd2852ae8f20b7261f6d01eb354f1ff"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0dd2852ae8f20b7261f6d01eb354f1ff">llvm::SIInstrFlags::VOP1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00032">SIDefines.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a></div><div class="ttdoc">Operands with register or 32-bit immediate. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00127">SIDefines.h:127</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201aac64fcf3822af6f3bf43f3ce984a77d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201aac64fcf3822af6f3bf43f3ce984a77d8">llvm::AMDGPU::EncValues::SGPR_MAX_SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00241">SIDefines.h:241</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">llvm::AMDGPU::Hwreg::ID_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00337">SIDefines.h:337</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">llvm::AMDGPU::Hwreg::OFFSET_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00344">SIDefines.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1">llvm::AMDGPU::OPERAND_SDWA_VOPC_DST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00170">SIDefines.h:170</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ac0315a1c23874571d99e8afc42f6f1a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ac0315a1c23874571d99e8afc42f6f1a6">llvm::AMDGPU::Swizzle::QUAD_PERM_ENC</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00385">SIDefines.h:385</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a5a2c49f250cd49771b1c47337ea95cf8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a5a2c49f250cd49771b1c47337ea95cf8">llvm::AMDGPU::EncValues::TTMP_VI_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00243">SIDefines.h:243</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15">llvm::AMDGPU::SendMsg::OP_MASK_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00284">SIDefines.h:284</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a600d26b3fa43f262c5ca2270667c0be2"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a600d26b3fa43f262c5ca2270667c0be2">llvm::SIInstrFlags::VOP2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00033">SIDefines.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3">llvm::AMDGPU::SendMsg::STREAM_ID_FIRST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00305">SIDefines.h:305</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08af5b48aa11d36e4d173d82e645b804525"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08af5b48aa11d36e4d173d82e645b804525">llvm::AMDGPU::DPP::QUAD_PERM_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00130">SIDefines.h:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30">llvm::AMDGPU::DPP::WAVE_SHL1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00464">SIDefines.h:464</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a69c9ccaee206f31e6607d864f38bcb07"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a69c9ccaee206f31e6607d864f38bcb07">llvm::AMDGPU::Hwreg::ID_UNKNOWN_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00316">SIDefines.h:316</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916f">llvm::SIInstrFlags::ClassFlags</a></div><div class="ttdeci">ClassFlags</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00110">SIDefines.h:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1">llvm::AMDGPU::DPP::DPP8_FI_0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00492">SIDefines.h:492</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4a45ed398ceea75d22a7fc33f59bce1566"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a45ed398ceea75d22a7fc33f59bce1566">llvm::AMDGPU::SendMsg::STREAM_ID_WIDTH_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00307">SIDefines.h:307</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da9091d0be41c5447915893a72615d7a0a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da9091d0be41c5447915893a72615d7a0a">llvm::AMDGPU::SendMsg::OP_SYS_ECC_ERR_INTERRUPT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00293">SIDefines.h:293</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a6a76159d546c808a0450aebeab7b5f37"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6a76159d546c808a0450aebeab7b5f37">llvm::AMDGPU::DPP::ROW_ROR0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00461">SIDefines.h:461</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1">llvm::AMDGPU::Hwreg::OFFSET_MEM_VIOL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00348">SIDefines.h:348</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a7cdc0d1831641a3e2a71dfde8d4926c8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7cdc0d1831641a3e2a71dfde8d4926c8">llvm::AMDGPU::SDWA::SRC_SGPR_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00430">SIDefines.h:430</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a4461ff64de7ad86800306bfc3c8769e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a4461ff64de7ad86800306bfc3c8769e8">llvm::AMDGPU::DPP::WAVE_ROL1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00467">SIDefines.h:467</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e">llvm::AMDGPU::DPP::WAVE_ROR1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00473">SIDefines.h:473</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aac95e69cbecdf2384529d8d832b09a9fd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aac95e69cbecdf2384529d8d832b09a9fd">llvm::AMDGPU::VGPRIndexMode::ID_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00210">SIDefines.h:210</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a30118e93ea743944a8fa1d846dcbaf37"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a30118e93ea743944a8fa1d846dcbaf37">llvm::SIInstrFlags::SMRD</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00047">SIDefines.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a0f01352139e1a367a77cda0d58347318"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a0f01352139e1a367a77cda0d58347318">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00248">SIDefines.h:248</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a55d8f9babd910d3931296db01832f171"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a55d8f9babd910d3931296db01832f171">llvm::SIInstrFlags::maybeAtomic</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00070">SIDefines.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a95d3d9b72a40bcb9f88738fd86094a62"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a95d3d9b72a40bcb9f88738fd86094a62">llvm::SIInstrFlags::SOPK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00028">SIDefines.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059">llvm::AMDGPU::DPP::DppFiMode</a></div><div class="ttdeci">DppFiMode</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00489">SIDefines.h:489</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1">llvm::AMDGPU::SendMsg::OP_NONE_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00281">SIDefines.h:281</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">llvm::AMDGPU::Swizzle::BITMASK_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00400">SIDefines.h:400</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ac62d1b06629396f25ff283b338304f6f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac62d1b06629396f25ff283b338304f6f">llvm::AMDGPU::Hwreg::ID_POPS_PACKER</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00335">SIDefines.h:335</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa6f2b19adb58a87c191bdc0669c8a2951"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa6f2b19adb58a87c191bdc0669c8a2951">llvm::SIInstrFlags::P_NORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00119">SIDefines.h:119</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a2f0e3ce334e6b7fa59a2822e2770ab1d"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a2f0e3ce334e6b7fa59a2822e2770ab1d">llvm::SIInstrFlags::SOP2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00026">SIDefines.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">llvm::AMDGPU::Hwreg::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00315">SIDefines.h:315</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a9e08c85c7d6f60d087e8455a4577bd69"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9e08c85c7d6f60d087e8455a4577bd69">llvm::AMDGPU::DPP::ROW_ROR_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00462">SIDefines.h:462</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00160">SIDefines.h:160</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994adaafc9c279a6480f1729929b26a4ad05"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994adaafc9c279a6480f1729929b26a4ad05">llvm::SIInstrFlags::SCALAR_STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00066">SIDefines.h:66</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fa35d63c63b47d7e803ae4b7f3154bf9c3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fa35d63c63b47d7e803ae4b7f3154bf9c3">llvm::SIInstrFlags::N_NORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00114">SIDefines.h:114</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a091f28b7827ff6a40fb85ea9aadc4dfd"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a091f28b7827ff6a40fb85ea9aadc4dfd">llvm::SIInstrFlags::IsNonFlatSeg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00093">SIDefines.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">llvm::AMDGPU::SDWA::WORD_1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00419">SIDefines.h:419</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a39d5973dbb8033fc504c01227f3eaecf"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a39d5973dbb8033fc504c01227f3eaecf">llvm::SIInstrFlags::EXP_CNT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00059">SIDefines.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ada9fcba644bde1f8d02c03362f5f4205"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ada9fcba644bde1f8d02c03362f5f4205">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00317">SIDefines.h:317</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a85b5e55113e55b3bef4792d822031803"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a85b5e55113e55b3bef4792d822031803">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00247">SIDefines.h:247</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08adfdacd1625ea09362131dda6be04997b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08adfdacd1625ea09362131dda6be04997b">llvm::AMDGPU::DPP::DPP_UNUSED6_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00472">SIDefines.h:472</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e">llvm::AMDGPU::SDWA::SRC_SGPR_MAX_GFX10</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00439">SIDefines.h:439</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994abd8ac36f299f3add1ff63d49475d51a5"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994abd8ac36f299f3add1ff63d49475d51a5">llvm::SIInstrFlags::IsDOT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00105">SIDefines.h:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21a6b2b975b05489fd426d6b42c7db665bd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a6b2b975b05489fd426d6b42c7db665bd">llvm::AMDGPU::Hwreg::OFFSET_WIDTH_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00345">SIDefines.h:345</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a18d159624c8e4526316dcf4b34243a88"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a18d159624c8e4526316dcf4b34243a88">llvm::AMDGPU::DPP::QUAD_PERM_ID</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00450">SIDefines.h:450</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203faf1ceb53a1b47dab205dc19070b47a1a6"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf1ceb53a1b47dab205dc19070b47a1a6">llvm::SISrcMods::NEG</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00182">SIDefines.h:182</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00151">SIDefines.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08ab118342ef68df0708e1c6c1a9822e11f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab118342ef68df0708e1c6c1a9822e11f">llvm::AMDGPU::DPP::DPP_UNUSED5_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00468">SIDefines.h:468</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be">llvm::AMDGPU::SDWA::SRC_TTMP_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00440">SIDefines.h:440</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00132">SIDefines.h:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16</a></div><div class="ttdoc">Operands with register or inline constant. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00137">SIDefines.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIOutMods_html_ac131e1c80ef990bbc7d6d4ce85a4d5a3a5d23498485b506b1e1d273dc41bcb517"><div class="ttname"><a href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a5d23498485b506b1e1d273dc41bcb517">llvm::SIOutMods::NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00194">SIDefines.h:194</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a15f7a7d91c92c18838905e73145d3a30"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f7a7d91c92c18838905e73145d3a30">llvm::AMDGPU::Hwreg::ID_IB_STS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00324">SIDefines.h:324</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ae94fe537b6f11c57e17e7b82bf923846"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ae94fe537b6f11c57e17e7b82bf923846">llvm::AMDGPU::Swizzle::BITMASK_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00402">SIDefines.h:402</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71daa1dc727bfa65c79a195d79422abdf508"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daa1dc727bfa65c79a195d79422abdf508">llvm::AMDGPU::Hwreg::WIDTH_M1_DEFAULT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00355">SIDefines.h:355</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994ade5bdaea3c9b894b4d8d07410372c7f1"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ade5bdaea3c9b894b4d8d07410372c7f1">llvm::SIInstrFlags::FPDPRounding</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00096">SIDefines.h:96</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a3f90dc3ee0272479ff77f144e37b8abc"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3f90dc3ee0272479ff77f144e37b8abc">llvm::SIInstrFlags::FIXED_SIZE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00067">SIDefines.h:67</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a8f197cdbb473b5d83dfa9024cb2d4e1b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a8f197cdbb473b5d83dfa9024cb2d4e1b">llvm::AMDGPU::DPP::DPP_UNUSED3</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00460">SIDefines.h:460</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83aede0787cb665bb8b15b876f4746947cd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83aede0787cb665bb8b15b876f4746947cd">llvm::AMDGPU::Swizzle::BITMASK_AND_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00404">SIDefines.h:404</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00150">SIDefines.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203fa8e2f726558b97b38629c9fa9f8691612"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa8e2f726558b97b38629c9fa9f8691612">llvm::SISrcMods::DST_OP_SEL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00188">SIDefines.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203fa0842f25a9552eadbca3c10f9af0a36fe"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa0842f25a9552eadbca3c10f9af0a36fe">llvm::SISrcMods::SEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00184">SIDefines.h:184</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a3a840787e58917775b5021aafdc2046f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a3a840787e58917775b5021aafdc2046f">llvm::AMDGPU::Swizzle::BITMASK_PERM_ENC_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00389">SIDefines.h:389</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a7e5542fa441aeeda6466119a5c960b7b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a7e5542fa441aeeda6466119a5c960b7b">llvm::AMDGPU::EncValues::SGPR_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00240">SIDefines.h:240</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a488c16a0fdf36e29dd42e37b988dab36"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a488c16a0fdf36e29dd42e37b988dab36">llvm::SIInstrFlags::SGPRSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00055">SIDefines.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a74d30fdfde793ffadcc7b2cda9495c53"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a74d30fdfde793ffadcc7b2cda9495c53">llvm::AMDGPU::Hwreg::ID_TMA_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00331">SIDefines.h:331</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">llvm::AMDGPU::SDWA::WORD_0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00418">SIDefines.h:418</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">llvm::AMDGPU::DPP::DPP8_FI_1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00493">SIDefines.h:493</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6">llvm::AMDGPU::SDWA::VOPC_DST_VCC_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00432">SIDefines.h:432</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994af5dfd8c9db8b07c80292e662aa96c6a7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994af5dfd8c9db8b07c80292e662aa96c6a7">llvm::SIInstrFlags::VM_CNT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00058">SIDefines.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da6437805803847a65ec2c1efaecc99957"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da6437805803847a65ec2c1efaecc99957">llvm::AMDGPU::SendMsg::OP_GS_EMIT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00288">SIDefines.h:288</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059acb1490082afd25589521c543fec236b7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059acb1490082afd25589521c543fec236b7">llvm::AMDGPU::DPP::DPP_FI_1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00491">SIDefines.h:491</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00152">SIDefines.h:152</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994ae51b91ec89e9fd6502c3339d1360c147"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994ae51b91ec89e9fd6502c3339d1360c147">llvm::SIInstrFlags::WQM</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00062">SIDefines.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da372caf8924b2283cccb8ca6ca6317b96"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da372caf8924b2283cccb8ca6ca6317b96">llvm::AMDGPU::SendMsg::OP_SYS_REG_RD</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00294">SIDefines.h:294</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059aea6c49b9f1e3f242a5bc3a69a00215b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059aea6c49b9f1e3f242a5bc3a69a00215b2">llvm::AMDGPU::DPP::DPP_FI_0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00490">SIDefines.h:490</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a64505b53beb145f22a5e090a5f7fc97a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a64505b53beb145f22a5e090a5f7fc97a">llvm::AMDGPU::EncValues::LITERAL_CONST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00252">SIDefines.h:252</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916fab01b38d29f480c7f254c6cf82e24cac3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916fab01b38d29f480c7f254c6cf82e24cac3">llvm::SIInstrFlags::N_SUBNORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00115">SIDefines.h:115</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">llvm::AMDGPU::SendMsg::ID_SYSMSG</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00270">SIDefines.h:270</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a11888c04a6eafe3c6e1bd5c1267f92aa"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a11888c04a6eafe3c6e1bd5c1267f92aa">llvm::AMDGPU::VGPRIndexMode::OFF</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00215">SIDefines.h:215</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">llvm::AMDGPU::SendMsg::OP_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00280">SIDefines.h:280</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994accce8eb3ea48e8b0d5f5b7e9e011cc19"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994accce8eb3ea48e8b0d5f5b7e9e011cc19">llvm::SIInstrFlags::FPAtomic</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00099">SIDefines.h:99</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d">llvm::AMDGPU::OPERAND_INPUT_MODS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00167">SIDefines.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2">llvm::AMDGPU::SendMsg::ID_GS_ALLOC_REQ</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00268">SIDefines.h:268</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a4c00f2292227a96409b86e250bac9b87"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a4c00f2292227a96409b86e250bac9b87">llvm::SIInstrFlags::FPClamp</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00074">SIDefines.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8">llvm::AMDGPU::SendMsg::ID_GET_DOORBELL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00269">SIDefines.h:269</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16</a></div><div class="ttdoc">Operands with an AccVGPR register or inline constant. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00147">SIDefines.h:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00143">SIDefines.h:143</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbaa8735398852d9af3e1e5bdf3fc691492"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa8735398852d9af3e1e5bdf3fc691492">llvm::AMDGPU::SendMsg::ID_GAPS_FIRST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00272">SIDefines.h:272</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855">llvm::AMDGPU::SendMsg::OP_SYS_LAST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00297">SIDefines.h:297</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872">llvm::AMDGPU::Hwreg::ID_FLAT_SCR_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00332">SIDefines.h:332</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3">llvm::AMDGPU::Hwreg::ID_WIDTH_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00338">SIDefines.h:338</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2">llvm::AMDGPU::Swizzle::BITMASK_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00401">SIDefines.h:401</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aa4516f5e8a7d4dabec1b8130b105e1414"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa4516f5e8a7d4dabec1b8130b105e1414">llvm::AMDGPU::SDWA::BYTE_3</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00417">SIDefines.h:417</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b">llvm::AMDGPU::Hwreg::ID_MEM_BASES</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00325">SIDefines.h:325</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a6d10d1c14fd68b524199b49a1ccf44a2"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a6d10d1c14fd68b524199b49a1ccf44a2">llvm::SIInstrFlags::VOPAsmPrefer32Bit</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00068">SIDefines.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ae2bf2fb18f13b718678c168390325446"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2bf2fb18f13b718678c168390325446">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX10_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00328">SIDefines.h:328</a></div></div>
<div class="ttc" id="namespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPTNote_8h_source.html#l00019">AMDGPUPTNote.h:19</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_aab1e56b694ff2c83f07ee874be04916faac5799ae9795275bfc6370dfa74bcba3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#aab1e56b694ff2c83f07ee874be04916faac5799ae9795275bfc6370dfa74bcba3">llvm::SIInstrFlags::P_SUBNORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00118">SIDefines.h:118</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a6d004b84dbcce828942fabd5c60507d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6d004b84dbcce828942fabd5c60507d8">llvm::AMDGPU::DPP::ROW_SHL_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00455">SIDefines.h:455</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e">llvm::AMDGPU::Hwreg::ID_HW_ID</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00321">SIDefines.h:321</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:36 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
