{"vcs1":{"timestamp_begin":1682298616.391816267, "rt":0.48, "ut":0.23, "st":0.12}}
{"vcselab":{"timestamp_begin":1682298616.944764242, "rt":0.43, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1682298617.428930965, "rt":0.24, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682298616.060567954}
{"VCS_COMP_START_TIME": 1682298616.060567954}
{"VCS_COMP_END_TIME": 1682298617.737069404}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338332}}
{"stitch_vcselab": {"peak_mem": 238980}}
