# Compile of bitwise_xor_32bit.vhd was successful.
# Compile of counter_24_32bit.vhd was successful.
# Compile of cypher_block.vhd was successful.
# Compile of cypher_block_tb.vhd was successful.
# Compile of lea_encrypt_fsm.vhd was successful.
# Compile of modular_addition_32bit.vhd was successful.
# Compile of mux2to1_32bit.vhd was successful.
# Compile of mux2to1_128bit.vhd was successful.
# Compile of pseudo_RNG.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_128bit.vhd was successful.
# Compile of reverse_32bit_for_LEA_input.vhd was successful.
# Compile of rol1_32bit.vhd was successful.
# Compile of rol2_32bit.vhd was successful.
# Compile of rol3_32bit.vhd was successful.
# Compile of rol6_32bit.vhd was successful.
# Compile of rol9_32bit.vhd was successful.
# Compile of rol11_32bit.vhd was successful.
# Compile of ror3_32bit.vhd was successful.
# Compile of ror5_32bit.vhd was successful.
# Compile of top.vhd was successful.
# Compile of top_tb.vhd was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 21:05:08 on Jan 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "top(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "lea_encrypt_fsm(behavior)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)#1
# Loading work.register_128bit(behavior)#1
# Loading work.mux2to1_128bit(rtl)#1
# Loading work.cypher_block(rtl)#1
# Loading work.reverse_32bit_for_lea_input(rtl)#1
# Loading work.lea_encrypt_fsm(behavior)#1
# Loading work.counter_24_32bit(rtl)#1
# Loading work.register_32bit(behavior)#1
# Loading work.mux2to1_32bit(rtl)#1
# Loading work.rol1_32bit(behavior)#1
# Loading work.rol2_32bit(behavior)#1
# Loading work.rol3_32bit(behavior)#1
# Loading work.modular_addition_32bit(rtl)#1
# Loading work.rol6_32bit(behavior)#1
# Loading work.rol11_32bit(behavior)#1
# Loading work.bitwise_xor_32bit(behavior)#1
# Loading work.rol9_32bit(behavior)#1
# Loading work.ror5_32bit(behavior)#1
# Loading work.ror3_32bit(behavior)#1
add wave -position insertpoint  \
sim:/top/clk \
sim:/top/reset \
sim:/top/start \
sim:/top/masterkey \
sim:/top/plaintext \
sim:/top/ciphertext \
sim:/top/S_IN \
sim:/top/S_IV \
sim:/top/En_IV \
sim:/top/En_Key \
sim:/top/DataValid \
sim:/top/START_LEA \
sim:/top/STOP_LEA \
sim:/top/T \
sim:/top/X \
sim:/top/C \
sim:/top/is_busy \
sim:/top/isdone \
sim:/top/next_IV \
sim:/top/OutMUXIV \
sim:/top/currentstate \
sim:/top/nextstate \
sim:/top/IV
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: VicoSilalahi  Hostname: DESKTOP-CHI75ES  ProcessID: 19648
#           Attempting to use alternate WLF file "./wlft7cjgik".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7cjgik
force -freeze sim:/top/clk 0 0, 1 {25 ns} -r 50
noforce sim:/top/reset
force -freeze sim:/top/reset 0 0
force -freeze sim:/top/start 1 100ns
run
quit -sim
# End time: 21:09:14 on Jan 05,2025, Elapsed time: 0:04:06
# Errors: 0, Warnings: 5
# Compile of bitwise_xor_32bit.vhd was successful.
# Compile of counter_24_32bit.vhd was successful.
# Compile of cypher_block.vhd was successful.
# Compile of cypher_block_tb.vhd was successful.
# Compile of lea_encrypt_fsm.vhd was successful.
# Compile of modular_addition_32bit.vhd was successful.
# Compile of mux2to1_32bit.vhd was successful.
# Compile of mux2to1_128bit.vhd was successful.
# Compile of pseudo_RNG.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_128bit.vhd was successful.
# Compile of reverse_32bit_for_LEA_input.vhd was successful.
# Compile of rol1_32bit.vhd was successful.
# Compile of rol2_32bit.vhd was successful.
# Compile of rol3_32bit.vhd was successful.
# Compile of rol6_32bit.vhd was successful.
# Compile of rol9_32bit.vhd was successful.
# Compile of rol11_32bit.vhd was successful.
# Compile of ror3_32bit.vhd was successful.
# Compile of ror5_32bit.vhd was successful.
# Compile of top.vhd was successful.
# Compile of top_tb.vhd was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_tb
# vsim -voptargs="+acc" work.top_tb 
# Start time: 21:10:05 on Jan 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "top(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "lea_encrypt_fsm(behavior)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(bench)#1
# Loading work.top(rtl)#1
# Loading work.register_128bit(behavior)#1
# Loading work.mux2to1_128bit(rtl)#1
# Loading work.cypher_block(rtl)#1
# Loading work.reverse_32bit_for_lea_input(rtl)#1
# Loading work.lea_encrypt_fsm(behavior)#1
# Loading work.counter_24_32bit(rtl)#1
# Loading work.register_32bit(behavior)#1
# Loading work.mux2to1_32bit(rtl)#1
# Loading work.rol1_32bit(behavior)#1
# Loading work.rol2_32bit(behavior)#1
# Loading work.rol3_32bit(behavior)#1
# Loading work.modular_addition_32bit(rtl)#1
# Loading work.rol6_32bit(behavior)#1
# Loading work.rol11_32bit(behavior)#1
# Loading work.bitwise_xor_32bit(behavior)#1
# Loading work.rol9_32bit(behavior)#1
# Loading work.ror5_32bit(behavior)#1
# Loading work.ror3_32bit(behavior)#1
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/top_inst/ciphertext(127 downto 0) has no driver.
# This port will contribute value (128'hXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX) to the signal network.
add wave -position insertpoint  \
sim:/top_tb/clk \
sim:/top_tb/reset \
sim:/top_tb/start \
sim:/top_tb/masterkey \
sim:/top_tb/plaintext \
sim:/top_tb/ciphertext \
sim:/top_tb/clk_period
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: VicoSilalahi  Hostname: DESKTOP-CHI75ES  ProcessID: 19648
#           Attempting to use alternate WLF file "./wlftc8atke".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc8atke
add wave -position insertpoint  \
sim:/top_tb/top_inst/clk \
sim:/top_tb/top_inst/reset \
sim:/top_tb/top_inst/start \
sim:/top_tb/top_inst/masterkey \
sim:/top_tb/top_inst/plaintext \
sim:/top_tb/top_inst/ciphertext \
sim:/top_tb/top_inst/S_IN \
sim:/top_tb/top_inst/S_IV \
sim:/top_tb/top_inst/En_IV \
sim:/top_tb/top_inst/En_Key \
sim:/top_tb/top_inst/DataValid \
sim:/top_tb/top_inst/START_LEA \
sim:/top_tb/top_inst/STOP_LEA \
sim:/top_tb/top_inst/T \
sim:/top_tb/top_inst/X \
sim:/top_tb/top_inst/C \
sim:/top_tb/top_inst/is_busy \
sim:/top_tb/top_inst/isdone \
sim:/top_tb/top_inst/next_IV \
sim:/top_tb/top_inst/OutMUXIV \
sim:/top_tb/top_inst/currentstate \
sim:/top_tb/top_inst/nextstate \
sim:/top_tb/top_inst/IV
run
run
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint  \
sim:/top_tb/top_inst/cypher_block_inst/Plaintext \
sim:/top_tb/top_inst/cypher_block_inst/Master_Key \
sim:/top_tb/top_inst/cypher_block_inst/Start \
sim:/top_tb/top_inst/cypher_block_inst/Stop \
sim:/top_tb/top_inst/cypher_block_inst/Clock \
sim:/top_tb/top_inst/cypher_block_inst/Ciphertext \
sim:/top_tb/top_inst/cypher_block_inst/o_isdone \
sim:/top_tb/top_inst/cypher_block_inst/delta_0 \
sim:/top_tb/top_inst/cypher_block_inst/delta_1 \
sim:/top_tb/top_inst/cypher_block_inst/delta_2 \
sim:/top_tb/top_inst/cypher_block_inst/delta_3 \
sim:/top_tb/top_inst/cypher_block_inst/is_done_signal \
sim:/top_tb/top_inst/cypher_block_inst/start_signal \
sim:/top_tb/top_inst/cypher_block_inst/stop_signal \
sim:/top_tb/top_inst/cypher_block_inst/P_MUX_signal \
sim:/top_tb/top_inst/cypher_block_inst/K_MUX_signal \
sim:/top_tb/top_inst/cypher_block_inst/C_MUX_signal \
sim:/top_tb/top_inst/cypher_block_inst/En_Reg_All_signal \
sim:/top_tb/top_inst/cypher_block_inst/En_Counter_signal \
sim:/top_tb/top_inst/cypher_block_inst/Res_Counter_signal \
sim:/top_tb/top_inst/cypher_block_inst/Res_Reg_All_signal \
sim:/top_tb/top_inst/cypher_block_inst/Master_Key_for_process_0 \
sim:/top_tb/top_inst/cypher_block_inst/Master_Key_for_process_1 \
sim:/top_tb/top_inst/cypher_block_inst/Master_Key_for_process_2 \
sim:/top_tb/top_inst/cypher_block_inst/Master_Key_for_process_3 \
sim:/top_tb/top_inst/cypher_block_inst/Plaintext_for_process_0 \
sim:/top_tb/top_inst/cypher_block_inst/Plaintext_for_process_1 \
sim:/top_tb/top_inst/cypher_block_inst/Plaintext_for_process_2 \
sim:/top_tb/top_inst/cypher_block_inst/Plaintext_for_process_3 \
sim:/top_tb/top_inst/cypher_block_inst/Ciphertext_after_process_0 \
sim:/top_tb/top_inst/cypher_block_inst/Ciphertext_after_process_1 \
sim:/top_tb/top_inst/cypher_block_inst/Ciphertext_after_process_2 \
sim:/top_tb/top_inst/cypher_block_inst/Ciphertext_after_process_3 \
sim:/top_tb/top_inst/cypher_block_inst/output_CMUX0_to_DREG_C0 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_C0 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL1_to_CMUX_0 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_C1 \
sim:/top_tb/top_inst/cypher_block_inst/output_CMUX1_to_DREG_C1 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_C2 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL1_to_CMUX_1 \
sim:/top_tb/top_inst/cypher_block_inst/output_CMUX2_to_DREG_C2 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL1_to_CMUX_2 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_C3 \
sim:/top_tb/top_inst/cypher_block_inst/output_CMUX3_to_DREG_C3 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL1_to_CMUX_3 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL1_to_mod_addition_t1 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL2_to_mod_addition_t2 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL3_to_mod_addition_t3 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL1_to_TMUX_0 \
sim:/top_tb/top_inst/cypher_block_inst/output_TMUX0_to_DREG_T0 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_T0 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL3_to_TMUX_1 \
sim:/top_tb/top_inst/cypher_block_inst/output_TMUX1_to_DREG_T1 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_T1 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL6_to_TMUX_2 \
sim:/top_tb/top_inst/cypher_block_inst/output_TMUX2_to_DREG_T2 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_T2 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL11_to_TMUX_3 \
sim:/top_tb/top_inst/cypher_block_inst/output_TMUX3_to_DREG_T3 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_T3 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_T0 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_T1 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_T2 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_T3 \
sim:/top_tb/top_inst/cypher_block_inst/RK0 \
sim:/top_tb/top_inst/cypher_block_inst/RK1 \
sim:/top_tb/top_inst/cypher_block_inst/RK2 \
sim:/top_tb/top_inst/cypher_block_inst/RK3 \
sim:/top_tb/top_inst/cypher_block_inst/RK4 \
sim:/top_tb/top_inst/cypher_block_inst/RK5 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL9_to_PMUX_0 \
sim:/top_tb/top_inst/cypher_block_inst/output_PMUX0_to_DREG_P0 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_P0 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROR5_to_PMUX_1 \
sim:/top_tb/top_inst/cypher_block_inst/output_PMUX1_to_DREG_P1 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_P1 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROR3_to_PMUX_2 \
sim:/top_tb/top_inst/cypher_block_inst/output_PMUX2_to_DREG_P2 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_P2 \
sim:/top_tb/top_inst/cypher_block_inst/output_PMUX3_to_DREG_P3 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_P3 \
sim:/top_tb/top_inst/cypher_block_inst/QXOR_X0_RK_0 \
sim:/top_tb/top_inst/cypher_block_inst/QXOR_X1_RK_1 \
sim:/top_tb/top_inst/cypher_block_inst/QXOR_X1_RK_2 \
sim:/top_tb/top_inst/cypher_block_inst/QXOR_X2_RK_3 \
sim:/top_tb/top_inst/cypher_block_inst/QXOR_X2_RK_4 \
sim:/top_tb/top_inst/cypher_block_inst/QXOR_X3_RK_5 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_XOR_0_XOR_1 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_XOR_2_XOR_3 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_XOR_4_XOR_5 \
sim:/top_tb/top_inst/cypher_block_inst/count_not_used_signal
add wave -position insertpoint  \
sim:/top_tb/top_inst/clk \
sim:/top_tb/top_inst/reset \
sim:/top_tb/top_inst/start \
sim:/top_tb/top_inst/masterkey \
sim:/top_tb/top_inst/plaintext \
sim:/top_tb/top_inst/ciphertext
quit -sim
# End time: 21:14:54 on Jan 05,2025, Elapsed time: 0:04:49
# Errors: 0, Warnings: 6
# Compile of bitwise_xor_32bit.vhd was successful.
# Compile of counter_24_32bit.vhd was successful.
# Compile of cypher_block.vhd was successful.
# Compile of cypher_block_tb.vhd was successful.
# Compile of lea_encrypt_fsm.vhd was successful.
# Compile of modular_addition_32bit.vhd was successful.
# Compile of mux2to1_32bit.vhd was successful.
# Compile of mux2to1_128bit.vhd was successful.
# Compile of pseudo_RNG.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_128bit.vhd was successful.
# Compile of reverse_32bit_for_LEA_input.vhd was successful.
# Compile of rol1_32bit.vhd was successful.
# Compile of rol2_32bit.vhd was successful.
# Compile of rol3_32bit.vhd was successful.
# Compile of rol6_32bit.vhd was successful.
# Compile of rol9_32bit.vhd was successful.
# Compile of rol11_32bit.vhd was successful.
# Compile of ror3_32bit.vhd was successful.
# Compile of ror5_32bit.vhd was successful.
# Compile of top.vhd was successful.
# Compile of top_tb.vhd was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_tb
# vsim -voptargs="+acc" work.top_tb 
# Start time: 21:15:34 on Jan 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(bench)#1
# Loading work.top(rtl)#1
# Loading work.register_128bit(behavior)#1
# Loading work.mux2to1_128bit(rtl)#1
# Loading work.cypher_block(rtl)#1
# Loading work.reverse_32bit_for_lea_input(rtl)#1
# Loading work.lea_encrypt_fsm(behavior)#1
# Loading work.counter_24_32bit(rtl)#1
# Loading work.register_32bit(behavior)#1
# Loading work.mux2to1_32bit(rtl)#1
# Loading work.rol1_32bit(behavior)#1
# Loading work.rol2_32bit(behavior)#1
# Loading work.rol3_32bit(behavior)#1
# Loading work.modular_addition_32bit(rtl)#1
# Loading work.rol6_32bit(behavior)#1
# Loading work.rol11_32bit(behavior)#1
# Loading work.bitwise_xor_32bit(behavior)#1
# Loading work.rol9_32bit(behavior)#1
# Loading work.ror5_32bit(behavior)#1
# Loading work.ror3_32bit(behavior)#1
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/top_inst/ciphertext(127 downto 0) has no driver.
# This port will contribute value (128'hXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX) to the signal network.
add wave -position insertpoint  \
sim:/top_tb/top_inst/clk \
sim:/top_tb/top_inst/reset \
sim:/top_tb/top_inst/start \
sim:/top_tb/top_inst/masterkey \
sim:/top_tb/top_inst/plaintext \
sim:/top_tb/top_inst/ciphertext \
sim:/top_tb/top_inst/S_IN \
sim:/top_tb/top_inst/S_IV \
sim:/top_tb/top_inst/En_IV \
sim:/top_tb/top_inst/En_Key \
sim:/top_tb/top_inst/DataValid \
sim:/top_tb/top_inst/START_LEA \
sim:/top_tb/top_inst/STOP_LEA \
sim:/top_tb/top_inst/T \
sim:/top_tb/top_inst/X \
sim:/top_tb/top_inst/C \
sim:/top_tb/top_inst/is_busy \
sim:/top_tb/top_inst/isdone \
sim:/top_tb/top_inst/next_IV \
sim:/top_tb/top_inst/OutMUXIV \
sim:/top_tb/top_inst/currentstate \
sim:/top_tb/top_inst/nextstate \
sim:/top_tb/top_inst/IV
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: VicoSilalahi  Hostname: DESKTOP-CHI75ES  ProcessID: 19648
#           Attempting to use alternate WLF file "./wlft68sg6g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft68sg6g
run
add wave -position insertpoint  \
sim:/top_tb/clk
quit -sim
# End time: 21:19:09 on Jan 05,2025, Elapsed time: 0:03:35
# Errors: 0, Warnings: 6
# Compile of bitwise_xor_32bit.vhd was successful.
# Compile of counter_24_32bit.vhd was successful.
# Compile of cypher_block.vhd was successful.
# Compile of cypher_block_tb.vhd was successful.
# Compile of lea_encrypt_fsm.vhd was successful.
# Compile of modular_addition_32bit.vhd was successful.
# Compile of mux2to1_32bit.vhd was successful.
# Compile of mux2to1_128bit.vhd was successful.
# Compile of pseudo_RNG.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_128bit.vhd was successful.
# Compile of reverse_32bit_for_LEA_input.vhd was successful.
# Compile of rol1_32bit.vhd was successful.
# Compile of rol2_32bit.vhd was successful.
# Compile of rol3_32bit.vhd was successful.
# Compile of rol6_32bit.vhd was successful.
# Compile of rol9_32bit.vhd was successful.
# Compile of rol11_32bit.vhd was successful.
# Compile of ror3_32bit.vhd was successful.
# Compile of ror5_32bit.vhd was successful.
# Compile of top.vhd was successful.
# Compile of top_tb.vhd was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_tb
# vsim -voptargs="+acc" work.top_tb 
# Start time: 21:19:20 on Jan 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(bench)#1
# Loading work.top(rtl)#1
# Loading work.register_128bit(behavior)#1
# Loading work.mux2to1_128bit(rtl)#1
# Loading work.cypher_block(rtl)#1
# Loading work.reverse_32bit_for_lea_input(rtl)#1
# Loading work.lea_encrypt_fsm(behavior)#1
# Loading work.counter_24_32bit(rtl)#1
# Loading work.register_32bit(behavior)#1
# Loading work.mux2to1_32bit(rtl)#1
# Loading work.rol1_32bit(behavior)#1
# Loading work.rol2_32bit(behavior)#1
# Loading work.rol3_32bit(behavior)#1
# Loading work.modular_addition_32bit(rtl)#1
# Loading work.rol6_32bit(behavior)#1
# Loading work.rol11_32bit(behavior)#1
# Loading work.bitwise_xor_32bit(behavior)#1
# Loading work.rol9_32bit(behavior)#1
# Loading work.ror5_32bit(behavior)#1
# Loading work.ror3_32bit(behavior)#1
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/top_inst/ciphertext(127 downto 0) has no driver.
# This port will contribute value (128'hXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX) to the signal network.
add wave -position insertpoint  \
sim:/top_tb/top_inst/clk \
sim:/top_tb/top_inst/reset \
sim:/top_tb/top_inst/start \
sim:/top_tb/top_inst/masterkey \
sim:/top_tb/top_inst/plaintext \
sim:/top_tb/top_inst/ciphertext
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: VicoSilalahi  Hostname: DESKTOP-CHI75ES  ProcessID: 19648
#           Attempting to use alternate WLF file "./wlftrz2dnj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrz2dnj
run
add wave -position insertpoint  \
sim:/top_tb/top_inst/cypher_block_inst/Plaintext \
sim:/top_tb/top_inst/cypher_block_inst/Master_Key \
sim:/top_tb/top_inst/cypher_block_inst/Start \
sim:/top_tb/top_inst/cypher_block_inst/Stop \
sim:/top_tb/top_inst/cypher_block_inst/Clock \
sim:/top_tb/top_inst/cypher_block_inst/Ciphertext \
sim:/top_tb/top_inst/cypher_block_inst/o_isdone \
sim:/top_tb/top_inst/cypher_block_inst/delta_0 \
sim:/top_tb/top_inst/cypher_block_inst/delta_1 \
sim:/top_tb/top_inst/cypher_block_inst/delta_2 \
sim:/top_tb/top_inst/cypher_block_inst/delta_3 \
sim:/top_tb/top_inst/cypher_block_inst/is_done_signal \
sim:/top_tb/top_inst/cypher_block_inst/start_signal \
sim:/top_tb/top_inst/cypher_block_inst/stop_signal \
sim:/top_tb/top_inst/cypher_block_inst/P_MUX_signal \
sim:/top_tb/top_inst/cypher_block_inst/K_MUX_signal \
sim:/top_tb/top_inst/cypher_block_inst/C_MUX_signal \
sim:/top_tb/top_inst/cypher_block_inst/En_Reg_All_signal \
sim:/top_tb/top_inst/cypher_block_inst/En_Counter_signal \
sim:/top_tb/top_inst/cypher_block_inst/Res_Counter_signal \
sim:/top_tb/top_inst/cypher_block_inst/Res_Reg_All_signal \
sim:/top_tb/top_inst/cypher_block_inst/Master_Key_for_process_0 \
sim:/top_tb/top_inst/cypher_block_inst/Master_Key_for_process_1 \
sim:/top_tb/top_inst/cypher_block_inst/Master_Key_for_process_2 \
sim:/top_tb/top_inst/cypher_block_inst/Master_Key_for_process_3 \
sim:/top_tb/top_inst/cypher_block_inst/Plaintext_for_process_0 \
sim:/top_tb/top_inst/cypher_block_inst/Plaintext_for_process_1 \
sim:/top_tb/top_inst/cypher_block_inst/Plaintext_for_process_2 \
sim:/top_tb/top_inst/cypher_block_inst/Plaintext_for_process_3 \
sim:/top_tb/top_inst/cypher_block_inst/Ciphertext_after_process_0 \
sim:/top_tb/top_inst/cypher_block_inst/Ciphertext_after_process_1 \
sim:/top_tb/top_inst/cypher_block_inst/Ciphertext_after_process_2 \
sim:/top_tb/top_inst/cypher_block_inst/Ciphertext_after_process_3 \
sim:/top_tb/top_inst/cypher_block_inst/output_CMUX0_to_DREG_C0 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_C0 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL1_to_CMUX_0 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_C1 \
sim:/top_tb/top_inst/cypher_block_inst/output_CMUX1_to_DREG_C1 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_C2 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL1_to_CMUX_1 \
sim:/top_tb/top_inst/cypher_block_inst/output_CMUX2_to_DREG_C2 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL1_to_CMUX_2 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_C3 \
sim:/top_tb/top_inst/cypher_block_inst/output_CMUX3_to_DREG_C3 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL1_to_CMUX_3 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL1_to_mod_addition_t1 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL2_to_mod_addition_t2 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL3_to_mod_addition_t3 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL1_to_TMUX_0 \
sim:/top_tb/top_inst/cypher_block_inst/output_TMUX0_to_DREG_T0 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_T0 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL3_to_TMUX_1 \
sim:/top_tb/top_inst/cypher_block_inst/output_TMUX1_to_DREG_T1 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_T1 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL6_to_TMUX_2 \
sim:/top_tb/top_inst/cypher_block_inst/output_TMUX2_to_DREG_T2 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_T2 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL11_to_TMUX_3 \
sim:/top_tb/top_inst/cypher_block_inst/output_TMUX3_to_DREG_T3 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_T3 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_T0 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_T1 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_T2 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_T3 \
sim:/top_tb/top_inst/cypher_block_inst/RK0 \
sim:/top_tb/top_inst/cypher_block_inst/RK1 \
sim:/top_tb/top_inst/cypher_block_inst/RK2 \
sim:/top_tb/top_inst/cypher_block_inst/RK3 \
sim:/top_tb/top_inst/cypher_block_inst/RK4 \
sim:/top_tb/top_inst/cypher_block_inst/RK5 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROL9_to_PMUX_0 \
sim:/top_tb/top_inst/cypher_block_inst/output_PMUX0_to_DREG_P0 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_P0 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROR5_to_PMUX_1 \
sim:/top_tb/top_inst/cypher_block_inst/output_PMUX1_to_DREG_P1 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_P1 \
sim:/top_tb/top_inst/cypher_block_inst/output_ROR3_to_PMUX_2 \
sim:/top_tb/top_inst/cypher_block_inst/output_PMUX2_to_DREG_P2 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_P2 \
sim:/top_tb/top_inst/cypher_block_inst/output_PMUX3_to_DREG_P3 \
sim:/top_tb/top_inst/cypher_block_inst/QREG_P3 \
sim:/top_tb/top_inst/cypher_block_inst/QXOR_X0_RK_0 \
sim:/top_tb/top_inst/cypher_block_inst/QXOR_X1_RK_1 \
sim:/top_tb/top_inst/cypher_block_inst/QXOR_X1_RK_2 \
sim:/top_tb/top_inst/cypher_block_inst/QXOR_X2_RK_3 \
sim:/top_tb/top_inst/cypher_block_inst/QXOR_X2_RK_4 \
sim:/top_tb/top_inst/cypher_block_inst/QXOR_X3_RK_5 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_XOR_0_XOR_1 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_XOR_2_XOR_3 \
sim:/top_tb/top_inst/cypher_block_inst/QMOD_ADD_XOR_4_XOR_5 \
sim:/top_tb/top_inst/cypher_block_inst/count_not_used_signal
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/top_inst/ciphertext(127 downto 0) has no driver.
# This port will contribute value (128'hXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX) to the signal network.
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Warning: (vsim-8683) Uninitialized out port /top_tb/top_inst/ciphertext(127 downto 0) has no driver.
# This port will contribute value (128'hXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX) to the signal network.
run
quit -sim
# End time: 21:23:19 on Jan 05,2025, Elapsed time: 0:03:59
# Errors: 0, Warnings: 3
# Compile of bitwise_xor_32bit.vhd was successful.
# Compile of counter_24_32bit.vhd was successful.
# Compile of cypher_block.vhd was successful.
# Compile of cypher_block_tb.vhd was successful.
# Compile of lea_encrypt_fsm.vhd was successful.
# Compile of modular_addition_32bit.vhd was successful.
# Compile of mux2to1_32bit.vhd was successful.
# Compile of mux2to1_128bit.vhd was successful.
# Compile of pseudo_RNG.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_128bit.vhd was successful.
# Compile of reverse_32bit_for_LEA_input.vhd was successful.
# Compile of rol1_32bit.vhd was successful.
# Compile of rol2_32bit.vhd was successful.
# Compile of rol3_32bit.vhd was successful.
# Compile of rol6_32bit.vhd was successful.
# Compile of rol9_32bit.vhd was successful.
# Compile of rol11_32bit.vhd was successful.
# Compile of ror3_32bit.vhd was successful.
# Compile of ror5_32bit.vhd was successful.
# Compile of top.vhd was successful.
# Compile of top_tb.vhd was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_tb
# vsim -voptargs="+acc" work.top_tb 
# Start time: 21:23:29 on Jan 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "top(rtl)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(bench)#1
# Loading work.top(rtl)#1
# Loading work.register_128bit(behavior)#1
# Loading work.mux2to1_128bit(rtl)#1
# Loading work.cypher_block(rtl)#1
# Loading work.reverse_32bit_for_lea_input(rtl)#1
# Loading work.lea_encrypt_fsm(behavior)#1
# Loading work.counter_24_32bit(rtl)#1
# Loading work.register_32bit(behavior)#1
# Loading work.mux2to1_32bit(rtl)#1
# Loading work.rol1_32bit(behavior)#1
# Loading work.rol2_32bit(behavior)#1
# Loading work.rol3_32bit(behavior)#1
# Loading work.modular_addition_32bit(rtl)#1
# Loading work.rol6_32bit(behavior)#1
# Loading work.rol11_32bit(behavior)#1
# Loading work.bitwise_xor_32bit(behavior)#1
# Loading work.rol9_32bit(behavior)#1
# Loading work.ror5_32bit(behavior)#1
# Loading work.ror3_32bit(behavior)#1
add wave -position insertpoint  \
sim:/top_tb/clk \
sim:/top_tb/reset \
sim:/top_tb/start \
sim:/top_tb/masterkey \
sim:/top_tb/plaintext \
sim:/top_tb/ciphertext \
sim:/top_tb/clk_period
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: VicoSilalahi  Hostname: DESKTOP-CHI75ES  ProcessID: 19648
#           Attempting to use alternate WLF file "./wlftg8sexz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg8sexz
# Note :: PA Debug File '' not found. PA Dataflow Coloring not enabled.
add wave -position insertpoint  \
sim:/top_tb/top_inst/isdone
run
add wave -position insertpoint  \
sim:/top_tb/clk \
sim:/top_tb/reset \
sim:/top_tb/start \
sim:/top_tb/masterkey \
sim:/top_tb/plaintext \
sim:/top_tb/ciphertext \
sim:/top_tb/clk_period
add wave -position insertpoint  \
sim:/top_tb/top_inst/isdone
add wave -position insertpoint  \
sim:/top_tb/top_inst/currentstate \
sim:/top_tb/top_inst/nextstate
add wave -position insertpoint  \
sim:/top_tb/clk \
sim:/top_tb/reset \
sim:/top_tb/start \
sim:/top_tb/masterkey \
sim:/top_tb/plaintext \
sim:/top_tb/ciphertext \
sim:/top_tb/clk_period
add wave -position insertpoint  \
sim:/top_tb/top_inst/clk \
sim:/top_tb/top_inst/reset \
sim:/top_tb/top_inst/start \
sim:/top_tb/top_inst/masterkey \
sim:/top_tb/top_inst/plaintext \
sim:/top_tb/top_inst/ciphertext \
sim:/top_tb/top_inst/S_IN \
sim:/top_tb/top_inst/S_IV \
sim:/top_tb/top_inst/En_IV \
sim:/top_tb/top_inst/En_Key \
sim:/top_tb/top_inst/DataValid \
sim:/top_tb/top_inst/START_LEA \
sim:/top_tb/top_inst/STOP_LEA \
sim:/top_tb/top_inst/T \
sim:/top_tb/top_inst/X \
sim:/top_tb/top_inst/C \
sim:/top_tb/top_inst/is_busy \
sim:/top_tb/top_inst/isdone \
sim:/top_tb/top_inst/next_IV \
sim:/top_tb/top_inst/OutMUXIV \
sim:/top_tb/top_inst/currentstate \
sim:/top_tb/top_inst/nextstate \
sim:/top_tb/top_inst/IV
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
quit -sim
# End time: 21:28:49 on Jan 05,2025, Elapsed time: 0:05:20
# Errors: 0, Warnings: 2
# Compile of bitwise_xor_32bit.vhd was successful.
# Compile of counter_24_32bit.vhd was successful.
# Compile of cypher_block.vhd was successful.
# Compile of cypher_block_tb.vhd was successful.
# Compile of lea_encrypt_fsm.vhd was successful.
# Compile of modular_addition_32bit.vhd was successful.
# Compile of mux2to1_32bit.vhd was successful.
# Compile of mux2to1_128bit.vhd was successful.
# Compile of pseudo_RNG.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_128bit.vhd was successful.
# Compile of reverse_32bit_for_LEA_input.vhd was successful.
# Compile of rol1_32bit.vhd was successful.
# Compile of rol2_32bit.vhd was successful.
# Compile of rol3_32bit.vhd was successful.
# Compile of rol6_32bit.vhd was successful.
# Compile of rol9_32bit.vhd was successful.
# Compile of rol11_32bit.vhd was successful.
# Compile of ror3_32bit.vhd was successful.
# Compile of ror5_32bit.vhd was successful.
# Compile of top.vhd was successful.
# Compile of top_tb.vhd was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_tb
# vsim -voptargs="+acc" work.top_tb 
# Start time: 21:29:00 on Jan 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(bench)#1
# Loading work.top(rtl)#1
# Loading work.register_128bit(behavior)#1
# Loading work.mux2to1_128bit(rtl)#1
# Loading work.cypher_block(rtl)#1
# Loading work.reverse_32bit_for_lea_input(rtl)#1
# Loading work.lea_encrypt_fsm(behavior)#1
# Loading work.counter_24_32bit(rtl)#1
# Loading work.register_32bit(behavior)#1
# Loading work.mux2to1_32bit(rtl)#1
# Loading work.rol1_32bit(behavior)#1
# Loading work.rol2_32bit(behavior)#1
# Loading work.rol3_32bit(behavior)#1
# Loading work.modular_addition_32bit(rtl)#1
# Loading work.rol6_32bit(behavior)#1
# Loading work.rol11_32bit(behavior)#1
# Loading work.bitwise_xor_32bit(behavior)#1
# Loading work.rol9_32bit(behavior)#1
# Loading work.ror5_32bit(behavior)#1
# Loading work.ror3_32bit(behavior)#1
add wave -position insertpoint  \
sim:/top_tb/clk \
sim:/top_tb/reset \
sim:/top_tb/start \
sim:/top_tb/masterkey \
sim:/top_tb/plaintext \
sim:/top_tb/ciphertext \
sim:/top_tb/clk_period
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: VicoSilalahi  Hostname: DESKTOP-CHI75ES  ProcessID: 19648
#           Attempting to use alternate WLF file "./wlfts502jy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts502jy
add wave -position insertpoint  \
sim:/top_tb/top_inst/clk \
sim:/top_tb/top_inst/reset \
sim:/top_tb/top_inst/start \
sim:/top_tb/top_inst/masterkey \
sim:/top_tb/top_inst/plaintext \
sim:/top_tb/top_inst/ciphertext \
sim:/top_tb/top_inst/S_IN \
sim:/top_tb/top_inst/S_IV \
sim:/top_tb/top_inst/En_IV \
sim:/top_tb/top_inst/En_Key \
sim:/top_tb/top_inst/DataValid \
sim:/top_tb/top_inst/START_LEA \
sim:/top_tb/top_inst/STOP_LEA \
sim:/top_tb/top_inst/T \
sim:/top_tb/top_inst/X \
sim:/top_tb/top_inst/C \
sim:/top_tb/top_inst/is_busy \
sim:/top_tb/top_inst/isdone \
sim:/top_tb/top_inst/next_IV \
sim:/top_tb/top_inst/OutMUXIV \
sim:/top_tb/top_inst/currentstate \
sim:/top_tb/top_inst/nextstate \
sim:/top_tb/top_inst/IV
run
add wave -position insertpoint  \
sim:/top_tb/top_inst/clk \
sim:/top_tb/top_inst/reset \
sim:/top_tb/top_inst/start \
sim:/top_tb/top_inst/masterkey \
sim:/top_tb/top_inst/plaintext \
sim:/top_tb/top_inst/ciphertext \
sim:/top_tb/top_inst/S_IN \
sim:/top_tb/top_inst/S_IV \
sim:/top_tb/top_inst/En_IV \
sim:/top_tb/top_inst/En_Key \
sim:/top_tb/top_inst/DataValid \
sim:/top_tb/top_inst/START_LEA \
sim:/top_tb/top_inst/STOP_LEA \
sim:/top_tb/top_inst/T \
sim:/top_tb/top_inst/X \
sim:/top_tb/top_inst/C \
sim:/top_tb/top_inst/is_busy \
sim:/top_tb/top_inst/isdone \
sim:/top_tb/top_inst/next_IV \
sim:/top_tb/top_inst/OutMUXIV \
sim:/top_tb/top_inst/currentstate \
sim:/top_tb/top_inst/nextstate \
sim:/top_tb/top_inst/IV
quit -sim
# End time: 21:56:03 on Jan 05,2025, Elapsed time: 0:27:03
# Errors: 0, Warnings: 5
# Compile of bitwise_xor_32bit.vhd was successful.
# Compile of counter_24_32bit.vhd was successful.
# Compile of cypher_block.vhd was successful.
# Compile of cypher_block_tb.vhd was successful.
# Compile of lea_encrypt_fsm.vhd was successful.
# Compile of modular_addition_32bit.vhd was successful.
# Compile of mux2to1_32bit.vhd was successful.
# Compile of mux2to1_128bit.vhd was successful.
# Compile of pseudo_RNG.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_128bit.vhd was successful.
# Compile of reverse_32bit_for_LEA_input.vhd was successful.
# Compile of rol1_32bit.vhd was successful.
# Compile of rol2_32bit.vhd was successful.
# Compile of rol3_32bit.vhd was successful.
# Compile of rol6_32bit.vhd was successful.
# Compile of rol9_32bit.vhd was successful.
# Compile of rol11_32bit.vhd was successful.
# Compile of ror3_32bit.vhd was successful.
# Compile of ror5_32bit.vhd was successful.
# Compile of top.vhd was successful.
# Compile of top_tb.vhd was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_tb
# vsim -voptargs="+acc" work.top_tb 
# Start time: 21:56:14 on Jan 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "top(rtl)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(bench)#1
# Loading work.top(rtl)#1
# Loading work.register_128bit(behavior)#1
# Loading work.mux2to1_128bit(rtl)#1
# Loading work.cypher_block(rtl)#1
# Loading work.reverse_32bit_for_lea_input(rtl)#1
# Loading work.lea_encrypt_fsm(behavior)#1
# Loading work.counter_24_32bit(rtl)#1
# Loading work.register_32bit(behavior)#1
# Loading work.mux2to1_32bit(rtl)#1
# Loading work.rol1_32bit(behavior)#1
# Loading work.rol2_32bit(behavior)#1
# Loading work.rol3_32bit(behavior)#1
# Loading work.modular_addition_32bit(rtl)#1
# Loading work.rol6_32bit(behavior)#1
# Loading work.rol11_32bit(behavior)#1
# Loading work.bitwise_xor_32bit(behavior)#1
# Loading work.rol9_32bit(behavior)#1
# Loading work.ror5_32bit(behavior)#1
# Loading work.ror3_32bit(behavior)#1
add wave -position insertpoint  \
sim:/top_tb/top_inst/clk \
sim:/top_tb/top_inst/reset \
sim:/top_tb/top_inst/start \
sim:/top_tb/top_inst/ds \
sim:/top_tb/top_inst/ptxr \
sim:/top_tb/top_inst/masterkey \
sim:/top_tb/top_inst/plaintext \
sim:/top_tb/top_inst/ciphertext \
sim:/top_tb/top_inst/S_IN \
sim:/top_tb/top_inst/S_IV \
sim:/top_tb/top_inst/En_IV \
sim:/top_tb/top_inst/En_Key \
sim:/top_tb/top_inst/DataValid \
sim:/top_tb/top_inst/START_LEA \
sim:/top_tb/top_inst/STOP_LEA \
sim:/top_tb/top_inst/T \
sim:/top_tb/top_inst/X \
sim:/top_tb/top_inst/C \
sim:/top_tb/top_inst/is_busy \
sim:/top_tb/top_inst/isdone \
sim:/top_tb/top_inst/data_sent \
sim:/top_tb/top_inst/plaintext_ready \
sim:/top_tb/top_inst/next_IV \
sim:/top_tb/top_inst/OutMUXIV \
sim:/top_tb/top_inst/currentstate \
sim:/top_tb/top_inst/nextstate \
sim:/top_tb/top_inst/IV
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: VicoSilalahi  Hostname: DESKTOP-CHI75ES  ProcessID: 19648
#           Attempting to use alternate WLF file "./wlft74ge67".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft74ge67
run
add wave -position insertpoint  \
sim:/top_tb/top_inst/cypher_block_inst/CONTROL_CIRCUIT/currentstate
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
quit -sim
quit -sim
# End time: 22:01:39 on Jan 05,2025, Elapsed time: 0:05:25
# Errors: 0, Warnings: 2
vsim -voptargs=+acc work.top_tb
# vsim -voptargs="+acc" work.top_tb 
# Start time: 22:01:43 on Jan 05,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(bench)#1
# Loading work.top(rtl)#1
# Loading work.register_128bit(behavior)#1
# Loading work.mux2to1_128bit(rtl)#1
# Loading work.cypher_block(rtl)#1
# Loading work.reverse_32bit_for_lea_input(rtl)#1
# Loading work.lea_encrypt_fsm(behavior)#1
# Loading work.counter_24_32bit(rtl)#1
# Loading work.register_32bit(behavior)#1
# Loading work.mux2to1_32bit(rtl)#1
# Loading work.rol1_32bit(behavior)#1
# Loading work.rol2_32bit(behavior)#1
# Loading work.rol3_32bit(behavior)#1
# Loading work.modular_addition_32bit(rtl)#1
# Loading work.rol6_32bit(behavior)#1
# Loading work.rol11_32bit(behavior)#1
# Loading work.bitwise_xor_32bit(behavior)#1
# Loading work.rol9_32bit(behavior)#1
# Loading work.ror5_32bit(behavior)#1
# Loading work.ror3_32bit(behavior)#1
# Compile of bitwise_xor_32bit.vhd was successful.
# Compile of counter_24_32bit.vhd was successful.
# Compile of cypher_block.vhd was successful.
# Compile of cypher_block_tb.vhd was successful.
# Compile of lea_encrypt_fsm.vhd was successful.
# Compile of modular_addition_32bit.vhd was successful.
# Compile of mux2to1_32bit.vhd was successful.
# Compile of mux2to1_128bit.vhd was successful.
# Compile of pseudo_RNG.vhd was successful.
# Compile of register_32bit.vhd was successful.
# Compile of register_128bit.vhd was successful.
# Compile of reverse_32bit_for_LEA_input.vhd was successful.
# Compile of rol1_32bit.vhd was successful.
# Compile of rol2_32bit.vhd was successful.
# Compile of rol3_32bit.vhd was successful.
# Compile of rol6_32bit.vhd was successful.
# Compile of rol9_32bit.vhd was successful.
# Compile of rol11_32bit.vhd was successful.
# Compile of ror3_32bit.vhd was successful.
# Compile of ror5_32bit.vhd was successful.
# Compile of top.vhd was successful.
# Compile of top_tb.vhd was successful.
# 22 compiles, 0 failed with no errors.
quit -sim
# End time: 22:02:02 on Jan 05,2025, Elapsed time: 0:00:19
# Errors: 0, Warnings: 3
vsim -voptargs=+acc work.top_tb
# vsim -voptargs="+acc" work.top_tb 
# Start time: 22:02:06 on Jan 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(bench)#1
# Loading work.top(rtl)#1
# Loading work.register_128bit(behavior)#1
# Loading work.mux2to1_128bit(rtl)#1
# Loading work.cypher_block(rtl)#1
# Loading work.reverse_32bit_for_lea_input(rtl)#1
# Loading work.lea_encrypt_fsm(behavior)#1
# Loading work.counter_24_32bit(rtl)#1
# Loading work.register_32bit(behavior)#1
# Loading work.mux2to1_32bit(rtl)#1
# Loading work.rol1_32bit(behavior)#1
# Loading work.rol2_32bit(behavior)#1
# Loading work.rol3_32bit(behavior)#1
# Loading work.modular_addition_32bit(rtl)#1
# Loading work.rol6_32bit(behavior)#1
# Loading work.rol11_32bit(behavior)#1
# Loading work.bitwise_xor_32bit(behavior)#1
# Loading work.rol9_32bit(behavior)#1
# Loading work.ror5_32bit(behavior)#1
# Loading work.ror3_32bit(behavior)#1
add wave -position insertpoint  \
sim:/top_tb/top_inst/clk \
sim:/top_tb/top_inst/reset \
sim:/top_tb/top_inst/start \
sim:/top_tb/top_inst/ds \
sim:/top_tb/top_inst/ptxr \
sim:/top_tb/top_inst/masterkey \
sim:/top_tb/top_inst/plaintext \
sim:/top_tb/top_inst/ciphertext \
sim:/top_tb/top_inst/S_IN \
sim:/top_tb/top_inst/S_IV \
sim:/top_tb/top_inst/En_IV \
sim:/top_tb/top_inst/En_Key \
sim:/top_tb/top_inst/DataValid \
sim:/top_tb/top_inst/START_LEA \
sim:/top_tb/top_inst/STOP_LEA \
sim:/top_tb/top_inst/T \
sim:/top_tb/top_inst/X \
sim:/top_tb/top_inst/C \
sim:/top_tb/top_inst/is_busy \
sim:/top_tb/top_inst/isdone \
sim:/top_tb/top_inst/data_sent \
sim:/top_tb/top_inst/plaintext_ready \
sim:/top_tb/top_inst/next_IV \
sim:/top_tb/top_inst/OutMUXIV \
sim:/top_tb/top_inst/currentstate \
sim:/top_tb/top_inst/nextstate \
sim:/top_tb/top_inst/IV
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: VicoSilalahi  Hostname: DESKTOP-CHI75ES  ProcessID: 19648
#           Attempting to use alternate WLF file "./wlft52s9sj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft52s9sj
run
# Compile of top_tb.vhd was successful.
quit -sim
# End time: 22:06:34 on Jan 05,2025, Elapsed time: 0:04:28
# Errors: 0, Warnings: 5
vsim -voptargs=+acc work.top_tb
# vsim -voptargs="+acc" work.top_tb 
# Start time: 22:06:36 on Jan 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top_tb(bench)#1
# Loading work.top(rtl)#1
# Loading work.register_128bit(behavior)#1
# Loading work.mux2to1_128bit(rtl)#1
# Loading work.cypher_block(rtl)#1
# Loading work.reverse_32bit_for_lea_input(rtl)#1
# Loading work.lea_encrypt_fsm(behavior)#1
# Loading work.counter_24_32bit(rtl)#1
# Loading work.register_32bit(behavior)#1
# Loading work.mux2to1_32bit(rtl)#1
# Loading work.rol1_32bit(behavior)#1
# Loading work.rol2_32bit(behavior)#1
# Loading work.rol3_32bit(behavior)#1
# Loading work.modular_addition_32bit(rtl)#1
# Loading work.rol6_32bit(behavior)#1
# Loading work.rol11_32bit(behavior)#1
# Loading work.bitwise_xor_32bit(behavior)#1
# Loading work.rol9_32bit(behavior)#1
# Loading work.ror5_32bit(behavior)#1
# Loading work.ror3_32bit(behavior)#1
add wave -position insertpoint  \
sim:/top_tb/top_inst/clk \
sim:/top_tb/top_inst/reset \
sim:/top_tb/top_inst/start \
sim:/top_tb/top_inst/ds \
sim:/top_tb/top_inst/ptxr \
sim:/top_tb/top_inst/masterkey \
sim:/top_tb/top_inst/plaintext \
sim:/top_tb/top_inst/ciphertext \
sim:/top_tb/top_inst/S_IN \
sim:/top_tb/top_inst/S_IV \
sim:/top_tb/top_inst/En_IV \
sim:/top_tb/top_inst/En_Key \
sim:/top_tb/top_inst/DataValid \
sim:/top_tb/top_inst/START_LEA \
sim:/top_tb/top_inst/STOP_LEA \
sim:/top_tb/top_inst/T \
sim:/top_tb/top_inst/X \
sim:/top_tb/top_inst/C \
sim:/top_tb/top_inst/is_busy \
sim:/top_tb/top_inst/isdone \
sim:/top_tb/top_inst/data_sent \
sim:/top_tb/top_inst/plaintext_ready \
sim:/top_tb/top_inst/next_IV \
sim:/top_tb/top_inst/OutMUXIV \
sim:/top_tb/top_inst/currentstate \
sim:/top_tb/top_inst/nextstate \
sim:/top_tb/top_inst/IV
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: VicoSilalahi  Hostname: DESKTOP-CHI75ES  ProcessID: 19648
#           Attempting to use alternate WLF file "./wlftmmj0y4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmmj0y4
run
# End time: 22:07:52 on Jan 05,2025, Elapsed time: 0:01:16
# Errors: 0, Warnings: 4
