// Seed: 1638834388
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input wire id_2,
    output tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input tri id_6,
    input tri id_7,
    output tri id_8,
    output supply0 id_9,
    input uwire id_10,
    output uwire id_11,
    output uwire id_12,
    input wor id_13,
    input wor id_14
);
  id_16(
      .id_0(1), .id_1(id_6), .id_2(-1)
  );
  assign module_1.id_14 = 0;
endmodule
macromodule module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    id_16,
    input tri1 id_3,
    output supply0 id_4,
    output wire id_5,
    input wor id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input tri id_12,
    input tri1 id_13,
    output tri0 id_14
);
  wire id_17;
  always id_4 = id_16;
  always id_4.id_0 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_16,
      id_5,
      id_8,
      id_12,
      id_2,
      id_16,
      id_9,
      id_14,
      id_10,
      id_0,
      id_1
  );
  assign id_4 = 1;
  wire id_18;
  assign id_2 = 1;
endmodule
