simVerilogNetlistFileList = '(
    (("currentstate_synth" "current_state") 
	("cds11/netlist" "cds11/map" "schematic")
    ) 
    (("muddlib11" "mux2_c_1x") 
	("cds10/netlist" "cds10/map" "cmos_sch")
    ) 
    (("muddlib11" "and2_1x") 
	("cds4/netlist" "cds4/map" "cmos_sch")
    ) 
    (("muddlib11" "nand2_2x") 
	("cds3/netlist" "cds3/map" "cmos_sch")
    ) 
    (("muddlib11" "nand2_1x") 
	("cds5/netlist" "cds5/map" "cmos_sch")
    )
    (("muddlib11" "inv_4x") 
	("cds2/netlist" "cds2/map" "cmos_sch")
    ) 
    (("muddlib11" "nor2_2x") 
	("cds8/netlist" "cds8/map" "cmos_sch")
    ) 
    (("muddlib11" "a2o1_1x") 
	("cds6/netlist" "cds6/map" "cmos_sch")
    ) 
    (("muddlib11" "nor2_1x") 
	("cds7/netlist" "cds7/map" "cmos_sch")
    ) 
    (("muddlib11" "inv_1x") 
	("cds1/netlist" "cds1/map" "cmos_sch")
    )
    (("muddlib11" "latch_c_1x") 
	("cds0/netlist" "cds0/map" "cmos_sch")
    )
)
simVerilogNetlistFileLibList = '("currentstate_synth" "muddlib11")
simVerilogNetlistFileCellList = '(
    ("muddlib11" 
	("latch_c_1x" "inv_1x" "nor2_1x" "a2o1_1x" "nor2_2x"
	    "inv_4x" "nand2_1x" "nand2_2x" "and2_1x" "mux2_c_1x"
	)
    ) 
    ("currentstate_synth" 
	("current_state")
    )
)
hnlIncrementalDirectory = '"ihnl"
