$date
	Sun Oct  8 10:56:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_test_banch $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # bit1 $end
$var reg 1 $ bit2 $end
$var reg 1 % cbit $end
$scope module M1 $end
$var wire 1 # bit1 $end
$var wire 1 $ bit2 $end
$var wire 1 % cbit $end
$var wire 1 ! sum $end
$var wire 1 & inter1_sum $end
$var wire 1 ' inter1_carry $end
$var wire 1 " carry $end
$scope module M1 $end
$var wire 1 # bit1 $end
$var wire 1 $ bit2 $end
$var wire 1 ' carry $end
$var wire 1 & sum $end
$upscope $end
$scope module M2 $end
$var wire 1 & bit1 $end
$var wire 1 % bit2 $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#1
1!
1%
#2
1&
0%
1$
#3
0!
1"
1%
#4
1!
0"
0%
0$
1#
#5
0!
1"
1%
#6
0"
0&
1'
0%
1$
#7
1!
1%
