Fitter Status : Successful - Sun Apr 30 04:09:32 2017
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : course-project
Top-level Entity Name : CU
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 10 %
    Combinational ALUTs : 832 / 12,480 ( 7 % )
    Dedicated logic registers : 854 / 12,480 ( 7 % )
Total registers : 854
Total pins : 33 / 343 ( 10 % )
Total virtual pins : 0
Total block memory bits : 77,824 / 419,328 ( 19 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
