{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598390952110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598390952111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 25 17:29:11 2020 " "Processing started: Tue Aug 25 17:29:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598390952111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390952111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bridge_top -c bridge_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off bridge_top -c bridge_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390952119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598390956160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598390956160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_project/tb/fsm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_project/tb/fsm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_tb " "Found entity 1: fsm_tb" {  } { { "../TB/fsm_tb.v" "" { Text "D:/VLSI_Project/TB/fsm_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598390983541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390983541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_project/tb/ahb_slave_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_project/tb/ahb_slave_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_slave_tb " "Found entity 1: ahb_slave_tb" {  } { { "../TB/ahb_slave_tb.v" "" { Text "D:/VLSI_Project/TB/ahb_slave_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598390983567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390983567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_project/rtl/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_project/rtl/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598390983624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390983624 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ahb_slave.v(50) " "Verilog HDL information at ahb_slave.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/ahb_slave.v" "" { Text "D:/VLSI_Project/RTL/ahb_slave.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598390983651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_project/rtl/ahb_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_project/rtl/ahb_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_slave " "Found entity 1: ahb_slave" {  } { { "../RTL/ahb_slave.v" "" { Text "D:/VLSI_Project/RTL/ahb_slave.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598390983654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390983654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_project/rtl/bridge_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_project/rtl/bridge_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_top " "Found entity 1: bridge_top" {  } { { "../RTL/bridge_top.v" "" { Text "D:/VLSI_Project/RTL/bridge_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598390983679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390983679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Hrdata fsm_tb.v(12) " "Verilog HDL Implicit Net warning at fsm_tb.v(12): created implicit net for \"Hrdata\"" {  } { { "../TB/fsm_tb.v" "" { Text "D:/VLSI_Project/TB/fsm_tb.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598390983681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bridge_top " "Elaborating entity \"bridge_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598390984041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_slave ahb_slave:a_s " "Elaborating entity \"ahb_slave\" for hierarchy \"ahb_slave:a_s\"" {  } { { "../RTL/bridge_top.v" "a_s" { Text "D:/VLSI_Project/RTL/bridge_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598390984435 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Valid ahb_slave.v(101) " "Verilog HDL Always Construct warning at ahb_slave.v(101): inferring latch(es) for variable \"Valid\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/ahb_slave.v" "" { Text "D:/VLSI_Project/RTL/ahb_slave.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598390984502 "|bridge_top|ahb_slave:a_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valid ahb_slave.v(101) " "Inferred latch for \"Valid\" at ahb_slave.v(101)" {  } { { "../RTL/ahb_slave.v" "" { Text "D:/VLSI_Project/RTL/ahb_slave.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984506 "|bridge_top|ahb_slave:a_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm_blk " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm_blk\"" {  } { { "../RTL/bridge_top.v" "fsm_blk" { Text "D:/VLSI_Project/RTL/bridge_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598390984557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr fsm.v(18) " "Verilog HDL or VHDL warning at fsm.v(18): object \"addr\" assigned a value but never read" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598390984559 "|bridge_top|fsm:fsm_blk"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwdata_temp fsm.v(83) " "Verilog HDL Always Construct warning at fsm.v(83): inferring latch(es) for variable \"pwdata_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598390984563 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[0\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[0\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984571 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[1\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[1\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984571 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[2\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[2\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984571 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[3\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[3\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984571 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[4\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[4\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984572 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[5\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[5\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984572 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[6\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[6\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984572 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[7\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[7\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984572 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[8\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[8\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984572 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[9\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[9\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984572 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[10\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[10\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984573 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[11\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[11\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984573 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[12\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[12\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984573 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[13\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[13\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984573 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[14\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[14\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984574 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[15\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[15\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984574 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[16\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[16\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984574 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[17\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[17\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984574 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[18\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[18\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984574 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[19\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[19\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984574 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[20\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[20\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984574 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[21\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[21\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984575 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[22\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[22\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984575 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[23\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[23\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984575 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[24\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[24\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984575 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[25\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[25\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984575 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[26\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[26\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984576 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[27\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[27\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984576 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[28\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[28\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984576 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[29\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[29\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984576 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[30\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[30\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984576 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[31\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[31\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390984576 "|bridge_top|fsm:fsm_blk"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598390988560 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598390989400 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VLSI_Project/Syn/output_files/bridge_top.map.smsg " "Generated suppressed messages file D:/VLSI_Project/Syn/output_files/bridge_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390989904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598390990732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598390990732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "484 " "Implemented 484 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598390991803 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598390991803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598390991803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598390991803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598390991855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 25 17:29:51 2020 " "Processing ended: Tue Aug 25 17:29:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598390991855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598390991855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598390991855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598390991855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1598391000243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598391000245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 25 17:29:57 2020 " "Processing started: Tue Aug 25 17:29:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598391000245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1598391000245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bridge_top -c bridge_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bridge_top -c bridge_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1598391000245 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1598391002091 ""}
{ "Info" "0" "" "Project  = bridge_top" {  } {  } 0 0 "Project  = bridge_top" 0 0 "Fitter" 0 0 1598391002094 ""}
{ "Info" "0" "" "Revision = bridge_top" {  } {  } 0 0 "Revision = bridge_top" 0 0 "Fitter" 0 0 1598391002097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1598391002511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1598391002512 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bridge_top 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"bridge_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1598391002561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598391002835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598391002835 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1598391004569 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1598391005203 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1598391006866 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "204 204 " "No exact pin location assignment(s) for 204 pins of 204 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1598391007572 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1598391033150 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Hclk~inputCLKENA0 207 global CLKCTRL_G10 " "Hclk~inputCLKENA0 with 207 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1598391036500 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Hreset~inputCLKENA0 207 global CLKCTRL_G8 " "Hreset~inputCLKENA0 with 207 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1598391036500 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1598391036500 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598391036522 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1598391036979 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598391036983 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598391036990 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1598391036994 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1598391036995 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1598391036997 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1598391043501 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bridge_top.sdc " "Synopsys Design Constraints File file not found: 'bridge_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1598391043631 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1598391043648 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1598391043721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1598391043729 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1598391043733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1598391044316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1598391044344 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1598391044344 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:40 " "Fitter preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598391046404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1598391066379 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1598391070828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598391075918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1598391087364 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1598391104122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598391104122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1598391113167 ""}
{ "Error" "EMSG_PDB_OUT_OF_MEMORY" "quartus_fit.exe " "Out of memory in module quartus_fit.exe (6911 megabytes used)" {  } {  } 0 114016 "Out of memory in module !s! (%d megabytes used)" 0 0 "Fitter" 0 -1 0 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_fit " "Current module quartus_fit ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Fitter" 0 -1 1598391129447 ""}
