{
  "productNum": 4098,
  "productName": "SLSC-12201",

  "vendorNum": 4243,
  "vendorName": "National Instruments",
  "vendorPrefix": "NI",

  "capsVersion": "1.0.2f0",
  "capsSpecVersion": 2,
  "capsSpecOldestCompatibleVersion": 2,

  "enums": [
    {
      "name": "NI.Line.Direction",
      "description-en": "Enumerated values for the direction and output topology of a DIO line",
      "values": [
        {
          "name": "Input",
          "description-en": "Route line from the front I/O connector to the rear I/O connector",
          "value": 0
        },
        {
          "name": "Output_Source",
          "description-en": "Route line from the rear I/O connector to the front I/O connector with sourcing output topology",
          "value": 1
        },
        {
          "name": "Output_Sink",
          "description-en": "Route line from the rear I/O connector to the front I/O connector with sinking output topology",
          "value": 2
        },
        {
          "name": "Output_PushPull",
          "description-en": "Route line from the rear I/O connector to the front I/O connector with push-pull output topology",
          "value": 3
        }
      ]
    },
    {
      "name": "NI.VsupSource",
      "description-en": "Enumerated values for the selection of the bank's voltage source",
      "values": [
        {
          "name": "Vsup_Off",
          "description-en": "Select neither supply voltage",
          "value": 0
        },
        {
          "name": "Vsup_0",
          "description-en": "Select supply voltage 0",
          "value": 1
        },
        {
          "name": "Vsup_1",
          "description-en": "Select supply voltage 1",
          "value": 2
        }
      ]
    }
  ],

  "properties": [
    {
      "name": "NI.ModuleControllerVersion",
      "description-en": "Module Controller Version",
      "documentation-en": "The version is the timestamp, in hexadecimal format, of the time the Module Controller firmware was compiled.",
      "dataType": "UInt32",
      "bitfield": "RevisionReg/ModuleControllerVersion",
      "access": "ReadOnly"
    },
    {
      "name": "NI.RearBufferState",
      "description-en": "Logic states of all rear I/O connector input buffers",
      "documentation-en": "Reading this property retrieves the current logic states of the rear I/O connector input buffers. This retrieval is software controlled, so the actual sampling time of the inputs is not deterministic. The lines are simultaneously sampled in hardware. The value at each bit position is a function of the logic state at the XJ2 pin and the corresponding line's direction and enable configuration. An enabled line configured as an input will drive the rear I/O connector input buffer to the same state as detected at the front I/O connector input buffer. Each bit of this UInt32 corresponds to the state of an I/O line. Use the NI.Line.Index property of an I/O line to determine its bit location in the UInt32.",
      "dataType": "UInt32",
      "bitfield": "RearIOConnectorChannelStateReg/ChannelState",
      "access": "ReadOnly"
    },
    {
      "name": "NI.FrontBufferState",
      "description-en": "Logic states of all front I/O connector input buffers",
      "documentation-en": "Reading this property retrieves the current logic states of the front I/O connector input buffers. This retrieval is software controlled, so the actual sampling time of the inputs is not deterministic. The lines are simultaneously sampled in hardware. The value at each bit position is a function of the voltage at the module DSUB pin and the bank range and threshold configuration. An enabled line configured as an output may drive the front I/O connector input buffer to a specific voltage, depending on the bank supply voltage configuration, the line's output topology, and the line's logic state from the rear I/O connector input buffer. Each bit of this UInt32 corresponds to the state of an I/O line. Use the NI.Line.Index property of an I/O line to determine its bit location in the UInt32.",
      "dataType": "UInt32",
      "bitfield": "FrontIOConnectorChannelStateReg/ChannelState",
      "access": "ReadOnly"
    },
    {
      "name": "NI.StatusAllInitConfigWritten",
      "description-en": "State of the \"initialValue\" write detection state machine",
      "documentation-en": "To support \"initialValue\" fields in the Capabilities JSON, the module automatically updates its configuration after the necessary registers have been written with the values. This property is set to true once those writes have completed. If this property is false after resetting the module, then the Capabilities JSON may be incomplete or an error in SLSC software may have occurred.",
      "dataType": "Bool",
      "bitfield": "ModuleStatusReg/AllInitConfigWritten",
      "access": "ReadOnly"
    },
    {
      "name": "NI.StatusVsup_1PowerFailed",
      "description-en": "State of the latched failure status of the module's Vsup_1 rail from the rear I/O connector",
      "documentation-en": "When the NI.StatusVsup_1PowerGood property changes from true to false, this property latches true until it is reset by the NI.Status24V_FaultAcknowledge command when NI.StatusVsup_1PowerGood is true. If this property is true, then the supply voltage selection for any bank set to Vsup_1 has been forced off for a nonzero duration.",
      "dataType": "Bool",
      "bitfield": "ModuleStatusReg/Vsup1_PowerFailed",
      "access": "ReadOnly"
    },
    {
      "name": "NI.StatusVsup_1PowerGood",
      "description-en": "State of the Vsup_1 rail on the module from the rear I/O connector",
      "documentation-en": "When the Vsup_1 rail from the rear I/O connector is below the safe operating range for the module, this property is set to false. Simultaneously, to protect the module's output circuitry, the supply voltage selection for any bank set to Vsup_1 is forced off until the Vsup_1 rail recovers and is stable.",
      "dataType": "Bool",
      "bitfield": "ModuleStatusReg/Vsup1_PowerGood",
      "access": "ReadOnly"
    },
    {
      "name": "NI.StatusVsup_0PowerFailed",
      "description-en": "State of the latched failure status of the module's Vsup_0 rail from the rear I/O connector",
      "documentation-en": "When the NI.StatusVsup_0PowerGood property changes from true to false, this property latches true until it is reset by the NI.AcknowledgeVsupPowerFailed command when NI.StatusVsup_0PowerGood is true. If this property is true, then the supply voltage selection for any bank set to Vsup_0 has been forced off for a nonzero duration.",
      "dataType": "Bool",
      "bitfield": "ModuleStatusReg/Vsup0_PowerFailed",
      "access": "ReadOnly"
    },
    {
      "name": "NI.StatusVsup_0PowerGood",
      "description-en": "State of the Vsup_0 rail on the module from the rear I/O connector",
      "documentation-en": "When the Vsup_0 rail from the rear I/O connector is below the safe operating range for the module, this property is set to false. Simultaneously, to protect the module's output circuitry, the supply voltage selection for any bank set to Vsup_0 is forced off until the Vsup_0 rail recovers and is stable.",
      "dataType": "Bool",
      "bitfield": "ModuleStatusReg/Vsup0_PowerGood",
      "access": "ReadOnly"
    },
    {
      "name": "NI.Status24VPowerFailed",
      "description-en": "State of the latched failure status of the module's 24 V rail from the SLSC Interface",
      "documentation-en": "When the NI.Status24VPowerGood property becomes false, this property latches as true until it is reset by the NI.Acknowledge24VPowerFailed command after NI.Status24V_PowerGood returns to true. If this property is true, then the supply voltage selection for both banks of the module has been forced off for a nonzero duration.",
      "dataType": "Bool",
      "bitfield": "ModuleStatusReg/Status24V_PowerFailed",
      "access": "ReadOnly"
    },
    {
      "name": "NI.Status24VPowerGood",
      "description-en": "State of the 24 V rail on the module from the SLSC Interface",
      "documentation-en": "When the 24 V rail from the SLSC Interface is below the safe operating range for the module, this property is set to false. Simultaneously, to protect the module's output circuitry and to prevent the module front I/O connector outputs from glitching high, the supply voltage selection for both banks is forced off until the 24 V rail recovers and is stable.",
      "dataType": "Bool",
      "bitfield": "ModuleStatusReg/Status24V_PowerGood",
      "access": "ReadOnly"
    },
    {
      "name": "NI.Status3_3VPowerGood",
      "description-en": "State of the 3.3 V rail from the SLSC Interface on the module",
      "documentation-en": "This property will always be true on a correctly functioning module because the Module Controller requires the 3.3 V rail from the SLSC Interface to operate.",
      "dataType": "Bool",
      "bitfield": "ModuleStatusReg/Status3_3V_PowerGood",
      "access": "ReadOnly"
    },
    {
      "name": "NI.TestModeEnable",
      "description-en": "Enable for Test Mode",
      "documentation-en": "Enable state for the module's Test Mode. When Test Mode is enabled, the module will output the values from the NI.TestModeValue property on the corresponding lines. Each line's respective direction and enable configuration will still apply when Test Mode is active. The data source of the lines is the only change when Test Mode is active. Changes to this property take effect after running the NI.TestModeUpdate command.",
      "dataType": "Bool",
      "bitfield": "TestModeEnableReg/TestModeEnable",
      "access": "ReadWrite"
    },
    {
      "name": "NI.TestModeValue",
      "description-en": "Output logic states for all I/O lines when Test Mode is enabled",
      "documentation-en": "Output logic states for all I/O lines of the module for use during Test Mode. The logic state corresponding to each line may be set independently of the other states. Each bit of this UInt32 corresponds to the state of an I/O line. Use the NI.Line.Index property of an I/O line to determine its bit location in the UInt32. Changes to this property take effect after running the NI.TestModeUpdate command.",
      "dataType": "UInt32",
      "bitfield": "TestModeValueReg/TestModeValue",
      "access": "ReadWrite"
    }
  ],

  "commands": [
    {
      "name": "NI.UpdateChannelConfiguration",
      "description-en": "Command to complete updating physical channel properties",
      "documentation-en": "This command enables simultaneous updating of the functional state of the module's physical channel configuration. Simultaneous updating of the physical channels' properties prevents the register write commit order from creating unexpected channel configuration states. Run this command to make changes to physical channels' properties take effect.",
      "startBitfield": "ConfigCommandReg/ChannelConfigurationUpdate",
      "waitTimeInMs": 5  // Fixed time that allows the new configuration to settle
    },
    {
      "name": "NI.UpdateTestMode",
      "description-en": "Command to complete updating Test Mode properties",
      "documentation-en": "This command enable simultaneous updating of the functional state of the module's Test Mode configuration. Run this command to make changes to Test Mode properties take effect.",
      "startBitfield": "ConfigCommandReg/TestModeUpdate",
      "waitTimeInMs": 0  // Completes instantly
    },
    {
      "name": "NI.Acknowledge24VPowerFailed",
      "description-en": "Command to acknowledge a latched 24 V power failure status",
      "documentation-en": "This command resets the NI.Acknowledge24VPowerFailed property to false when previously latched true due to a 24 V power failure. This command will have no effect on the latched state of NI.Status24VPowerFailed if the NI.Status24V_PowerGood property is still false.",
      "startBitfield": "StatusCommandReg/Status24V_PowerFailedAck",
      "waitTimeInMs": 0  // Completes instantly
    },
    {
      "name": "NI.AcknowledgeVsupPowerFailed",
      "description-en": "Command to acknowledge latched Vsup power failure status(es)",
      "documentation-en": "This command resets both the NI.StatusVsup_0PowerFailed and NI.StatusVsup_1PowerFailed properties to false when previously latched true due to Vsup_0 or Vsup_1 power failures, respectively. This command will have no effect on the latched state of NI.StatusVsup_0PowerFailed if the NI.StatusVsup_0PowerFailed is still false. This command will have no effect on the latched state of NI.StatusVsup_1PowerFailed if the NI.StatusVsup_1PowerFailed is still false.",
      "startBitfield": "StatusCommandReg/VsupPowerFailedAck",
      "waitTimeInMs": 0  // Completes instantly
    }
  ],

  "scales": [
    {
      "name": "InputThreshold33V_Scale",
      "description-en": "Scales a given voltage into the 10-bit threshold value for the 33 V input range",
      "m": 0.02335,
      "b": 3.706
    },
    {
      "name": "InputThreshold5V_Scale",
      "description-en": "Scales a given voltage into the 10-bit threshold value for the 5 V input range",
      "m": 0.00441,
      "b": 0.7
    }
  ],

  "physicalChannels" : [
    {
      "name": "bank0",
      "description-en": "Bank of digital input/output lines on connector J1",
      "properties": [
        {
          "name": "NI.VsupSelect",
          "description-en": "Voltage source selection",
          "documentation-en": "Voltage source selection for this bank. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.VsupSource",
          "bitfield": "BankConfigurationReg/Bank0_VsupSelect",
          "access": "ReadWrite"
        },
        {
          "name": "NI.PullupEnable",
          "description-en": "Pullup enable selection",
          "documentation-en": "Enable for this bank's front I/O connector pullup resistors. When enabled, this bank connects the pullup resistors to the supply chosen in NI.VsupSelect. When disabled, this bank disconnects the pullup resistors from the supply. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "BankConfigurationReg/Bank0_PullupEnable",
          "access": "ReadWrite"
        },
        {
          "name": "NI.RangeEnable5V",
          "description-en": "Voltage range selection",
          "documentation-en": "Enable for this bank's voltage range. When enabled, this bank uses the NI.InputThreshold5V for the input threshold. When disabled, this bank uses the NI.InputThreshold33V for the input threshold. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "BankConfigurationReg/Bank0_RangeEnable5V",
          "access": "ReadWrite"
        },
        {
          "name": "NI.InputThreshold5V",
          "description-en": "Input threshold voltage for the 5 V range",
          "documentation-en": "Input threshold voltage for this bank when its NI.RangeEnable5V is true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Double",
          "bitfield": "BankConfigurationReg/Bank0_InputThreshold5V",
          "access": "ReadWrite",
          "scale": "InputThreshold5V_Scale",
          "min": 0.74,
          "max": 5.2
        },
        {
          "name": "NI.InputThreshold33V",
          "description-en": "Input threshold voltage for the 33 V range",
          "documentation-en": "Input threshold voltage for this bank when its NI.RangeEnable5V is false. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Double",
          "bitfield": "BankConfigurationReg/Bank0_InputThreshold33V",
          "access": "ReadWrite",
          "scale": "InputThreshold33V_Scale",
          "min": 4.0,
          "max": 27.5
        }
      ]
    },
    {
      "name": "bank1",
      "description-en": "Bank of digital input/output lines on connector J2",
      "properties": [
        {
          "name": "NI.VsupSelect",
          "description-en": "Voltage source selection",
          "documentation-en": "Voltage source selection for this bank. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.VsupSource",
          "bitfield": "BankConfigurationReg/Bank1_VsupSelect",
          "access": "ReadWrite"
        },
        {
          "name": "NI.PullupEnable",
          "description-en": "Pullup enable selection",
          "documentation-en": "Enable for this bank's front I/O connector pullup resistors. When enabled, this bank connects the pullup resistors to the supply chosen in NI.VsupSelect. When disabled, this bank disconnects the pullup resistors from the supply. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "BankConfigurationReg/Bank1_PullupEnable",
          "access": "ReadWrite"
        },
        {
          "name": "NI.RangeEnable5V",
          "description-en": "Voltage range selection",
          "documentation-en": "Enable for this bank's voltage range. When enabled, this bank uses the NI.InputThreshold5V for the input threshold. When disabled, this bank uses the NI.InputThreshold33V for the input threshold. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "BankConfigurationReg/Bank1_RangeEnable5V",
          "access": "ReadWrite"
        },
        {
          "name": "NI.InputThreshold5V",
          "description-en": "Input threshold voltage for the 5 V range",
          "documentation-en": "Input threshold voltage for this bank when its NI.RangeEnable5V is true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Double",
          "bitfield": "BankConfigurationReg/Bank1_InputThreshold5V",
          "access": "ReadWrite",
          "scale": "InputThreshold5V_Scale",
          "min": 0.74,
          "max": 5.2
        },
        {
          "name": "NI.InputThreshold33V",
          "description-en": "Input threshold voltage for the 33 V range",
          "documentation-en": "Input threshold voltage for this bank when its NI.RangeEnable5V is false. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Double",
          "bitfield": "BankConfigurationReg/Bank1_InputThreshold33V",
          "access": "ReadWrite",
          "scale": "InputThreshold33V_Scale",
          "min": 4.0,
          "max": 27.5
        }
      ]
    },
    {
      "name": "port0/line0",
      "description-en": "Configurable digital input/output line with index 0 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 0,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port0_Line0_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port0_Line0_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port0/line1",
      "description-en": "Configurable digital input/output line with index 1 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 1,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port0_Line1_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port0_Line1_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port0/line2",
      "description-en": "Configurable digital input/output line with index 2 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 2,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port0_Line2_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port0_Line2_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port0/line3",
      "description-en": "Configurable digital input/output line with index 3 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 3,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port0_Line3_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port0_Line3_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port0/line4",
      "description-en": "Configurable digital input/output line with index 4 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 4,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port0_Line4_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port0_Line4_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port0/line5",
      "description-en": "Configurable digital input/output line with index 5 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 5,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port0_Line5_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port0_Line5_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port0/line6",
      "description-en": "Configurable digital input/output line with index 6 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 6,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port0_Line6_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port0_Line6_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port0/line7",
      "description-en": "Configurable digital input/output line with index 7 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 7,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port0_Line7_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port0_Line7_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port1/line0",
      "description-en": "Configurable digital input/output line with index 8 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 8,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port1_Line0_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port1_Line0_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port1/line1",
      "description-en": "Configurable digital input/output line with index 9 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 9,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port1_Line1_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port1_Line1_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port1/line2",
      "description-en": "Configurable digital input/output line with index 10 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 10,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port1_Line2_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port1_Line2_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port1/line3",
      "description-en": "Configurable digital input/output line with index 11 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 11,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port1_Line3_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port1_Line3_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port1/line4",
      "description-en": "Configurable digital input/output line with index 12 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 12,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port1_Line4_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port1_Line4_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port1/line5",
      "description-en": "Configurable digital input/output line with index 13 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 13,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port1_Line5_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port1_Line5_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port1/line6",
      "description-en": "Configurable digital input/output line with index 14 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 14,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port1_Line6_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port1_Line6_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port1/line7",
      "description-en": "Configurable digital input/output line with index 15 in bank0.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 15,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port1_Line7_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port1_Line7_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port2/line0",
      "description-en": "Configurable digital input/output line with index 16 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 16,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port2_Line0_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port2_Line0_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port2/line1",
      "description-en": "Configurable digital input/output line with index 17 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 17,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port2_Line1_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port2_Line1_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port2/line2",
      "description-en": "Configurable digital input/output line with index 18 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 18,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port2_Line2_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port2_Line2_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port2/line3",
      "description-en": "Configurable digital input/output line with index 19 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 19,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port2_Line3_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port2_Line3_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port2/line4",
      "description-en": "Configurable digital input/output line with index 20 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 20,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port2_Line4_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port2_Line4_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port2/line5",
      "description-en": "Configurable digital input/output line with index 21 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 21,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port2_Line5_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port2_Line5_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port2/line6",
      "description-en": "Configurable digital input/output line with index 22 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 22,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port2_Line6_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port2_Line6_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port2/line7",
      "description-en": "Configurable digital input/output line with index 23 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 23,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port2_Line7_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port2_Line7_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port3/line0",
      "description-en": "Configurable digital input/output line with index 24 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 24,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port3_Line0_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port3_Line0_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port3/line1",
      "description-en": "Configurable digital input/output line with index 25 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 25,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port3_Line1_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port3_Line1_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port3/line2",
      "description-en": "Configurable digital input/output line with index 26 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 26,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port3_Line2_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port3_Line2_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port3/line3",
      "description-en": "Configurable digital input/output line with index 27 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 27,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port3_Line3_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port3_Line3_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port3/line4",
      "description-en": "Configurable digital input/output line with index 28 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 28,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port3_Line4_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port3_Line4_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port3/line5",
      "description-en": "Configurable digital input/output line with index 29 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 29,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port3_Line5_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port3_Line5_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port3/line6",
      "description-en": "Configurable digital input/output line with index 30 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 30,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port3_Line6_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port3_Line6_Enable",
          "access": "ReadWrite"
        }
      ]
    },
    {
      "name": "port3/line7",
      "description-en": "Configurable digital input/output line with index 31 in bank1.",
      "properties": [
        {
          "name": "NI.Line.Index",
          "description-en": "Overall index of this DIO line in the module",
          "documentation-en": "This is the index of this DIO line for the aggregate module properties: NI.FrontBufferState, NI.RearBufferState, and NI.TestModeValue.",
          "dataType": "UInt32",
          "value": 31,
          "access": "ReadOnly"
        },
        {
          "name": "NI.Line.Direction",
          "description-en": "DIO line direction",
          "documentation-en": "Line signal flow direction through the module, relative to the front I/O connector. This property is only used when the NI.ChannelEnable for this line is set to true. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "NI.Line.Direction",
          "bitfield": "ChannelDirectionReg/Port3_Line7_Direction",
          "access": "ReadWrite"
        },
        {
          "name": "NI.Line.Enable",
          "description-en": "DIO line output enable",
          "documentation-en": "DIO output enable for one line. When this property is set to true, the input and output buffers for the front I/O connector and the rear I/O connector of the line are configured using the NI.Line.Direction property. When this property is set to false, the buffers for both the front I/O connector and the rear I/O connector are configured as inputs. Changes to this property take effect after running the NI.ChannelConfigurationUpdate command.",
          "dataType": "Bool",
          "bitfield": "ChannelEnableReg/Port3_Line7_Enable",
          "access": "ReadWrite"
        }
      ]
    }
  ],

  "registerMap" : {
    "registers": [
      {
        "name": "RevisionReg",
        "description-en": "Register for the ModuleControllerVersion",
        "access": "ReadOnly",
        "address": 0,
        "size": 32,
        "bitfields": [
          {
            "name": "ModuleControllerVersion",
            "description-en": "Module Controller revision date code",
            "offset": 0,
            "size": 32,
            "strobe": false
          }
        ]
      },
      {
        "name": "RearIOConnectorChannelStateReg",
        "description-en": "Register for the rear I/O connector channel state",
        "access": "ReadOnly",
        "address": 4,
        "size": 32,
        "bitfields": [
          {
            "name": "ChannelState",
            "description-en": "Logic state of all rear I/O connector input buffers",
            "offset": 0,
            "size": 32,
            "strobe": false
          }
        ]
      },
      {
        "name": "FrontIOConnectorChannelStateReg",
        "description-en": "Register for the front I/O connector channel state",
        "access": "ReadOnly",
        "address": 8,
        "size": 32,
        "bitfields": [
          {
            "name": "ChannelState",
            "description-en": "Logic state of all front I/O connector input buffers",
            "offset": 0,
            "size": 32,
            "strobe": false
          }
        ]
      },
      {
        "name": "ModuleStatusReg",
        "description-en": "Register for monitoring board-level module status",
        "access": "ReadWrite",
        "address": 12,
        "size": 16,
        "bitfields": [
          {
            "name": "Status3_3V_PowerGood",
            "description-en": "3.3 V power status (always '1' on successful module access)",
            "offset": 0,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Status24V_PowerGood",
            "description-en": "24 V power status",
            "offset": 1,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Status24V_PowerFailed",
            "description-en": "Latching status indicating 24 V power failure",
            "offset": 2,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Vsup0_PowerGood",
            "description-en": "Vsup_0 power status",
            "offset": 3,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Vsup0_PowerFailed",
            "description-en": "Latching status indicating Vsup_0 power failure",
            "offset": 4,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Vsup1_PowerGood",
            "description-en": "Vsup_1 power status",
            "offset": 5,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Vsup1_PowerFailed",
            "description-en": "Latching status indicating Vsup_1 power failure",
            "offset": 6,
            "size": 1,
            "strobe": false
          },
          {
            "name": "ConfigurationUpdatesDone",
            "description-en": "Status indicating that the command controlled by ConfigCommandReg/ChannelConfigurationUpdate is done",
            "offset": 7,
            "size": 1,
            "strobe": false
          },
          {
            "name": "AllInitConfigWritten",
            "description-en": "Status indicating that the initial configuration writes from the \"initialValue\" fields of the Capabilities JSON have completed",
            "offset": 8,
            "size": 1,
            "strobe": false
          }
        ]
      },
      {
        "name": "StatusCommandReg",
        "description-en": "Register for status acknowledge commands",
        "access": "WriteOnly",
        "address": 16,
        "size": 8,
        "bitfields": [
          {
            "name": "Status24V_PowerFailedAck",
            "description-en": "Target bitfield for the NI.Acknowledge24VPowerFailed command",
            "offset": 0,
            "size": 1,
            "strobe": true
          },
          {
            "name": "VsupPowerFailedAck",
            "description-en": "Target bitfield for the NI.AcknowledgeVsupPowerFailed command",
            "offset": 1,
            "size": 1,
            "strobe": true
          }
        ]
      },
      {
        "name": "ChannelDirectionReg",
        "description-en": "Register for setting channel direction (This register requires having a valid \"initialValue\" set.)",
        "access": "ReadWrite",
        "address": 64,
        "size": 64,
// The "initialValue" may be changed for a different initial state
// For a 64-bit register, the value should be enclosed in quotes (e.g. "0", "938434")
        "initialValue": "0",
        "bitfields": [
          {
            "name": "Port0_Line0_Direction",
            "offset": 0,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port0_Line1_Direction",
            "offset": 2,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port0_Line2_Direction",
            "offset": 4,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port0_Line3_Direction",
            "offset": 6,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port0_Line4_Direction",
            "offset": 8,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port0_Line5_Direction",
            "offset": 10,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port0_Line6_Direction",
            "offset": 12,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port0_Line7_Direction",
            "offset": 14,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port1_Line0_Direction",
            "offset": 16,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port1_Line1_Direction",
            "offset": 18,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port1_Line2_Direction",
            "offset": 20,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port1_Line3_Direction",
            "offset": 22,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port1_Line4_Direction",
            "offset": 24,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port1_Line5_Direction",
            "offset": 26,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port1_Line6_Direction",
            "offset": 28,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port1_Line7_Direction",
            "offset": 30,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port2_Line0_Direction",
            "offset": 32,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port2_Line1_Direction",
            "offset": 34,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port2_Line2_Direction",
            "offset": 36,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port2_Line3_Direction",
            "offset": 38,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port2_Line4_Direction",
            "offset": 40,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port2_Line5_Direction",
            "offset": 42,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port2_Line6_Direction",
            "offset": 44,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port2_Line7_Direction",
            "offset": 46,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port3_Line0_Direction",
            "offset": 48,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port3_Line1_Direction",
            "offset": 50,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port3_Line2_Direction",
            "offset": 52,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port3_Line3_Direction",
            "offset": 54,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port3_Line4_Direction",
            "offset": 56,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port3_Line5_Direction",
            "offset": 58,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port3_Line6_Direction",
            "offset": 60,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Port3_Line7_Direction",
            "offset": 62,
            "size": 2,
            "strobe": false
          }
        ]
      },
      {
        "name": "ChannelEnableReg",
        "description-en": "Register for setting channel enable (This register requires having a valid \"initialValue\" set.)",
        "access": "ReadWrite",
        "address": 72,
        "size": 32,
// The "initialValue" may be changed for a different initial state
// For a 32-bit register, the value must not be enclosed in quotes (e.g. 0, 938434)
        "initialValue": 0,
        "bitfields": [
          {
            "name": "Port0_Line0_Enable",
            "offset": 0,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port0_Line1_Enable",
            "offset": 1,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port0_Line2_Enable",
            "offset": 2,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port0_Line3_Enable",
            "offset": 3,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port0_Line4_Enable",
            "offset": 4,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port0_Line5_Enable",
            "offset": 5,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port0_Line6_Enable",
            "offset": 6,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port0_Line7_Enable",
            "offset": 7,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port1_Line0_Enable",
            "offset": 8,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port1_Line1_Enable",
            "offset": 9,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port1_Line2_Enable",
            "offset": 10,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port1_Line3_Enable",
            "offset": 11,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port1_Line4_Enable",
            "offset": 12,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port1_Line5_Enable",
            "offset": 13,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port1_Line6_Enable",
            "offset": 14,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port1_Line7_Enable",
            "offset": 15,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port2_Line0_Enable",
            "offset": 16,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port2_Line1_Enable",
            "offset": 17,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port2_Line2_Enable",
            "offset": 18,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port2_Line3_Enable",
            "offset": 19,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port2_Line4_Enable",
            "offset": 20,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port2_Line5_Enable",
            "offset": 21,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port2_Line6_Enable",
            "offset": 22,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port2_Line7_Enable",
            "offset": 23,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port3_Line0_Enable",
            "offset": 24,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port3_Line1_Enable",
            "offset": 25,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port3_Line2_Enable",
            "offset": 26,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port3_Line3_Enable",
            "offset": 27,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port3_Line4_Enable",
            "offset": 28,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port3_Line5_Enable",
            "offset": 29,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port3_Line6_Enable",
            "offset": 30,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Port3_Line7_Enable",
            "offset": 31,
            "size": 1,
            "strobe": false
          }
        ]
      },
      {
        "name": "BankConfigurationReg",
        "description-en": "Register for configuring bank settings (This register requires having a valid \"initialValue\" set.)",
        "access": "ReadWrite",
        "address": 76,
        "size": 64,
// The "initialValue" may be changed for a different initial state
// For a 64-bit register, the value should be enclosed in quotes (e.g. "0", "938434")
// The BankConfigurationReg "initialValue" sets the InputThreshold5V and InputThreshold5V
// bitfields to 100 decimal, which corresponds to 1.14 V and 6.04 V thresholds for each
// of the two ranges. This ensures that the minimum and maximum limits set on the
// NI.InputThreshold5V and NI.InputThreshold33V properties are satisfied after device
// initialization.
        "initialValue": "28154369625294400",
        "bitfields": [
          {
            "name": "Bank0_VsupSelect",
            "offset": 0,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Bank0_RangeEnable5V",
            "offset": 2,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Bank0_PullupEnable",
            "offset": 3,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Bank0_InputThreshold5V",
            "offset": 4,
            "size": 10,
            "strobe": false
          },
          {
            "name": "Bank0_InputThreshold33V",
            "offset": 16,
            "size": 10,
            "strobe": false
          },
          {
            "name": "Bank1_VsupSelect",
            "offset": 32,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Bank1_RangeEnable5V",
            "offset": 34,
            "size": 1,
            "strobe": false
          },
          {
            "name": "Bank1_PullupEnable",
            "offset": 35,
            "size": 2,
            "strobe": false
          },
          {
            "name": "Bank1_InputThreshold5V",
            "offset": 36,
            "size": 10,
            "strobe": false
          },
          {
            "name": "Bank1_InputThreshold33V",
            "offset": 48,
            "size": 10,
            "strobe": false
          }
        ]
      },
      {
        "name": "TestModeEnableReg",
        "description-en": "Register for setting Test Mode enable (This register requires having a valid \"initialValue\" set.)",
        "access": "ReadWrite",
        "address": 84,
        "size": 8,
        "initialValue": 0,  // This may be changed for a different initial state
        "bitfields": [
          {
            "name": "TestModeEnable",
            "offset": 0,
            "size": 1,
            "strobe": false
          }
        ]
      },
      {
        "name": "TestModeValueReg",
        "description-en": "Register for setting Test Mode value (This register requires having a valid \"initialValue\" set.)",
        "access": "ReadWrite",
        "address": 88,
        "size": 32,
        "initialValue": 0,  // This may be changed for a different initial state
        "bitfields": [
          {
            "name": "TestModeValue",
            "offset": 0,
            "size": 32,
            "strobe": false
          }
        ]
      },
      {
        "name": "ConfigCommandReg",
        "description-en": "Register for configuration update commands",
        "access": "ReadWrite",
        "address": 92,
        "size": 8,
        "bitfields": [
          {
            "name": "ChannelConfigurationUpdate",
            "description-en": "Target bitfield for the NI.ChannelConfigurationUpdate command",
            "offset": 0,
            "size": 1,
            "strobe": true
          },
          {
            "name": "TestModeUpdate",
            "description-en": "Target bitfield for the NI.TestModeUpdate command",
            "offset": 1,
            "size": 1,
            "strobe": true
          }
        ]
      },
      {
        "name": "ReservedConfigReg",
        "description-en": "Reserved configuration register. Do not modify the value stored in this register. Do not set an \"initialValue\" on this register.",
        "access": "ReadWrite",
        "address": 96,
        "size": 8,
        "bitfields": [
          {
            "name": "Reserved",
            "offset": 0,
            "size": 4,
            "strobe": false
          }
        ]
      },
      {
        "name": "ReservedConfig2Reg",
        "description-en": "Reserved configuration register. Do not modify the value stored in this register. Do not set an \"initialValue\" on this register.",
        "access": "ReadWrite",
        "address": 100,
        "size": 8,
        "bitfields": [
          {
            "name": "Reserved",
            "offset": 0,
            "size": 2,
            "strobe": false
          }
        ]
      },
      {
        "name": "ComplianceTestReg",
        "description-en": "SLSC Predefined Register: Compliance Test Register",
        "access": "ReadWrite",
        "address": 32512,
        "size": 8,
        "bitfields": [
          {
            "name": "Scratch",
            "description-en": "8-bit value storage",
            "offset": 0,
            "size": 8,
            "strobe": false
          }
        ]
      },
      {
        "name": "ComplianceTestPatternReg",
        "description-en": "SLSC Predefined Register: Compliance Test Pattern Register",
        "access": "ReadOnly",
        "address": 32520,
        "size": 64,
        "bitfields": [
          {
            "name": "Pattern",
            "description-en": "Test pattern with fixed value 0xAA55F733CC08D24B",
            "offset": 0,
            "size": 64,
            "strobe": false
          }
        ]
      }
    ]
  }
}