<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW513 (RLOOP - POWER NODE): RM4_MIBSPI135__BASE_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_250X66.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW513 (RLOOP - POWER NODE)
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">RM4_MIBSPI135__BASE_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="rm4__mibspi135____private_8h_source.html">COMMON_CODE/RM4/LCCM280__RM4__MIBSPI_135/rm4_mibspi135__private.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for RM4_MIBSPI135__BASE_T:</div>
<div class="dyncontent">
<div class="center"><img src="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t__coll__graph.png" border="0" usemap="#_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae0b890fd0b19a46f0667349a714a460d"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ae0b890fd0b19a46f0667349a714a460d">GCR0</a></td></tr>
<tr class="memdesc:ae0b890fd0b19a46f0667349a714a460d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0000: Global Control 0  <a href="#ae0b890fd0b19a46f0667349a714a460d">More...</a><br /></td></tr>
<tr class="separator:ae0b890fd0b19a46f0667349a714a460d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2019929a154fe84ad364fbebab59dd4"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab2019929a154fe84ad364fbebab59dd4">GCR1</a></td></tr>
<tr class="memdesc:ab2019929a154fe84ad364fbebab59dd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0004: Global Control 1  <a href="#ab2019929a154fe84ad364fbebab59dd4">More...</a><br /></td></tr>
<tr class="separator:ab2019929a154fe84ad364fbebab59dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5510cbc37b84f1d09883b420001394a0"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a5510cbc37b84f1d09883b420001394a0">INT0</a></td></tr>
<tr class="memdesc:a5510cbc37b84f1d09883b420001394a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0008: Interrupt Register  <a href="#a5510cbc37b84f1d09883b420001394a0">More...</a><br /></td></tr>
<tr class="separator:a5510cbc37b84f1d09883b420001394a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568a1d158325b92bfe8caa612eb08bc1"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a568a1d158325b92bfe8caa612eb08bc1">LVL</a></td></tr>
<tr class="memdesc:a568a1d158325b92bfe8caa612eb08bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x000C: Interrupt Level  <a href="#a568a1d158325b92bfe8caa612eb08bc1">More...</a><br /></td></tr>
<tr class="separator:a568a1d158325b92bfe8caa612eb08bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c2c08a92a3dc11aee6f526b234cb53c"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a9c2c08a92a3dc11aee6f526b234cb53c">FLG</a></td></tr>
<tr class="memdesc:a9c2c08a92a3dc11aee6f526b234cb53c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0010: Interrupt flags  <a href="#a9c2c08a92a3dc11aee6f526b234cb53c">More...</a><br /></td></tr>
<tr class="separator:a9c2c08a92a3dc11aee6f526b234cb53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307b60144119050063b6ebb7814efb2f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a307b60144119050063b6ebb7814efb2f">PC0</a></td></tr>
<tr class="memdesc:a307b60144119050063b6ebb7814efb2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0014: Function Pin Enable  <a href="#a307b60144119050063b6ebb7814efb2f">More...</a><br /></td></tr>
<tr class="separator:a307b60144119050063b6ebb7814efb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb370ffd86e0e7f85f78cc58811ec4cc"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#afb370ffd86e0e7f85f78cc58811ec4cc">PC1</a></td></tr>
<tr class="memdesc:afb370ffd86e0e7f85f78cc58811ec4cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0018: Pin Direction  <a href="#afb370ffd86e0e7f85f78cc58811ec4cc">More...</a><br /></td></tr>
<tr class="separator:afb370ffd86e0e7f85f78cc58811ec4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ce6672241a1f9adc149cd8b05d88d1"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ac5ce6672241a1f9adc149cd8b05d88d1">PC2</a></td></tr>
<tr class="memdesc:ac5ce6672241a1f9adc149cd8b05d88d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x001C: Pin Input Latch  <a href="#ac5ce6672241a1f9adc149cd8b05d88d1">More...</a><br /></td></tr>
<tr class="separator:ac5ce6672241a1f9adc149cd8b05d88d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e635f8b50263046240d50dd68ead46"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a32e635f8b50263046240d50dd68ead46">PC3</a></td></tr>
<tr class="memdesc:a32e635f8b50263046240d50dd68ead46"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0020: Pin Output Latch  <a href="#a32e635f8b50263046240d50dd68ead46">More...</a><br /></td></tr>
<tr class="separator:a32e635f8b50263046240d50dd68ead46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26be8824258557d4a0b66919b8d133a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab26be8824258557d4a0b66919b8d133a">PC4</a></td></tr>
<tr class="memdesc:ab26be8824258557d4a0b66919b8d133a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0024: Output Pin Set  <a href="#ab26be8824258557d4a0b66919b8d133a">More...</a><br /></td></tr>
<tr class="separator:ab26be8824258557d4a0b66919b8d133a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d9997f2ca8b86e246e07e8addd86a4"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab3d9997f2ca8b86e246e07e8addd86a4">PC5</a></td></tr>
<tr class="memdesc:ab3d9997f2ca8b86e246e07e8addd86a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0028: Output Pin Clr  <a href="#ab3d9997f2ca8b86e246e07e8addd86a4">More...</a><br /></td></tr>
<tr class="separator:ab3d9997f2ca8b86e246e07e8addd86a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0516b5a7da47ab5189cef0d528d89da"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ad0516b5a7da47ab5189cef0d528d89da">PC6</a></td></tr>
<tr class="memdesc:ad0516b5a7da47ab5189cef0d528d89da"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x002C: Open Drain Output Enable  <a href="#ad0516b5a7da47ab5189cef0d528d89da">More...</a><br /></td></tr>
<tr class="separator:ad0516b5a7da47ab5189cef0d528d89da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab3f8cacd4c6c386ce102389f2b72c5"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a7ab3f8cacd4c6c386ce102389f2b72c5">PC7</a></td></tr>
<tr class="memdesc:a7ab3f8cacd4c6c386ce102389f2b72c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0030: Pullup/Pulldown Disable  <a href="#a7ab3f8cacd4c6c386ce102389f2b72c5">More...</a><br /></td></tr>
<tr class="separator:a7ab3f8cacd4c6c386ce102389f2b72c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7bcd5b401dd5c4a134be6feb6da52c1"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa7bcd5b401dd5c4a134be6feb6da52c1">PC8</a></td></tr>
<tr class="memdesc:aa7bcd5b401dd5c4a134be6feb6da52c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0034: Pullup/Pulldown Selection  <a href="#aa7bcd5b401dd5c4a134be6feb6da52c1">More...</a><br /></td></tr>
<tr class="separator:aa7bcd5b401dd5c4a134be6feb6da52c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82740d08a3d888e325c2dd8b51f4d874"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a82740d08a3d888e325c2dd8b51f4d874">DAT0</a></td></tr>
<tr class="memdesc:a82740d08a3d888e325c2dd8b51f4d874"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0038: Transmit Data  <a href="#a82740d08a3d888e325c2dd8b51f4d874">More...</a><br /></td></tr>
<tr class="separator:a82740d08a3d888e325c2dd8b51f4d874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a37f48d5144899cce348b44cff49db4"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a8a37f48d5144899cce348b44cff49db4">DAT1</a></td></tr>
<tr class="memdesc:a8a37f48d5144899cce348b44cff49db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x003C: Transmit Data with Format and Chip Select  <a href="#a8a37f48d5144899cce348b44cff49db4">More...</a><br /></td></tr>
<tr class="separator:a8a37f48d5144899cce348b44cff49db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa35e94e9fb00f732199de4eb01eb3158"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa35e94e9fb00f732199de4eb01eb3158">BUF</a></td></tr>
<tr class="memdesc:aa35e94e9fb00f732199de4eb01eb3158"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0040: Receive Buffer  <a href="#aa35e94e9fb00f732199de4eb01eb3158">More...</a><br /></td></tr>
<tr class="separator:aa35e94e9fb00f732199de4eb01eb3158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b5ef029788ed8264c1465c36c5666f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a51b5ef029788ed8264c1465c36c5666f">EMU</a></td></tr>
<tr class="memdesc:a51b5ef029788ed8264c1465c36c5666f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0044: Emulation Receive Buffer  <a href="#a51b5ef029788ed8264c1465c36c5666f">More...</a><br /></td></tr>
<tr class="separator:a51b5ef029788ed8264c1465c36c5666f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ec3f8bc433e0da0565c39ad11ffbcd"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a89ec3f8bc433e0da0565c39ad11ffbcd">DELAY</a></td></tr>
<tr class="memdesc:a89ec3f8bc433e0da0565c39ad11ffbcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0048: Delays  <a href="#a89ec3f8bc433e0da0565c39ad11ffbcd">More...</a><br /></td></tr>
<tr class="separator:a89ec3f8bc433e0da0565c39ad11ffbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3754995007fda01d8274ee79cf8bda8f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a3754995007fda01d8274ee79cf8bda8f">DEF</a></td></tr>
<tr class="memdesc:a3754995007fda01d8274ee79cf8bda8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x004C: Default Chip Select  <a href="#a3754995007fda01d8274ee79cf8bda8f">More...</a><br /></td></tr>
<tr class="separator:a3754995007fda01d8274ee79cf8bda8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc90a546215e123896ff79ed9296e2b"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#abcc90a546215e123896ff79ed9296e2b">FMT0</a></td></tr>
<tr class="memdesc:abcc90a546215e123896ff79ed9296e2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0050: Data Format 0  <a href="#abcc90a546215e123896ff79ed9296e2b">More...</a><br /></td></tr>
<tr class="separator:abcc90a546215e123896ff79ed9296e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd46cbad9889fb02a800b722d1878066"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#acd46cbad9889fb02a800b722d1878066">FMT1</a></td></tr>
<tr class="memdesc:acd46cbad9889fb02a800b722d1878066"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0054: Data Format 1  <a href="#acd46cbad9889fb02a800b722d1878066">More...</a><br /></td></tr>
<tr class="separator:acd46cbad9889fb02a800b722d1878066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d94bd6a48fe1d019f7c72c73ca91bd8"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a0d94bd6a48fe1d019f7c72c73ca91bd8">FMT2</a></td></tr>
<tr class="memdesc:a0d94bd6a48fe1d019f7c72c73ca91bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0058: Data Format 2  <a href="#a0d94bd6a48fe1d019f7c72c73ca91bd8">More...</a><br /></td></tr>
<tr class="separator:a0d94bd6a48fe1d019f7c72c73ca91bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bfebe483737845ebb080f2f6959982e"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a0bfebe483737845ebb080f2f6959982e">FMT3</a></td></tr>
<tr class="memdesc:a0bfebe483737845ebb080f2f6959982e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x005C: Data Format 3  <a href="#a0bfebe483737845ebb080f2f6959982e">More...</a><br /></td></tr>
<tr class="separator:a0bfebe483737845ebb080f2f6959982e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0f27aa83becdc52149e842a5cfe548"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a7f0f27aa83becdc52149e842a5cfe548">INTVECT0</a></td></tr>
<tr class="memdesc:a7f0f27aa83becdc52149e842a5cfe548"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0060: Interrupt Vector 0  <a href="#a7f0f27aa83becdc52149e842a5cfe548">More...</a><br /></td></tr>
<tr class="separator:a7f0f27aa83becdc52149e842a5cfe548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c202b3a6325e07449d9d168c8922f3"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a97c202b3a6325e07449d9d168c8922f3">INTVECT1</a></td></tr>
<tr class="memdesc:a97c202b3a6325e07449d9d168c8922f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0064: Interrupt Vector 1  <a href="#a97c202b3a6325e07449d9d168c8922f3">More...</a><br /></td></tr>
<tr class="separator:a97c202b3a6325e07449d9d168c8922f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21daec2c7cfc46f69c0800294543476e"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a21daec2c7cfc46f69c0800294543476e">SRSEL</a></td></tr>
<tr class="memdesc:a21daec2c7cfc46f69c0800294543476e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0068: Slew Rate Select  <a href="#a21daec2c7cfc46f69c0800294543476e">More...</a><br /></td></tr>
<tr class="separator:a21daec2c7cfc46f69c0800294543476e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920b2465bd5cf587516106d096724e88"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a920b2465bd5cf587516106d096724e88">PMCTRL</a></td></tr>
<tr class="memdesc:a920b2465bd5cf587516106d096724e88"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x006C: Parallel Mode Control  <a href="#a920b2465bd5cf587516106d096724e88">More...</a><br /></td></tr>
<tr class="separator:a920b2465bd5cf587516106d096724e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e12c8408c8fb073dde30fa338a0ee96"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a4e12c8408c8fb073dde30fa338a0ee96">MIBSPIE</a></td></tr>
<tr class="memdesc:a4e12c8408c8fb073dde30fa338a0ee96"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0070: Multi-buffer Mode Enable  <a href="#a4e12c8408c8fb073dde30fa338a0ee96">More...</a><br /></td></tr>
<tr class="separator:a4e12c8408c8fb073dde30fa338a0ee96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c608bf30c83f951195020bd4aa3cf9c"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a3c608bf30c83f951195020bd4aa3cf9c">TGITENST</a></td></tr>
<tr class="memdesc:a3c608bf30c83f951195020bd4aa3cf9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0074: TG Interrupt Enable Set  <a href="#a3c608bf30c83f951195020bd4aa3cf9c">More...</a><br /></td></tr>
<tr class="separator:a3c608bf30c83f951195020bd4aa3cf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a291e30f623fe79cf9f2ccb4d5f0ff37f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a291e30f623fe79cf9f2ccb4d5f0ff37f">TGITENCR</a></td></tr>
<tr class="memdesc:a291e30f623fe79cf9f2ccb4d5f0ff37f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0078: TG Interrupt Enable Clear  <a href="#a291e30f623fe79cf9f2ccb4d5f0ff37f">More...</a><br /></td></tr>
<tr class="separator:a291e30f623fe79cf9f2ccb4d5f0ff37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5bbf9ddf06cb8e29b02834a03842c06"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab5bbf9ddf06cb8e29b02834a03842c06">TGITLVST</a></td></tr>
<tr class="memdesc:ab5bbf9ddf06cb8e29b02834a03842c06"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x007C: Transfer Group Interrupt Level Set  <a href="#ab5bbf9ddf06cb8e29b02834a03842c06">More...</a><br /></td></tr>
<tr class="separator:ab5bbf9ddf06cb8e29b02834a03842c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3bb4f0357625d56c5832c43073a257c"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab3bb4f0357625d56c5832c43073a257c">TGITLVCR</a></td></tr>
<tr class="memdesc:ab3bb4f0357625d56c5832c43073a257c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0080: Transfer Group Interrupt Level Clear  <a href="#ab3bb4f0357625d56c5832c43073a257c">More...</a><br /></td></tr>
<tr class="separator:ab3bb4f0357625d56c5832c43073a257c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40dd8cbcc6b2b6f50315ec21d9f16acd"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a40dd8cbcc6b2b6f50315ec21d9f16acd">TGINTFLG</a></td></tr>
<tr class="memdesc:a40dd8cbcc6b2b6f50315ec21d9f16acd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0084: Transfer Group Interrupt Flag  <a href="#a40dd8cbcc6b2b6f50315ec21d9f16acd">More...</a><br /></td></tr>
<tr class="separator:a40dd8cbcc6b2b6f50315ec21d9f16acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c54c33885a9cd239ffec27ae8dc1c1"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ae9c54c33885a9cd239ffec27ae8dc1c1">rsvd1</a> [2U]</td></tr>
<tr class="memdesc:ae9c54c33885a9cd239ffec27ae8dc1c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0088: Reserved  <a href="#ae9c54c33885a9cd239ffec27ae8dc1c1">More...</a><br /></td></tr>
<tr class="separator:ae9c54c33885a9cd239ffec27ae8dc1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba2cdb8083ce26490fd2f033c41a7a0"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aeba2cdb8083ce26490fd2f033c41a7a0">TICKCNT</a></td></tr>
<tr class="memdesc:aeba2cdb8083ce26490fd2f033c41a7a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0090: Tick Counter  <a href="#aeba2cdb8083ce26490fd2f033c41a7a0">More...</a><br /></td></tr>
<tr class="separator:aeba2cdb8083ce26490fd2f033c41a7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b042a6d566896a0a37d9ac85e98d98"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab2b042a6d566896a0a37d9ac85e98d98">LTGPEND</a></td></tr>
<tr class="memdesc:ab2b042a6d566896a0a37d9ac85e98d98"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0090: Last TG End Pointer  <a href="#ab2b042a6d566896a0a37d9ac85e98d98">More...</a><br /></td></tr>
<tr class="separator:ab2b042a6d566896a0a37d9ac85e98d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a4ea71b853798adfa05b196002685f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a25a4ea71b853798adfa05b196002685f">TGCTRL</a> [16U]</td></tr>
<tr class="memdesc:a25a4ea71b853798adfa05b196002685f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0098 - 0x00D4: Transfer Group Control  <a href="#a25a4ea71b853798adfa05b196002685f">More...</a><br /></td></tr>
<tr class="separator:a25a4ea71b853798adfa05b196002685f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73ba2245a2b8826b0b272eb7bbcef7e"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#af73ba2245a2b8826b0b272eb7bbcef7e">DMACTRL</a> [8U]</td></tr>
<tr class="memdesc:af73ba2245a2b8826b0b272eb7bbcef7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00D8 - 0x00F4: DMA Control  <a href="#af73ba2245a2b8826b0b272eb7bbcef7e">More...</a><br /></td></tr>
<tr class="separator:af73ba2245a2b8826b0b272eb7bbcef7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b20c24268843d952d2747da829087d"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a65b20c24268843d952d2747da829087d">DMACOUNT</a> [8U]</td></tr>
<tr class="memdesc:a65b20c24268843d952d2747da829087d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00F8 - 0x0114: DMA Count  <a href="#a65b20c24268843d952d2747da829087d">More...</a><br /></td></tr>
<tr class="separator:a65b20c24268843d952d2747da829087d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ec07db58c9654a71fee1b5847f6da0"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa2ec07db58c9654a71fee1b5847f6da0">DMACNTLEN</a></td></tr>
<tr class="memdesc:aa2ec07db58c9654a71fee1b5847f6da0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0118 - 0x0114: DMA Control length  <a href="#aa2ec07db58c9654a71fee1b5847f6da0">More...</a><br /></td></tr>
<tr class="separator:aa2ec07db58c9654a71fee1b5847f6da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ad7bf89f6fd2d93b83f9e113c8078a6"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a7ad7bf89f6fd2d93b83f9e113c8078a6">rsvd2</a></td></tr>
<tr class="memdesc:a7ad7bf89f6fd2d93b83f9e113c8078a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x011C: Reserved  <a href="#a7ad7bf89f6fd2d93b83f9e113c8078a6">More...</a><br /></td></tr>
<tr class="separator:a7ad7bf89f6fd2d93b83f9e113c8078a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63173580901ac7d565613602a741f664"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a63173580901ac7d565613602a741f664">UERRCTRL</a></td></tr>
<tr class="memdesc:a63173580901ac7d565613602a741f664"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0120: Multi-buffer RAM Uncorrectable Parity Error Control  <a href="#a63173580901ac7d565613602a741f664">More...</a><br /></td></tr>
<tr class="separator:a63173580901ac7d565613602a741f664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7cee4c4b23b128cace1a71c0d4a657"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a9e7cee4c4b23b128cace1a71c0d4a657">UERRSTAT</a></td></tr>
<tr class="memdesc:a9e7cee4c4b23b128cace1a71c0d4a657"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0124: Multi-buffer RAM Uncorrectable Parity Error Status  <a href="#a9e7cee4c4b23b128cace1a71c0d4a657">More...</a><br /></td></tr>
<tr class="separator:a9e7cee4c4b23b128cace1a71c0d4a657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0459f5c6e29a835c3a3a5774a1f0320d"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a0459f5c6e29a835c3a3a5774a1f0320d">UERRADDRRX</a></td></tr>
<tr class="memdesc:a0459f5c6e29a835c3a3a5774a1f0320d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0128: RXRAM Uncorrectable Parity Error Address  <a href="#a0459f5c6e29a835c3a3a5774a1f0320d">More...</a><br /></td></tr>
<tr class="separator:a0459f5c6e29a835c3a3a5774a1f0320d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bec789712298734ad9aefaf83ff0560"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a6bec789712298734ad9aefaf83ff0560">UERRADDRTX</a></td></tr>
<tr class="memdesc:a6bec789712298734ad9aefaf83ff0560"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x012C: TXRAM Uncorrectable Parity Error Address  <a href="#a6bec789712298734ad9aefaf83ff0560">More...</a><br /></td></tr>
<tr class="separator:a6bec789712298734ad9aefaf83ff0560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a0b897c40b28200607d8c496a05b13"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa5a0b897c40b28200607d8c496a05b13">RXOVRN_BUF_ADDR</a></td></tr>
<tr class="memdesc:aa5a0b897c40b28200607d8c496a05b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0130: RXRAM Overrun Buffer Address  <a href="#aa5a0b897c40b28200607d8c496a05b13">More...</a><br /></td></tr>
<tr class="separator:aa5a0b897c40b28200607d8c496a05b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78b06813dadbcd85f1f2bd2bc376020"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#af78b06813dadbcd85f1f2bd2bc376020">IOLPKTSTCR</a></td></tr>
<tr class="memdesc:af78b06813dadbcd85f1f2bd2bc376020"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0134: IO loopback  <a href="#af78b06813dadbcd85f1f2bd2bc376020">More...</a><br /></td></tr>
<tr class="separator:af78b06813dadbcd85f1f2bd2bc376020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844302f1b63c649fbdcd030f3f5cb99f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a844302f1b63c649fbdcd030f3f5cb99f">EXT_PRESCALE1</a></td></tr>
<tr class="memdesc:a844302f1b63c649fbdcd030f3f5cb99f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0138:  <a href="#a844302f1b63c649fbdcd030f3f5cb99f">More...</a><br /></td></tr>
<tr class="separator:a844302f1b63c649fbdcd030f3f5cb99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88bcbb4170d65115fa37a2802ed735ad"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a88bcbb4170d65115fa37a2802ed735ad">EXT_PRESCALE2</a></td></tr>
<tr class="memdesc:a88bcbb4170d65115fa37a2802ed735ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x013C:  <a href="#a88bcbb4170d65115fa37a2802ed735ad">More...</a><br /></td></tr>
<tr class="separator:a88bcbb4170d65115fa37a2802ed735ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="aa35e94e9fb00f732199de4eb01eb3158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::BUF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0040: Receive Buffer </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____t_x.html#ga5affb219deaea1c1a572106a789dbbec">u16RM4_MIBSPI135__Tx_U16()</a>, and <a class="el" href="group___s_p_i135_____t_x.html#ga119ae8a03267e35095ff9245e6f45137">u8RM4_MIBSPI135__Tx_U8()</a>.</p>

</div>
</div>
<a class="anchor" id="a82740d08a3d888e325c2dd8b51f4d874"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::DAT0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0038: Transmit Data </p>

</div>
</div>
<a class="anchor" id="a8a37f48d5144899cce348b44cff49db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::DAT1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x003C: Transmit Data with Format and Chip Select </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____t_x.html#ga5affb219deaea1c1a572106a789dbbec">u16RM4_MIBSPI135__Tx_U16()</a>, and <a class="el" href="group___s_p_i135_____t_x.html#ga119ae8a03267e35095ff9245e6f45137">u8RM4_MIBSPI135__Tx_U8()</a>.</p>

</div>
</div>
<a class="anchor" id="a3754995007fda01d8274ee79cf8bda8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::DEF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x004C: Default Chip Select </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____c_o_r_e.html#ga73d0ab46a1ce9ac07b3efd3c4a994ed4">vRM4_MIBSPI135__Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a89ec3f8bc433e0da0565c39ad11ffbcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::DELAY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0048: Delays </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____c_o_r_e.html#ga73d0ab46a1ce9ac07b3efd3c4a994ed4">vRM4_MIBSPI135__Init()</a>.</p>

</div>
</div>
<a class="anchor" id="aa2ec07db58c9654a71fee1b5847f6da0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::DMACNTLEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0118 - 0x0114: DMA Control length </p>

</div>
</div>
<a class="anchor" id="a65b20c24268843d952d2747da829087d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::DMACOUNT[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00F8 - 0x0114: DMA Count </p>

</div>
</div>
<a class="anchor" id="af73ba2245a2b8826b0b272eb7bbcef7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::DMACTRL[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00D8 - 0x00F4: DMA Control </p>

</div>
</div>
<a class="anchor" id="a51b5ef029788ed8264c1465c36c5666f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::EMU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0044: Emulation Receive Buffer </p>

</div>
</div>
<a class="anchor" id="a844302f1b63c649fbdcd030f3f5cb99f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::EXT_PRESCALE1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0138: </p>

</div>
</div>
<a class="anchor" id="a88bcbb4170d65115fa37a2802ed735ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::EXT_PRESCALE2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x013C: </p>

</div>
</div>
<a class="anchor" id="a9c2c08a92a3dc11aee6f526b234cb53c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::FLG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0010: Interrupt flags </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____t_x.html#ga5affb219deaea1c1a572106a789dbbec">u16RM4_MIBSPI135__Tx_U16()</a>, <a class="el" href="group___s_p_i135_____t_x.html#ga119ae8a03267e35095ff9245e6f45137">u8RM4_MIBSPI135__Tx_U8()</a>, <a class="el" href="group___s_p_i135_____c_o_r_e.html#ga73d0ab46a1ce9ac07b3efd3c4a994ed4">vRM4_MIBSPI135__Init()</a>, and <a class="el" href="group___s_p_i135_____i_n_t_e_r_r_u_p_t_s.html#ga0af3f60f0ba04565984682e82b196b97">vRM4_MIBSPI135__Setup_Interrupts()</a>.</p>

</div>
</div>
<a class="anchor" id="abcc90a546215e123896ff79ed9296e2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::FMT0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0050: Data Format 0 </p>

</div>
</div>
<a class="anchor" id="acd46cbad9889fb02a800b722d1878066"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::FMT1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0054: Data Format 1 </p>

</div>
</div>
<a class="anchor" id="a0d94bd6a48fe1d019f7c72c73ca91bd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::FMT2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0058: Data Format 2 </p>

</div>
</div>
<a class="anchor" id="a0bfebe483737845ebb080f2f6959982e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::FMT3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x005C: Data Format 3 </p>

</div>
</div>
<a class="anchor" id="ae0b890fd0b19a46f0667349a714a460d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::GCR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0000: Global Control 0 </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____c_o_r_e.html#ga73d0ab46a1ce9ac07b3efd3c4a994ed4">vRM4_MIBSPI135__Init()</a>.</p>

</div>
</div>
<a class="anchor" id="ab2019929a154fe84ad364fbebab59dd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::GCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0004: Global Control 1 </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____c_o_r_e.html#ga73d0ab46a1ce9ac07b3efd3c4a994ed4">vRM4_MIBSPI135__Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a5510cbc37b84f1d09883b420001394a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::INT0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0008: Interrupt Register </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____c_o_r_e.html#ga73d0ab46a1ce9ac07b3efd3c4a994ed4">vRM4_MIBSPI135__Init()</a>, and <a class="el" href="group___s_p_i135_____i_n_t_e_r_r_u_p_t_s.html#ga0af3f60f0ba04565984682e82b196b97">vRM4_MIBSPI135__Setup_Interrupts()</a>.</p>

</div>
</div>
<a class="anchor" id="a7f0f27aa83becdc52149e842a5cfe548"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::INTVECT0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0060: Interrupt Vector 0 </p>

</div>
</div>
<a class="anchor" id="a97c202b3a6325e07449d9d168c8922f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::INTVECT1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0064: Interrupt Vector 1 </p>

</div>
</div>
<a class="anchor" id="af78b06813dadbcd85f1f2bd2bc376020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::IOLPKTSTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0134: IO loopback </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____l_o_o_p_b_a_c_k.html#ga9b22bcddd27e326cad74bcfaefad26c7">vRM4_MIBSPI135__Disable_Loopback()</a>, <a class="el" href="group___s_p_i135_____l_o_o_p_b_a_c_k.html#gaf2b01dfe034c34871115cc3a2f5b31ab">vRM4_MIBSPI135__Enable_Loopback()</a>, and <a class="el" href="group___s_p_i135_____p_i_n_s.html#gad11288d1f014055673c338016a71ccf3">vRM4_MIBSPI135_PINS__Set_Defaults()</a>.</p>

</div>
</div>
<a class="anchor" id="ab2b042a6d566896a0a37d9ac85e98d98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::LTGPEND</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0090: Last TG End Pointer </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____c_o_r_e.html#ga3e9473362e4d005764a301f8ddc2d416">vRM4_MIBSPI135__Setup_Multibuffered()</a>.</p>

</div>
</div>
<a class="anchor" id="a568a1d158325b92bfe8caa612eb08bc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::LVL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x000C: Interrupt Level </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____i_n_t_e_r_r_u_p_t_s.html#ga0af3f60f0ba04565984682e82b196b97">vRM4_MIBSPI135__Setup_Interrupts()</a>.</p>

</div>
</div>
<a class="anchor" id="a4e12c8408c8fb073dde30fa338a0ee96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::MIBSPIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0070: Multi-buffer Mode Enable </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____c_o_r_e.html#ga73d0ab46a1ce9ac07b3efd3c4a994ed4">vRM4_MIBSPI135__Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a307b60144119050063b6ebb7814efb2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::PC0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0014: Function Pin Enable </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____p_i_n_s.html#gad11288d1f014055673c338016a71ccf3">vRM4_MIBSPI135_PINS__Set_Defaults()</a>.</p>

</div>
</div>
<a class="anchor" id="afb370ffd86e0e7f85f78cc58811ec4cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::PC1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0018: Pin Direction </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____p_i_n_s.html#gad11288d1f014055673c338016a71ccf3">vRM4_MIBSPI135_PINS__Set_Defaults()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5ce6672241a1f9adc149cd8b05d88d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::PC2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x001C: Pin Input Latch </p>

</div>
</div>
<a class="anchor" id="a32e635f8b50263046240d50dd68ead46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::PC3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0020: Pin Output Latch </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____p_i_n_s.html#gad11288d1f014055673c338016a71ccf3">vRM4_MIBSPI135_PINS__Set_Defaults()</a>.</p>

</div>
</div>
<a class="anchor" id="ab26be8824258557d4a0b66919b8d133a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::PC4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0024: Output Pin Set </p>

</div>
</div>
<a class="anchor" id="ab3d9997f2ca8b86e246e07e8addd86a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::PC5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0028: Output Pin Clr </p>

</div>
</div>
<a class="anchor" id="ad0516b5a7da47ab5189cef0d528d89da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::PC6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x002C: Open Drain Output Enable </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____p_i_n_s.html#gad11288d1f014055673c338016a71ccf3">vRM4_MIBSPI135_PINS__Set_Defaults()</a>.</p>

</div>
</div>
<a class="anchor" id="a7ab3f8cacd4c6c386ce102389f2b72c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::PC7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0030: Pullup/Pulldown Disable </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____p_i_n_s.html#gad11288d1f014055673c338016a71ccf3">vRM4_MIBSPI135_PINS__Set_Defaults()</a>.</p>

</div>
</div>
<a class="anchor" id="aa7bcd5b401dd5c4a134be6feb6da52c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::PC8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0034: Pullup/Pulldown Selection </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____p_i_n_s.html#gad11288d1f014055673c338016a71ccf3">vRM4_MIBSPI135_PINS__Set_Defaults()</a>.</p>

</div>
</div>
<a class="anchor" id="a920b2465bd5cf587516106d096724e88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::PMCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x006C: Parallel Mode Control </p>

</div>
</div>
<a class="anchor" id="ae9c54c33885a9cd239ffec27ae8dc1c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::rsvd1[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0088: Reserved </p>

</div>
</div>
<a class="anchor" id="a7ad7bf89f6fd2d93b83f9e113c8078a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::rsvd2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x011C: Reserved </p>

</div>
</div>
<a class="anchor" id="aa5a0b897c40b28200607d8c496a05b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::RXOVRN_BUF_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0130: RXRAM Overrun Buffer Address </p>

</div>
</div>
<a class="anchor" id="a21daec2c7cfc46f69c0800294543476e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::SRSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0068: Slew Rate Select </p>

</div>
</div>
<a class="anchor" id="a25a4ea71b853798adfa05b196002685f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::TGCTRL[16U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0098 - 0x00D4: Transfer Group Control </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____c_o_r_e.html#ga3e9473362e4d005764a301f8ddc2d416">vRM4_MIBSPI135__Setup_Multibuffered()</a>.</p>

</div>
</div>
<a class="anchor" id="a40dd8cbcc6b2b6f50315ec21d9f16acd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::TGINTFLG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0084: Transfer Group Interrupt Flag </p>

</div>
</div>
<a class="anchor" id="a291e30f623fe79cf9f2ccb4d5f0ff37f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::TGITENCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0078: TG Interrupt Enable Clear </p>

</div>
</div>
<a class="anchor" id="a3c608bf30c83f951195020bd4aa3cf9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::TGITENST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0074: TG Interrupt Enable Set </p>

</div>
</div>
<a class="anchor" id="ab3bb4f0357625d56c5832c43073a257c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::TGITLVCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0080: Transfer Group Interrupt Level Clear </p>

</div>
</div>
<a class="anchor" id="ab5bbf9ddf06cb8e29b02834a03842c06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::TGITLVST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x007C: Transfer Group Interrupt Level Set </p>

</div>
</div>
<a class="anchor" id="aeba2cdb8083ce26490fd2f033c41a7a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::TICKCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0090: Tick Counter </p>

</div>
</div>
<a class="anchor" id="a0459f5c6e29a835c3a3a5774a1f0320d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::UERRADDRRX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0128: RXRAM Uncorrectable Parity Error Address </p>

</div>
</div>
<a class="anchor" id="a6bec789712298734ad9aefaf83ff0560"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::UERRADDRTX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x012C: TXRAM Uncorrectable Parity Error Address </p>

</div>
</div>
<a class="anchor" id="a63173580901ac7d565613602a741f664"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::UERRCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0120: Multi-buffer RAM Uncorrectable Parity Error Control </p>

<p>Referenced by <a class="el" href="group___s_p_i135_____c_o_r_e.html#ga73d0ab46a1ce9ac07b3efd3c4a994ed4">vRM4_MIBSPI135__Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e7cee4c4b23b128cace1a71c0d4a657"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 RM4_MIBSPI135__BASE_T::UERRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0124: Multi-buffer RAM Uncorrectable Parity Error Status </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>COMMON_CODE/RM4/LCCM280__RM4__MIBSPI_135/<a class="el" href="rm4__mibspi135____private_8h_source.html">rm4_mibspi135__private.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html">RM4_MIBSPI135__BASE_T</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
