timestamp=1693263815016

[~A]
LastVerilogToplevel=fourteennm_simple_iopll
ModifyID=2
Version=74
c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv=0*81643*304547

[~MFT]
0=5|0altera_lnsim_vhdl.mgf|383116|0
1=1|1altera_lnsim_vhdl.mgf|2449013|0
3=0|3altera_lnsim_vhdl.mgf|1342799|0
4=0|4altera_lnsim_vhdl.mgf|3756|0

[$root]
A/$root=22|||1*0
BinW64/$root=3*0
SLP=3*115
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|c73a565f2ade592f8ac1c68f484c92168d6d2a938d1cb5df7ac975c3cfe80817

[ALTERA_LNSIM_MEMORY_INITIALIZATION]
A/ALTERA_LNSIM_MEMORY_INITIALIZATION=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|19197|1*1097311
BinW64/ALTERA_LNSIM_MEMORY_INITIALIZATION=3*653643
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|19197
SLP=3*677261
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|a3962d2ebcacfdbcfd2b0729a7c1dfc5b766478a52a0cf0cb851feefbbb165721f1915f3f7828292449f0a1ea1342abab6ee58f5e13b6e166e4e32a7010c8593

[altera_arriav_pll]
A/altera_arriav_pll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|22500|1*1349964
BinW64/altera_arriav_pll=3*794207
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|22500
SLP=3*882755
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|6d640b514321f4a897da31fca3a226a703b012c5e4e7e432cdb81cf979a7ccb81abca5b01c0889dea81e69bcf320b845

[altera_arriavgz_pll]
A/altera_arriavgz_pll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|24536|1*1582209
BinW64/altera_arriavgz_pll=3*886254
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|24536
SLP=3*974811
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|6d640b514321f4a897da31fca3a226a730aa6b40bf7d078a0d33a496997beafd3e8f2283bc9e33e16676fc991397125e

[altera_cyclonev_pll]
A/altera_cyclonev_pll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|26572|1*1814394
BinW64/altera_cyclonev_pll=3*978318
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|26572
SLP=3*1045793
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|43ce050f4cb0bc08e0cb7fda0127894a0e1182bc2f5c88037d623a2a4e10bafcaba3123761ac566950ca4e9942fc04a9

[altera_generic_pll_functions]
A/altera_generic_pll_functions=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|1486|1*35856
BinW64/altera_generic_pll_functions=3*51767
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|1486
SLP=3*53338
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|ad7e42b4c717d6c4ddc4693ad2a563d853fdcc6ae3f313c56cf54eded46215c69438a0a9b6fa5e6fbed0a76fb21341de76ba081407c64eee6f54180d884603f9

[altera_iopll]
A/altera_iopll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|30840|1*2248514
BinW64/altera_iopll=3*1203788
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|30840
SLP=3*1216144
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|7e7cf78127d27ff6ae820427c96da7319bbf1d143d28a94ffe1c63e216439ed30d9392bee9fae74c3e7a1b0b46d0ce04

[altera_iopll_rotation_lcells]
A/altera_iopll_rotation_lcells=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|34133|1*2298064
BinW64/altera_iopll_rotation_lcells=3*1222021
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|34133
SLP=3*1222504
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|787c2ada4dc084e52fb2967bb65d0c6abb9bceb88062a914043f1075e807bad8775d61ebb56dceadbedbc4dcdd624e65b71ae375e0832beb9c085db052562fd7

[altera_lnsim_components]
E=1*2449013
I=0*383116
M=3|2|vef|1693263815013|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd|0*305816*0x1c595191d94476e1be1d393301a2df6bdf715d46|0*382936*0xaeff33d0d327e4f66feab22160c8fa0a
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd|27
Version=13.0.376.8320 (Windows64)|00000012789cd32d2e29ca4c2eb13456d04d494a57d0b534060038b20566|008263d1396e0d8aeab5750599279870bdcf7421dcdad8f41a96e489950cda8b26527262ddaa47cb266f3a3c4d9b973ac80e181c33ec24a69d800181c8951572

[altera_lnsim_functions]
A/altera_lnsim_functions=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4|1*566
BinW64/altera_lnsim_functions=3*183
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4
SLP=3*30815
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|008263d1396e0d8aeab575059927987086f488f4588dbf63e8f53522b86d5faec132c94bb46faa85dcb1553556b8c610

[altera_mult_add]
A/altera_mult_add=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5815|1*274331
BinW64/altera_mult_add=3*231971
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5815
SLP=3*243220
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|9f7f5fb18c631caf24163cf04f349c96f2501d2dcd404cf9666e138b954d2bc23cd49821526e2ca23f57ad2f0442142b

[altera_mult_add_rtl]
A/altera_mult_add_rtl=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|6919|1*368814
BinW64/altera_mult_add_rtl=3*244525
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|6919
SLP=3*262960
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|9f7f5fb18c631caf24163cf04f349c966583ac0cdc570ba327f31a23fe7de4da4957c45c93af138509a4b092d677854c

[altera_pll]
A/altera_pll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|27965|1*1954098
BinW64/altera_pll=3*1048419
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|27965
SLP=3*1168873
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|8e28fc235bd717516e4f6ee8b392d0f34ef04c80722cfa1eb7252d0d1f04b8f7519bfae6c274a0b9fb9f88e4520c03d0

[altera_pll_dps_lcell_comb]
A/altera_pll_dps_lcell_comb=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|34206|1*2178674
BinW64/altera_pll_dps_lcell_comb=3*1197773
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|34206
SLP=3*1199342
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|85b0cf400cd48adcc3e41690f07fde36377749863ea2e8a722ae001f727e4ac126527262ddaa47cb266f3a3c4d9b973abbc778ca9f3f65685401d5306f15b95b

[altera_pll_reconfig_tasks]
A/altera_pll_reconfig_tasks=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|11302|1*633728
BinW64/altera_pll_reconfig_tasks=3*359784
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|11302
SLP=3*416927
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|ef2509ba86a1f1aa52fdc487c46acf10961b3ecc5414e3d70f649bf6e17f073e40457b802bf31722f0fd45d050d43f647a54320b186daba97c57bd73149225ba

[altera_stratixv_pll]
A/altera_stratixv_pll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|20461|1*1117779
BinW64/altera_stratixv_pll=3*702146
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|20461
SLP=3*790700
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|294a07a950fd96cff7796f3f0aeebb5bb9e9b78e64ca83e715c11322462df0a729fd366b15db26c50084e9e470e44689

[altera_syncram]
A/altera_syncram=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|16238|1*1049340
BinW64/altera_syncram=3*529478
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|16238
SLP=3*615425
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|53bebbe43d91326f9ac0e9240a6bab54573b49f24f6457bf7b371a8430d76eec23c856ad9e7fdef54c82980ffc45ac2a

[altera_syncram_forwarding_logic]
A/altera_syncram_forwarding_logic=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|19104|1*1113915
BinW64/altera_syncram_forwarding_logic=3*698030
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|19104
SLP=3*701509
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|53bebbe43d91326f9ac0e9240a6bab5480373b522f34fabfecf46530b30f3aca703efd8602b7fdc87da0f69a5e036ee01dfd46f2899da21ccdc7db94296ed2eb

[ama_adder_function]
A/ama_adder_function=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|9479|1*574839
BinW64/ama_adder_function=3*321087
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|9479
SLP=3*328581
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|3cee35a6657fc9033048aa70d9ba5d45024fe8be478a11734e93a98e9aab99fe3ee31aeb3cb9bb54aae1e47d0a6da18a

[ama_chainout_adder_accumulator_function]
A/ama_chainout_adder_accumulator_function=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|10300|1*607537
BinW64/ama_chainout_adder_accumulator_function=3*341713
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|10300
SLP=3*351119
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|475cd22dbdffb12a36697c3fa985baf3c1c9a9dbe2c4939dca3ee64896a699c072003f2e2cc55fd05843c8453838a643420c188bc2247c04b5341f57123bbd14

[ama_coef_reg_ext_function]
A/ama_coef_reg_ext_function=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|9087|1*509805
BinW64/ama_coef_reg_ext_function=3*290810
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|9087
SLP=3*295480
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|ea32f0e0ee58b9ba98144da55c02a7ea9b9a2a1603937119b8af2e75949dcfce4b07103a3f1f9038157c06394cb602eefce35ac62905a005ee185e11a82f7f45

[ama_data_split_reg_ext_function]
A/ama_data_split_reg_ext_function=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|8758|1*491553
BinW64/ama_data_split_reg_ext_function=3*283318
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|8758
SLP=3*289793
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|54c5c5c03f16b9813e25b41b7184c2be78aabe07e163f44dacddbcd210d138d2bba1ea47153f3d65533e17d17cc3eafa85bc611b470f7c9f2684e7d29752a9aa

[ama_dynamic_signed_function]
A/ama_dynamic_signed_function=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|8469|1*626571
BinW64/ama_dynamic_signed_function=3*355077
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|8469
SLP=3*357115
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|da1138c0375c3d52856393ab9bbaaebdf39a60ec347440d65fa03b3877b477e018eadde9838019cdb2c4e8df21eabec1ca0f1c513e56cb486dfe3e3d62e1b133

[ama_latency_function]
A/ama_latency_function=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|11150|1*486870
BinW64/ama_latency_function=3*274006
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|11150
SLP=3*280997
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|c2172bdb65c7e7a440cd0be4f274df0aad4218e76ec15d5e4c478ea3b2ddf7dc8ecddbdeafa562e9daa7197bc310c9c7

[ama_multiplier_function]
A/ama_multiplier_function=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|9789|1*561706
BinW64/ama_multiplier_function=3*317615
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|9789
SLP=3*320310
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|bb244189caa0655fa3f8a9f10eded9f0742427aaa680782b4ca95b9e22da148f26527262ddaa47cb266f3a3c4d9b973a4fd453141de80d85da51ac88677e0b06

[ama_preadder_function]
A/ama_preadder_function=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|10034|1*542935
BinW64/ama_preadder_function=3*301699
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|10034
SLP=3*315248
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|2b3f76bdfff0e7df3b164830ec05eb4779d2df417d1fb45ccc68221bc1fc403812a3cdf9bf861fe8695cfed342feb939

[ama_register_function]
A/ama_register_function=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|8529|1*482726
BinW64/ama_register_function=3*266306
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|8529
SLP=3*272141
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|a5ad2d8475f06a72de49448f187701b0916a1a91427c6b37332eefb4913a523da3da301214e099cac06d95ddd60dea1b

[ama_register_with_ext_function]
A/ama_register_with_ext_function=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|8657|1*629533
BinW64/ama_register_with_ext_function=3*357532
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|8657
SLP=3*359318
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|a5ad2d8475f06a72de49448f187701b099ce37ae7e64d7cd9e7d382a6d2b4d4aca0a02623b842720eb3b6de9ff30215fc107bbb1289f897eea5e3870a9ad2299

[ama_scanchain]
A/ama_scanchain=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|10917|1*531777
BinW64/ama_scanchain=3*297295
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|10917
SLP=3*301037
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|872e9eb4b30221d7cc2e61f23a623619b2b68694cc97e64f84ad4aa9d0aeed4b04cdf2ce8ff9b7fcb7395498560adce1

[ama_signed_extension_function]
A/ama_signed_extension_function=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|8411|1*623708
BinW64/ama_signed_extension_function=3*352611
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|8411
SLP=3*354651
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|e30a6d494f1c6e56726fede60327cc2679a6436cb92b3f345f6b431a1cfca48c20281684e2226d5ae16c323acb6659e4ca5898ef12a30cfc7b4874ee03242be5

[ama_systolic_adder_function]
A/ama_systolic_adder_function=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|10610|1*591219
BinW64/ama_systolic_adder_function=3*329925
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|10610
SLP=3*340176
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|27441dd0aa3eba62642a15e02026a2132d44cdeb350570de08c6e697f6c6c8ebee90077535907a6fa36b58aa04c523cfc81dbcaaa05b1986e2abaf5f15591463

[common_14nm_lutram_register]
A/common_14nm_lutram_register=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5503|1*253292
BinW64/common_14nm_lutram_register=3*213949
D/common_14nm_lutram_register=4*3756
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5503
SLP=3*217565
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|b5e5f8702d1886549369d6f69bfb489a9069028232dbcfb1d5692b456e7a28a584e3563e533e8f2e496bbccd750ae314f2cdfb5afe679424f0c734bd9c10e6c9

[common_28nm_lutram_register]
A/common_28nm_lutram_register=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5241|1*239567
BinW64/common_28nm_lutram_register=3*206616
D/common_28nm_lutram_register=4*2299
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5241
SLP=3*210017
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|64c2c07aefd617c773db099458fedcde9069028232dbcfb1d5692b456e7a28a529831529cbd07df36ae75ea07e9514f7f2cdfb5afe679424f0c734bd9c10e6c9

[common_28nm_mlab_cell_core]
A/common_28nm_mlab_cell_core=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4579|1*205662
BinW64/common_28nm_mlab_cell_core=3*188157
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4579
SLP=3*196098
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|64c2c07aefd617c773db099458fedcde424a880fcf24d655248c442fc05ebe67507b6daa3c3c4fa8a804bca282c99c41aeff5ae40919870f59baa79923fb6d2b

[common_28nm_mlab_cell_pulse_generator]
A/common_28nm_mlab_cell_pulse_generator=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4496|1*201906
BinW64/common_28nm_mlab_cell_pulse_generator=3*185303
D/common_28nm_mlab_cell_pulse_generator=4*1566
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4496
SLP=3*186163
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|64c2c07aefd617c773db099458fedcdeffb1d2288f53d679ba95f46e42f8b876e8ba03f5dfca78077357d27faee65d748cdd82769d47193d387a58fa05b0a22c

[common_28nm_mlab_latch]
A/common_28nm_mlab_latch=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4539|1*203954
BinW64/common_28nm_mlab_latch=3*186599
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4539
SLP=3*187790
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|64c2c07aefd617c773db099458fedcde2fa60f688b8037f9f9a6298a0446579020acb797a781b33f359fe55f89b59293

[common_28nm_ram_block]
A/common_28nm_ram_block=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|2886|1*108594
BinW64/common_28nm_ram_block=3*125259
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|2886
SLP=3*169435
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|d92a7f832ab91d19a045b89ab16b9e088531e1a19de8c100fe9a3ab43b12a59b3a53829529cbde4fd6aceb79d7937592

[common_28nm_ram_pulse_generator]
A/common_28nm_ram_pulse_generator=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|2767|1*101311
BinW64/common_28nm_ram_pulse_generator=3*119743
D/common_28nm_ram_pulse_generator=4*0
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|2767
SLP=3*121166
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|d92a7f832ab91d19a045b89ab16b9e08cd31f02f74820961c8854d69ef4f9153b54af98d6322dfb93b91d8c94e15a6903de9926392d1b4e208cf92f26dc02ad4

[common_28nm_ram_register]
A/common_28nm_ram_register=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|2812|1*103687
BinW64/common_28nm_ram_register=3*121598
D/common_28nm_ram_register=4*311
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|2812
SLP=3*124600
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|d92a7f832ab91d19a045b89ab16b9e0807c72b751d0d58ffd3a0d389abec8c17d0547f08044bb8b498dcfd59ddeb37ab

[common_porta_latches]
A/common_porta_latches=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4737|1*214986
BinW64/common_porta_latches=3*198448
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4737
SLP=3*199385
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|6b11f8031160be4c20d0f31d1caf3910a106f11d0ee28c72a86fdc5bf02b0f02fd19bf3ef9e3ed3a6bb34d80cabf0f15

[common_porta_registers]
A/common_porta_registers=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4976|1*227086
BinW64/common_porta_registers=3*202581
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4976
SLP=3*203212
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|6b11f8031160be4c20d0f31d1caf3910469fa2ab4b6684a7a3dfe0de858911936120f899c268bad85f49b190865cd926

[dprio_init]
A/dprio_init=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|30680|1*2174643
BinW64/dprio_init=3*1193756
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|30680
SLP=3*1196524
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|722755c1a66c60efcd829edf15cfe722d819e4bd3372bc85d489aba2a9cc3292fa5e71a751fdbc5dfb5e9513ac956c3e

[dps_extra_kick]
A/dps_extra_kick=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|30601|1*2171657
BinW64/dps_extra_kick=3*1190197
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|30601
SLP=3*1192826
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|c20b4e1c8aabc20e078858bbd42b80cec1047563a9612a2cd008be6fdf2c62c740087e07515e0fa0264ffdda654fe368

[dps_pulse_gen]
A/dps_pulse_gen=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|30759|1*2169648
BinW64/dps_pulse_gen=3*1187913
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|30759
SLP=3*1189673
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|dcf3223fbf576735da2dbf44850d0427d4230016ab8a9448feefb852ee00e334fc3e234f0c8f9faf77d03f4bbaac02c4

[dps_pulse_gen_fourteennm_iopll]
A/dps_pulse_gen_fourteennm_iopll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|32142|1*2365818
BinW64/dps_pulse_gen_fourteennm_iopll=3*1256278
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|32142
SLP=3*1258260
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|dcf3223fbf576735da2dbf44850d0427841b20a69965ade97ab0cd228cf20801073098bdd408c2cfca0cbc01cb3fcadda5dc264d561ea124425130be83d0e1a3

[dps_pulse_gen_iopll]
A/dps_pulse_gen_iopll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|31402|1*2295246
BinW64/dps_pulse_gen_iopll=3*1219404
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|31402
SLP=3*1221373
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|dcf3223fbf576735da2dbf44850d0427075ea811356fbf6bb75ec8d350239d954597edfafe6228713713867df2072767

[fourteennm_altera_iopll]
A/fourteennm_altera_iopll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|31619|1*2319618
BinW64/fourteennm_altera_iopll=3*1242115
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|31619
SLP=3*1253407
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|9f702fdca44328f195d6b2cea4eba6734aadad3656f8641adc5b9c86efb50f1d26527262ddaa47cb266f3a3c4d9b973a6bebc1bfa6d6f5ce5375df7afec586d7

[fourteennm_iopll_functions]
A/fourteennm_iopll_functions=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|32218|1*2368680
BinW64/fourteennm_iopll_functions=3*1258936
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|32218
SLP=3*1265036
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|b1c033c860e228986cb87ac4f743a29b5ecb52ffcae0b3fec7c379ce7be5fca9967e346439010b84a5e999a91ad0885138cbcb3f2b8f4d9425b8a36dd454f9d3

[fourteennm_simple_iopll]
A/fourteennm_simple_iopll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|32330|1*2378397
BinW64/fourteennm_simple_iopll=3*1267182
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|32330
SLP=3*1302936
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|1fe910a479a5a1a34b86bfc04076af0b7717c5d01034507b9d2e8db09044273b26527262ddaa47cb266f3a3c4d9b973a3cb2de37d64de204a67d63dc60638bd7

[fourteennm_sub_iopll]
A/fourteennm_sub_iopll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|32697|1*2402084
BinW64/fourteennm_sub_iopll=3*1306070
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|32697
SLP=3*1342799
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|2b9044f0dd65265393bbb9b7fa7742038a8c47bbf95ce256e5487c93b9502978b39627d2c66651eebfc6de1d2ac622ea

[generic_14nm_mlab_cell_impl]
A/generic_14nm_mlab_cell_impl=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5324|1*244802
BinW64/generic_14nm_mlab_cell_impl=3*210809
D/generic_14nm_mlab_cell_impl=4*3557
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5324
SLP=3*213341
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|56969c4ccc192ee64b7805f7a9f1f78cdc608a1501940645841e27474ba564e1f0da008b10ef8cbbbe65b3ffda97216bf2cdfb5afe679424f0c734bd9c10e6c9

[generic_28nm_hp_mlab_cell_impl]
A/generic_28nm_hp_mlab_cell_impl=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4812|1*218592
BinW64/generic_28nm_hp_mlab_cell_impl=3*199703
D/generic_28nm_hp_mlab_cell_impl=4*1889
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4812
SLP=3*201994
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|702e305c916e3158e6646fc05400c35466069cd730bdc5ab16b7379113774338ef6bbafecc91f66a2c89f3b4e63e3a3625eb4c30cfe9b0f04314f52678350082

[generic_28nm_lc_mlab_cell_impl]
A/generic_28nm_lc_mlab_cell_impl=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5062|1*230993
BinW64/generic_28nm_lc_mlab_cell_impl=3*203459
D/generic_28nm_lc_mlab_cell_impl=4*2094
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5062
SLP=3*205999
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|702e305c916e3158e6646fc05400c3544eeeadd94627974712dfac50249c3f8cafc11e4136c3080cb891f4735b69a7959d68939832b0f370d9ecad0bbae3a29c

[generic_cdr]
A/generic_cdr=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|2394|1*82793
BinW64/generic_cdr=3*101400
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|2394
SLP=3*116797
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|35a29372f7da8af3701f8467fe49a29b6efad686b41b9efc536ff6ebd5f870e8b296e241fc480dc71d7a3cb4de0e48f6

[generic_device_pll]
A/generic_device_pll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5597|1*259726
BinW64/generic_device_pll=3*219131
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5597
SLP=3*230513
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|200d349f5933710ec7419960833cb258eaa7848bdec4831fd0755f3bb5f5a30986dba48f5248f165032deeec414e323f

[generic_m10k]
A/generic_m10k=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4269|1*184266
BinW64/generic_m10k=3*183573
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4269
SLP=3*184814
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|8670028024a233579bedb09a860ebf25262e7a029138bf2d4e47d58412db99afa833f60b563422817c81da074395f5c8

[generic_m20k]
A/generic_m20k=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4038|1*165627
BinW64/generic_m20k=3*181749
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|4038
SLP=3*183071
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|4450a0b0a36e476a34cc9e4058b5b39810882923f8dc415d873d7c553aafba40932e96d8a0c7272e6c9f6dd4c255dbac

[generic_mux]
A/generic_mux=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5585|1*258527
BinW64/generic_mux=3*218438
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|5585
SLP=3*218945
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|35844692dc68d1db79f630dc80f13bdb9382e2f0c4f8e87e7d1d2f0f3e5bd6b77f178af2e597040f0e2d704d3a5f55af

[generic_pll]
A/generic_pll=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|1605|1*39306
BinW64/generic_pll=3*54242
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|1605
SLP=3*88686
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|82a108f7f6d62739af8f54cd3ea3c04eb50ea2fcdce9f3ce1568f0902d4752b0b296e241fc480dc71d7a3cb4de0e48f6

[iopll_bootstrap]
A/iopll_bootstrap=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|34306|1*2306215
BinW64/iopll_bootstrap=3*1226539
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|34306
SLP=3*1236293
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|77e10af014ff3e8fdfd3e6c459965f3325130292b6c1a8538a70cdfa41b7663c4d0c820524e3c88c177ad740c4a7d568

[twentynm_iopll_arlol]
A/twentynm_iopll_arlol=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|31462|1*2301610
BinW64/twentynm_iopll_arlol=3*1222907
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|31462
SLP=3*1225349
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|59ac37ddb8fa07d450e5254f35eb55e6b3d0aa5b087ae9d2c97d89e47c840fd154bd55949331dd6778cabdc6e3a2f2a9

[twentynm_iopll_ip]
A/twentynm_iopll_ip=22|../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|33519|1*2183824
BinW64/twentynm_iopll_ip=3*1199598
R=../../../../../../../../../../../intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv|33519
SLP=3*1202842
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|59ac37ddb8fa07d450e5254f35eb55e6a28fcbca8fb46ca1c3e8622beaf81362e1f29d1046a4de79a5ca2f80217af2cf

[~U]
$root=12|0*0|
ALTERA_LNSIM_MEMORY_INITIALIZATION=12|0*37269|
altera_arriav_pll=12|0*46751|
altera_arriavgz_pll=12|0*54936|
altera_cyclonev_pll=12|0*63127|
altera_generic_pll_functions=12|0*5894||0x40000000
altera_iopll=12|0*74327||0x10
altera_iopll_rotation_lcells=12|0*75887|
altera_lnsim_components=3|0*305217|0*305369
altera_lnsim_functions=12|0*678||0x40000000
altera_mult_add=12|0*17420||0x10
altera_mult_add_rtl=12|0*20601|
altera_pll=12|0*68972||0x10
altera_pll_dps_lcell_comb=12|0*71981|
altera_pll_reconfig_tasks=12|0*31047||0x10
altera_stratixv_pll=12|0*38561|
altera_syncram=12|0*35814||0x10
altera_syncram_forwarding_logic=12|0*38177|
ama_adder_function=12|0*27985|
ama_chainout_adder_accumulator_function=12|0*29316|
ama_coef_reg_ext_function=12|0*25225|
ama_data_split_reg_ext_function=12|0*24539|
ama_dynamic_signed_function=12|0*30222|
ama_latency_function=12|0*24176|
ama_multiplier_function=12|0*27332|
ama_preadder_function=12|0*26533|
ama_register_function=12|0*23818|
ama_register_with_ext_function=12|0*30574|
ama_scanchain=12|0*25971|
ama_signed_extension_function=12|0*29878|
ama_systolic_adder_function=12|0*28642|
common_14nm_lutram_register=12|0*16186|
common_28nm_lutram_register=12|0*15180|
common_28nm_mlab_cell_core=12|0*12532|
common_28nm_mlab_cell_pulse_generator=12|0*11992|
common_28nm_mlab_latch=12|0*12259|
common_28nm_ram_block=12|0*8494|
common_28nm_ram_pulse_generator=12|0*7866|
common_28nm_ram_register=12|0*8173|
common_porta_latches=12|0*13106||0x10
common_porta_registers=12|0*14128|
dprio_init=12|0*71666|
dps_extra_kick=12|0*71333|
dps_pulse_gen=12|0*71064|
dps_pulse_gen_fourteennm_iopll=12|0*78152|
dps_pulse_gen_iopll=12|0*75528|
fourteennm_altera_iopll=12|0*76897||0x10
fourteennm_iopll_functions=12|0*78530||0x40000000
fourteennm_simple_iopll=12|0*79646||0x10
fourteennm_sub_iopll=12|0*80749|
generic_14nm_mlab_cell_impl=12|0*15535||0x10
generic_28nm_hp_mlab_cell_impl=12|0*13472||0x10
generic_28nm_lc_mlab_cell_impl=12|0*14520||0x10
generic_cdr=12|0*7330||0x10
generic_device_pll=12|0*16757||0x10
generic_m10k=12|0*10994||0x10
generic_m20k=12|0*9975||0x10
generic_mux=12|0*16541||0x10
generic_pll=12|0*6454|
iopll_bootstrap=12|0*76484|
twentynm_iopll_arlol=12|0*76210|
twentynm_iopll_ip=12|0*72299|
